# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataPath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v 
# -- Compiling module CLA_b_cell
# 
# Top level modules:
# 	CLA_b_cell
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v 
# -- Compiling module CLA_32bit_adder
# 
# Top level modules:
# 	CLA_32bit_adder
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v 
# -- Compiling module CLA_16bit_adder
# 
# Top level modules:
# 	CLA_16bit_adder
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v 
# -- Compiling module CLA_4bit_adder
# 
# Top level modules:
# 	CLA_4bit_adder
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v 
# -- Compiling module div_combinational
# 
# Top level modules:
# 	div_combinational
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v 
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v 
# -- Compiling module shl
# 
# Top level modules:
# 	shl
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v 
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v 
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v 
# -- Compiling module not_module
# 
# Top level modules:
# 	not_module
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:55 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v 
# -- Compiling module neg
# 
# Top level modules:
# 	neg
# End time: 18:03:55 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v 
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v 
# -- Compiling module booth_mul_combinational
# 
# Top level modules:
# 	booth_mul_combinational
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v 
# -- Compiling module Bus_MUX
# 
# Top level modules:
# 	Bus_MUX
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v 
# -- Compiling module Bus_Encoder
# 
# Top level modules:
# 	Bus_Encoder
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v 
# -- Compiling module Outport_reg
# 
# Top level modules:
# 	Outport_reg
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v 
# -- Compiling module MDR2
# 
# Top level modules:
# 	MDR2
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v 
# -- Compiling module Inport_reg
# 
# Top level modules:
# 	Inport_reg
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v 
# -- Compiling module Select_and_Decode_IR
# 
# Top level modules:
# 	Select_and_Decode_IR
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition {C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition" C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v 
# -- Compiling module CON_FF
# 
# Top level modules:
# 	CON_FF
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory {C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory" C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v 
# -- Compiling module RAM512x32
# 
# Top level modules:
# 	RAM512x32
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System {C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System" C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v 
# -- Compiling module System
# 
# Top level modules:
# 	System
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System {C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:56 on Mar 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System" C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v 
# -- Compiling module SystemTestBench_ALU
# 
# Top level modules:
# 	SystemTestBench_ALU
# End time: 18:03:56 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  SystemTestBench_ALU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" SystemTestBench_ALU 
# Start time: 18:03:56 on Mar 12,2024
# Loading work.SystemTestBench_ALU
# Loading work.System
# Loading work.DataPath
# Loading work.register
# Loading work.MDR2
# Loading work.Inport_reg
# Loading work.Outport_reg
# Loading work.Bus_MUX
# Loading work.Bus_Encoder
# Loading work.ALU
# Loading work.and_or
# Loading work.neg
# Loading work.not_module
# Loading work.rol
# Loading work.ror
# Loading work.shl
# Loading work.shra
# Loading work.shr
# Loading work.add_sub
# Loading work.CLA_32bit_adder
# Loading work.CLA_16bit_adder
# Loading work.CLA_4bit_adder
# Loading work.CLA_b_cell
# Loading work.booth_mul_combinational
# Loading work.div_combinational
# Loading work.Select_and_Decode_IR
# Loading work.decoder4to16
# Loading work.CON_FF
# Loading work.RAM512x32
# ** Warning: (vsim-3017) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Too few port connections. Expected 43, found 40.
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_init_overide'.
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_overide_data'.
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_overide_addr'.
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (10) does not match connection size (9) for port 'MAR_to_chip'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (32) does not match connection size (1) for port 'External_In'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (32) does not match connection size (1) for port 'External_Out'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(118): [PCDPC] - Port size (32) does not match connection size (10) for port 'BusMuxIn'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath/MAR File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(134): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath/Inport File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/SystemTestBench_ALU/UUT/datapath/R2/BusMuxIn
add wave -position insertpoint sim:/SystemTestBench_ALU/UUT/datapath/R1/*
add wave -position insertpoint sim:/SystemTestBench_ALU/UUT/datapath/PC/*
add wave -position insertpoint  \
sim:/SystemTestBench_ALU/UUT/datapath/R1/BusMuxIn
add wave -position insertpoint  \
sim:/SystemTestBench_ALU/UUT/datapath/IR/BusMuxIn
add wave -position insertpoint  \
sim:/SystemTestBench_ALU/UUT/datapath/PC/BusMuxIn
restart
# ** Warning: (vsim-3017) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Too few port connections. Expected 43, found 40.
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_init_overide'.
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_overide_data'.
# ** Warning: (vsim-3722) C:/Users/20lfr/Desktop/ELEC_374_project/System/SystemTestBench_ALU.v(35): [TFMPC] - Missing connection for port 'Mem_overide_addr'.
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (10) does not match connection size (9) for port 'MAR_to_chip'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (32) does not match connection size (1) for port 'External_In'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v(68): [PCDPC] - Port size (32) does not match connection size (1) for port 'External_Out'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(118): [PCDPC] - Port size (32) does not match connection size (10) for port 'BusMuxIn'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath/MAR File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v
# ** Warning: (vsim-3015) C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v(134): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn'. The port definition is at: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /SystemTestBench_ALU/UUT/datapath/Inport File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v
run 1000ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/20lfr/Desktop/ELEC_374_project/System/simulation/modelsim/ALU_tb.do
# End time: 18:14:25 on Mar 12,2024, Elapsed time: 0:10:29
# Errors: 0, Warnings: 18
