# Verilog
My attempt at verilog projects 
