<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>full_pipeline</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_5_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_5_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>Include/HLS.c:5~Include/HLS.c:93</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_5_1>
                    <Name>VITIS_LOOP_5_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:5~Include/HLS.c:93</SourceLocation>
                </VITIS_LOOP_5_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>7</DSP>
            <FF>6568</FF>
            <LUT>8634</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>full_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>full_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>full_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>full_pipeline</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193</InstName>
                    <ModuleName>full_pipeline_Pipeline_VITIS_LOOP_6_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>193</ID>
                    <BindInstances>icmp_ln6_fu_271_p2 add_ln11_3_fu_277_p2 add_ln11_4_fu_335_p2 add_ln11_5_fu_339_p2 add_ln11_fu_349_p2 add_ln11_6_fu_355_p2 add_ln11_1_fu_365_p2 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U1 add_ln11_8_fu_411_p2 add_ln11_9_fu_417_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212</InstName>
                    <ModuleName>full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                    <BindInstances>icmp_ln21_fu_256_p2 icmp_ln20_fu_233_p2 add_ln20_fu_238_p2 select_ln20_fu_264_p3 add_ln20_2_fu_272_p2 select_ln20_1_fu_278_p3 add_ln20_3_fu_310_p2 add_ln20_1_fu_508_p2 first_iter_0_fu_316_p2 p_add21_fu_346_p2 p_add14_fu_376_p2 tmp12_fu_540_p2 empty_44_fu_545_p2 empty_45_fu_551_p2 icmp_ln27_fu_613_p2 max_1_fu_617_p3 icmp_ln27_1_fu_623_p2 max_3_fu_629_p3 icmp_ln27_2_fu_637_p2 max_4_fu_642_p3 add_ln21_fu_486_p2 icmp_ln21_1_fu_495_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223</InstName>
                    <ModuleName>full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>icmp_ln37_fu_256_p2 icmp_ln36_fu_233_p2 add_ln36_fu_238_p2 select_ln36_fu_264_p3 add_ln36_2_fu_272_p2 select_ln36_1_fu_278_p3 add_ln36_3_fu_310_p2 add_ln36_1_fu_508_p2 first_iter_1_fu_316_p2 p_add21_fu_346_p2 p_add14_fu_376_p2 tmp14_fu_540_p2 empty_37_fu_545_p2 empty_38_fu_551_p2 icmp_ln43_fu_613_p2 min_1_fu_617_p3 icmp_ln43_1_fu_623_p2 min_3_fu_629_p3 icmp_ln43_2_fu_637_p2 min_4_fu_642_p3 add_ln37_fu_486_p2 icmp_ln37_1_fu_495_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234</InstName>
                    <ModuleName>full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <BindInstances>icmp_ln53_fu_258_p2 icmp_ln52_fu_235_p2 add_ln52_fu_240_p2 select_ln52_fu_266_p3 add_ln52_2_fu_274_p2 select_ln52_1_fu_280_p3 add_ln52_3_fu_312_p2 add_ln52_1_fu_510_p2 first_iter_2_fu_318_p2 p_add21_fu_348_p2 p_add14_fu_378_p2 tmp16_fu_542_p2 empty_30_fu_547_p2 empty_31_fu_553_p2 add_ln58_1_fu_619_p2 sub_ln61_fu_647_p2 sub_ln61_1_fu_666_p2 select_ln61_fu_675_p3 add_ln53_fu_488_p2 icmp_ln53_1_fu_497_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_i_fu_250_p2 sub2_i_fu_256_p2 cmp38_i_fu_266_p2 add_ln5_2_fu_312_p2 icmp_ln5_fu_322_p2 add_ln5_1_fu_327_p2 add_ln5_fu_337_p2 p_neg3_fu_359_p2 p_neg_t5_fu_378_p2 div_i_fu_397_p3 p_neg_fu_412_p2 p_neg_t_fu_431_p2 div2_i_fu_450_p3 icmp_ln20_fu_458_p2 icmp45_fu_464_p2 empty_52_fu_496_p3 mul_32ns_32ns_64_2_1_U35 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>full_pipeline_Pipeline_VITIS_LOOP_6_2</Name>
            <Loops>
                <VITIS_LOOP_6_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_6_2>
                        <Name>VITIS_LOOP_6_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>23 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.230 us ~ ?</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_6_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:6~Include/HLS.c:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_6_2>
                            <Name>VITIS_LOOP_6_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Include/HLS.c:11~Include/HLS.c:93</SourceLocation>
                        </VITIS_LOOP_6_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>992</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1096</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln6_fu_271_p2" SOURCE="Include/HLS.c:6" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_3_fu_277_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_4_fu_335_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_5_fu_339_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_349_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_6_fu_355_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_365_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_6_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln11_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_8_fu_411_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_9_fu_417_p2" SOURCE="Include/HLS.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
            <Loops>
                <VITIS_LOOP_20_1_VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1152921500311879680</Average-caseLatency>
                    <Worst-caseLatency>4611686009837453312</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.2e+10 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.6e+10 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4611686009837453320</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1152921502459363328</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 4611686009837453334</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 4.6e+10 sec</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:21~Include/HLS.c:94</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Include/HLS.c:21~Include/HLS.c:94</SourceLocation>
                        </VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>894</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1522</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln21_fu_256_p2" SOURCE="Include/HLS.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_233_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_238_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_264_p3" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_272_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_1_fu_278_p3" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_3_fu_310_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_508_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_316_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add21_fu_346_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add14_fu_376_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_540_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_545_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_551_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln27_fu_613_p2" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="max_1_fu_617_p3" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="max_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln27_1_fu_623_p2" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="max_3_fu_629_p3" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="max_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln27_2_fu_637_p2" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="max_4_fu_642_p3" SOURCE="Include/HLS.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="max_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_486_p2" SOURCE="Include/HLS.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln21_1_fu_495_p2" SOURCE="Include/HLS.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2</Name>
            <Loops>
                <VITIS_LOOP_36_1_VITIS_LOOP_37_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1152921500311879680</Average-caseLatency>
                    <Worst-caseLatency>4611686009837453312</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.2e+10 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.6e+10 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4611686009837453320</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                        <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1152921502459363328</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 4611686009837453334</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 4.6e+10 sec</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:37~Include/HLS.c:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                            <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Include/HLS.c:37~Include/HLS.c:95</SourceLocation>
                        </VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>894</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1522</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln37_fu_256_p2" SOURCE="Include/HLS.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_233_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_238_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_264_p3" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_272_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_278_p3" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_3_fu_310_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_508_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_316_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add21_fu_346_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add14_fu_376_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_540_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_545_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_551_p2" SOURCE="Include/HLS.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_fu_613_p2" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="select" PRAGMA="" RTLNAME="min_1_fu_617_p3" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="min_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_1_fu_623_p2" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="select" PRAGMA="" RTLNAME="min_3_fu_629_p3" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="min_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_2_fu_637_p2" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="select" PRAGMA="" RTLNAME="min_4_fu_642_p3" SOURCE="Include/HLS.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="min_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_486_p2" SOURCE="Include/HLS.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln37_1_fu_495_p2" SOURCE="Include/HLS.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2</Name>
            <Loops>
                <VITIS_LOOP_52_1_VITIS_LOOP_53_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1152921500311879680</Average-caseLatency>
                    <Worst-caseLatency>4611686009837453312</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.2e+10 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.6e+10 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4611686009837453320</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1_VITIS_LOOP_53_2>
                        <Name>VITIS_LOOP_52_1_VITIS_LOOP_53_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1152921502459363328</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 4611686009837453335</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 4.6e+10 sec</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_1_VITIS_LOOP_53_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:53~Include/HLS.c:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_1_VITIS_LOOP_53_2>
                            <Name>VITIS_LOOP_52_1_VITIS_LOOP_53_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Include/HLS.c:53~Include/HLS.c:96</SourceLocation>
                        </VITIS_LOOP_52_1_VITIS_LOOP_53_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1022</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1606</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln53_fu_258_p2" SOURCE="Include/HLS.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_235_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_240_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_266_p3" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_2_fu_274_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_1_fu_280_p3" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_3_fu_312_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_510_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_318_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add21_fu_348_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="p_add14_fu_378_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="p_add14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp16_fu_542_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_547_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_553_p2" SOURCE="Include/HLS.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_619_p2" SOURCE="Include/HLS.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_647_p2" SOURCE="Include/HLS.c:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_666_p2" SOURCE="Include/HLS.c:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_675_p3" SOURCE="Include/HLS.c:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_488_p2" SOURCE="Include/HLS.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln53_1_fu_497_p2" SOURCE="Include/HLS.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>full_pipeline</Name>
            <Loops>
                <VITIS_LOOP_5_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_5_1>
                        <Name>VITIS_LOOP_5_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193</Instance>
                        </InstanceList>
                    </VITIS_LOOP_5_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Include/HLS.c:5~Include/HLS.c:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_5_1>
                            <Name>VITIS_LOOP_5_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Include/HLS.c:5~Include/HLS.c:93</SourceLocation>
                        </VITIS_LOOP_5_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>6568</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>8634</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_250_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub2_i_fu_256_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp38_i_fu_266_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp38_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_5_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_2_fu_312_p2" SOURCE="Include/HLS.c:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_5_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln5_fu_322_p2" SOURCE="Include/HLS.c:5" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_5_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_1_fu_327_p2" SOURCE="Include/HLS.c:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_5_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_fu_337_p2" SOURCE="Include/HLS.c:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg3_fu_359_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="p_neg3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t5_fu_378_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="p_neg_t5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="div_i_fu_397_p3" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_412_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="p_neg" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_431_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="p_neg_t" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="div2_i_fu_450_p3" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="div2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_458_p2" SOURCE="Include/HLS.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp45_fu_464_p2" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_52_fu_496_p3" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U35" SOURCE="Include/HLS.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv_out" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_out" index="5" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="max_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="max_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="min_out" index="6" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="min_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="min_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="avg_out" index="7" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="avg_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="avg_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="32" name="height" access="W" description="Bit 31 to 0 of height"/>
                    </fields>
                </register>
                <register offset="0x24" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="32" name="width" access="W" description="Bit 31 to 0 of width"/>
                    </fields>
                </register>
                <register offset="0x2c" name="kernel_1" access="W" description="Data signal of kernel" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel" access="W" description="Bit 31 to 0 of kernel"/>
                    </fields>
                </register>
                <register offset="0x30" name="kernel_2" access="W" description="Data signal of kernel" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel" access="W" description="Bit 63 to 32 of kernel"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv_out_1" access="W" description="Data signal of conv_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv_out" access="W" description="Bit 31 to 0 of conv_out"/>
                    </fields>
                </register>
                <register offset="0x3c" name="conv_out_2" access="W" description="Data signal of conv_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv_out" access="W" description="Bit 63 to 32 of conv_out"/>
                    </fields>
                </register>
                <register offset="0x44" name="max_out_1" access="W" description="Data signal of max_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="max_out" access="W" description="Bit 31 to 0 of max_out"/>
                    </fields>
                </register>
                <register offset="0x48" name="max_out_2" access="W" description="Data signal of max_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="max_out" access="W" description="Bit 63 to 32 of max_out"/>
                    </fields>
                </register>
                <register offset="0x50" name="min_out_1" access="W" description="Data signal of min_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="min_out" access="W" description="Bit 31 to 0 of min_out"/>
                    </fields>
                </register>
                <register offset="0x54" name="min_out_2" access="W" description="Data signal of min_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="min_out" access="W" description="Bit 63 to 32 of min_out"/>
                    </fields>
                </register>
                <register offset="0x5c" name="avg_out_1" access="W" description="Data signal of avg_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="avg_out" access="W" description="Bit 31 to 0 of avg_out"/>
                    </fields>
                </register>
                <register offset="0x60" name="avg_out_2" access="W" description="Data signal of avg_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="avg_out" access="W" description="Bit 63 to 32 of avg_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="kernel"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="conv_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="max_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="min_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="avg_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="kernel"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="conv_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv_out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="max_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="max_out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="min_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="min_out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="avg_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="avg_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">height, 0x1c, 32, W, Data signal of height, </column>
                    <column name="s_axi_control">width, 0x24, 32, W, Data signal of width, </column>
                    <column name="s_axi_control">kernel_1, 0x2c, 32, W, Data signal of kernel, </column>
                    <column name="s_axi_control">kernel_2, 0x30, 32, W, Data signal of kernel, </column>
                    <column name="s_axi_control">conv_out_1, 0x38, 32, W, Data signal of conv_out, </column>
                    <column name="s_axi_control">conv_out_2, 0x3c, 32, W, Data signal of conv_out, </column>
                    <column name="s_axi_control">max_out_1, 0x44, 32, W, Data signal of max_out, </column>
                    <column name="s_axi_control">max_out_2, 0x48, 32, W, Data signal of max_out, </column>
                    <column name="s_axi_control">min_out_1, 0x50, 32, W, Data signal of min_out, </column>
                    <column name="s_axi_control">min_out_2, 0x54, 32, W, Data signal of min_out, </column>
                    <column name="s_axi_control">avg_out_1, 0x5c, 32, W, Data signal of avg_out, </column>
                    <column name="s_axi_control">avg_out_2, 0x60, 32, W, Data signal of avg_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">inout, int*</column>
                    <column name="height">in, int</column>
                    <column name="width">in, int</column>
                    <column name="kernel">inout, int*</column>
                    <column name="conv_out">inout, int*</column>
                    <column name="max_out">inout, int*</column>
                    <column name="min_out">inout, int*</column>
                    <column name="avg_out">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="height">s_axi_control, register, , name=height offset=0x1c range=32</column>
                    <column name="width">s_axi_control, register, , name=width offset=0x24 range=32</column>
                    <column name="kernel">m_axi_gmem, interface, , channel=0</column>
                    <column name="kernel">s_axi_control, register, offset, name=kernel_1 offset=0x2c range=32</column>
                    <column name="kernel">s_axi_control, register, offset, name=kernel_2 offset=0x30 range=32</column>
                    <column name="conv_out">m_axi_gmem, interface, , channel=0</column>
                    <column name="conv_out">s_axi_control, register, offset, name=conv_out_1 offset=0x38 range=32</column>
                    <column name="conv_out">s_axi_control, register, offset, name=conv_out_2 offset=0x3c range=32</column>
                    <column name="max_out">m_axi_gmem, interface, , channel=0</column>
                    <column name="max_out">s_axi_control, register, offset, name=max_out_1 offset=0x44 range=32</column>
                    <column name="max_out">s_axi_control, register, offset, name=max_out_2 offset=0x48 range=32</column>
                    <column name="min_out">m_axi_gmem, interface, , channel=0</column>
                    <column name="min_out">s_axi_control, register, offset, name=min_out_1 offset=0x50 range=32</column>
                    <column name="min_out">s_axi_control, register, offset, name=min_out_2 offset=0x54 range=32</column>
                    <column name="avg_out">m_axi_gmem, interface, , channel=0</column>
                    <column name="avg_out">s_axi_control, register, offset, name=avg_out_1 offset=0x5c range=32</column>
                    <column name="avg_out">s_axi_control, register, offset, name=avg_out_2 offset=0x60 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 9, 32, , </column>
                    <column name="m_axi_gmem">write, variable, 32, VITIS_LOOP_6_2, Include/HLS.c:6:25</column>
                    <column name="m_axi_gmem">read, 3, 32, , </column>
                    <column name="m_axi_gmem">write, variable, 32, VITIS_LOOP_21_2, Include/HLS.c:21:26</column>
                    <column name="m_axi_gmem">read, 2, 32, , </column>
                    <column name="m_axi_gmem">write, variable, 32, VITIS_LOOP_37_2, Include/HLS.c:37:26</column>
                    <column name="m_axi_gmem">write, variable, 32, VITIS_LOOP_53_2, Include/HLS.c:53:26</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">input, Include/HLS.c:11:28, read, Widen Fail, , , , 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, Include/HLS.c:11:28, read, Inferred, 3, VITIS_LOOP_6_2, Include/HLS.c:6:25, , </column>
                    <column name="m_axi_gmem">conv_out, Include/HLS.c:14:23, write, Widen Fail, , VITIS_LOOP_6_2, Include/HLS.c:6:25, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv_out, Include/HLS.c:14:23, write, Fail, , VITIS_LOOP_5_1, Include/HLS.c:5:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv_out, Include/HLS.c:14:23, write, Inferred, variable, VITIS_LOOP_6_2, Include/HLS.c:6:25, , </column>
                    <column name="m_axi_gmem">input, Include/HLS.c:26:31, read, Widen Fail, , , , 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, Include/HLS.c:26:31, read, Inferred, 2, VITIS_LOOP_21_2, Include/HLS.c:21:26, , </column>
                    <column name="m_axi_gmem">max_out, Include/HLS.c:30:23, write, Widen Fail, , VITIS_LOOP_21_2, Include/HLS.c:21:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">max_out, Include/HLS.c:30:23, write, Fail, , VITIS_LOOP_20_1, Include/HLS.c:20:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">max_out, Include/HLS.c:30:23, write, Inferred, variable, VITIS_LOOP_21_2, Include/HLS.c:21:26, , </column>
                    <column name="m_axi_gmem">input, Include/HLS.c:42:31, read, Widen Fail, , , , 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, Include/HLS.c:42:31, read, Inferred, 2, VITIS_LOOP_37_2, Include/HLS.c:37:26, , </column>
                    <column name="m_axi_gmem">min_out, Include/HLS.c:46:23, write, Widen Fail, , VITIS_LOOP_37_2, Include/HLS.c:37:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">min_out, Include/HLS.c:46:23, write, Fail, , VITIS_LOOP_36_1, Include/HLS.c:36:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">min_out, Include/HLS.c:46:23, write, Inferred, variable, VITIS_LOOP_37_2, Include/HLS.c:37:26, , </column>
                    <column name="m_axi_gmem">input, Include/HLS.c:58:28, read, Widen Fail, , , , 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, Include/HLS.c:58:28, read, Inferred, 2, VITIS_LOOP_53_2, Include/HLS.c:53:26, , </column>
                    <column name="m_axi_gmem">avg_out, Include/HLS.c:61:23, write, Widen Fail, , VITIS_LOOP_53_2, Include/HLS.c:53:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">avg_out, Include/HLS.c:61:23, write, Fail, , VITIS_LOOP_52_1, Include/HLS.c:52:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">avg_out, Include/HLS.c:61:23, write, Inferred, variable, VITIS_LOOP_53_2, Include/HLS.c:53:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="Include/HLS.c:7" status="valid" parentFunction="convolution2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="Include/HLS.c:22" status="valid" parentFunction="max_pooling" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="Include/HLS.c:38" status="valid" parentFunction="min_pooling" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="Include/HLS.c:54" status="valid" parentFunction="avg_pooling" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="Include/HLS.c:76" status="valid" parentFunction="full_pipeline" variable="input" isDirective="0" options="m_axi port=input offset=slave bundle=gmem depth=9402976"/>
        <Pragma type="interface" location="Include/HLS.c:77" status="valid" parentFunction="full_pipeline" variable="kernel" isDirective="0" options="m_axi port=kernel offset=slave bundle=gmem depth=9"/>
        <Pragma type="interface" location="Include/HLS.c:78" status="valid" parentFunction="full_pipeline" variable="conv_out" isDirective="0" options="m_axi port=conv_out offset=slave bundle=gmem depth=9402976"/>
        <Pragma type="interface" location="Include/HLS.c:79" status="valid" parentFunction="full_pipeline" variable="max_out" isDirective="0" options="m_axi port=max_out offset=slave bundle=gmem depth=2350744"/>
        <Pragma type="interface" location="Include/HLS.c:80" status="valid" parentFunction="full_pipeline" variable="min_out" isDirective="0" options="m_axi port=min_out offset=slave bundle=gmem depth=2350744"/>
        <Pragma type="interface" location="Include/HLS.c:81" status="valid" parentFunction="full_pipeline" variable="avg_out" isDirective="0" options="m_axi port=avg_out offset=slave bundle=gmem depth=2350744"/>
        <Pragma type="interface" location="Include/HLS.c:83" status="valid" parentFunction="full_pipeline" variable="input" isDirective="0" options="s_axilite port=input bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:84" status="valid" parentFunction="full_pipeline" variable="kernel" isDirective="0" options="s_axilite port=kernel bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:85" status="valid" parentFunction="full_pipeline" variable="conv_out" isDirective="0" options="s_axilite port=conv_out bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:86" status="valid" parentFunction="full_pipeline" variable="max_out" isDirective="0" options="s_axilite port=max_out bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:87" status="valid" parentFunction="full_pipeline" variable="min_out" isDirective="0" options="s_axilite port=min_out bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:88" status="valid" parentFunction="full_pipeline" variable="avg_out" isDirective="0" options="s_axilite port=avg_out bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:89" status="valid" parentFunction="full_pipeline" variable="height" isDirective="0" options="s_axilite port=height bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:90" status="valid" parentFunction="full_pipeline" variable="width" isDirective="0" options="s_axilite port=width bundle=control"/>
        <Pragma type="interface" location="Include/HLS.c:91" status="valid" parentFunction="full_pipeline" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
</profile>

