Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: ram_sequencer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram_sequencer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram_sequencer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ram_sequencer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/user/FPGA/uart0.0/inputModule2/ram.vhd" in Library work.
Entity <dual_port_ram_sync> compiled.
Entity <dual_port_ram_sync> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/user/FPGA/uart0.0/inputModule2/address_gen.vhd" in Library work.
Entity <address_sequencer> compiled.
Entity <address_sequencer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/user/FPGA/uart0.0/inputModule2/apple.vhd" in Library work.
Entity <ram_sequencer> compiled.
Entity <ram_sequencer> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ram_sequencer> in library <work> (architecture <Behavioral>) with generics.
	ADDR_WIDTH = 9
	DATA_WIDTH = 4

Analyzing hierarchy for entity <dual_port_ram_sync> in library <work> (architecture <Behavioral>) with generics.
	ADDR_WIDTH = 9
	DATA_WIDTH = 4

Analyzing hierarchy for entity <address_sequencer> in library <work> (architecture <Behavioral>) with generics.
	ADDR_WIDTH = 9


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ram_sequencer> in library <work> (Architecture <Behavioral>).
	ADDR_WIDTH = 9
	DATA_WIDTH = 4
Entity <ram_sequencer> analyzed. Unit <ram_sequencer> generated.

Analyzing generic Entity <dual_port_ram_sync> in library <work> (Architecture <Behavioral>).
	ADDR_WIDTH = 9
	DATA_WIDTH = 4
Entity <dual_port_ram_sync> analyzed. Unit <dual_port_ram_sync> generated.

Analyzing generic Entity <address_sequencer> in library <work> (Architecture <Behavioral>).
	ADDR_WIDTH = 9
WARNING:Xst:819 - "C:/Users/user/FPGA/uart0.0/inputModule2/address_gen.vhd" line 75: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <addr_succ>, <addr_reg>
Entity <address_sequencer> analyzed. Unit <address_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dual_port_ram_sync>.
    Related source file is "C:/Users/user/FPGA/uart0.0/inputModule2/ram.vhd".
    Found 512x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <dual_port_ram_sync> synthesized.


Synthesizing Unit <address_sequencer>.
    Related source file is "C:/Users/user/FPGA/uart0.0/inputModule2/address_gen.vhd".
    Found 9-bit up counter for signal <addr_count_reg>.
    Found 9-bit up counter for signal <addr_reg>.
    Found 1-bit register for signal <rx_read_finished_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <address_sequencer> synthesized.


Synthesizing Unit <ram_sequencer>.
    Related source file is "C:/Users/user/FPGA/uart0.0/inputModule2/apple.vhd".
Unit <ram_sequencer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x4-bit dual-port RAM                               : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dual_port_ram_sync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 4-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 4-bit                    |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <dout_b>        |          |
    -----------------------------------------------------------------------
Unit <dual_port_ram_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x4-bit dual-port distributed RAM                   : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <ram_sequencer>, Counter <address_gen/addr_reg> <address_gen/addr_count_reg> are equivalent, XST will keep only <address_gen/addr_reg>.

Optimizing unit <ram_sequencer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram_sequencer, actual ratio is 2.
FlipFlop address_gen/addr_reg_0 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_1 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_2 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_3 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_4 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_5 has been replicated 1 time(s)
FlipFlop address_gen/addr_reg_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ram_sequencer.ngr
Top Level Output File Name         : ram_sequencer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 327
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 8
#      LUT2_L                      : 1
#      LUT3                        : 129
#      LUT3_D                      : 5
#      LUT4                        : 34
#      LUT4_D                      : 1
#      MUXCY                       : 8
#      MUXF5                       : 64
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 17
#      FDCE                        : 16
#      FDE                         : 1
# RAMS                             : 128
#      RAM16X1D                    : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 15
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       97  out of   4656     2%  
 Number of Slice Flip Flops:             17  out of   9312     0%  
 Number of 4 input LUTs:                444  out of   9312     4%  
    Number used as logic:               188
    Number used as RAMs:                256
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 145   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.283ns (Maximum Frequency: 189.286MHz)
   Minimum input arrival time before clock: 5.656ns
   Maximum output required time after clock: 9.968ns
   Maximum combinational path delay: 9.994ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.283ns (frequency: 189.286MHz)
  Total number of paths / destination ports: 1378 / 657
-------------------------------------------------------------------------
Delay:               5.283ns (Levels of Logic = 4)
  Source:            address_gen/addr_reg_7 (FF)
  Destination:       address_gen/addr_reg_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: address_gen/addr_reg_7 to address_gen/addr_reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.591   1.209  address_gen/addr_reg_7 (address_gen/addr_reg_7)
     LUT1:I0->O            1   0.704   0.000  address_gen/Mcount_addr_reg_cy<7>_rt (address_gen/Mcount_addr_reg_cy<7>_rt)
     MUXCY:S->O            0   0.464   0.000  address_gen/Mcount_addr_reg_cy<7> (address_gen/Mcount_addr_reg_cy<7>)
     XORCY:CI->O           1   0.804   0.499  address_gen/Mcount_addr_reg_xor<8> (Result<8>)
     LUT2:I1->O            1   0.704   0.000  address_gen/Mcount_addr_reg_eqn_81 (address_gen/Mcount_addr_reg_eqn_8)
     FDCE:D                    0.308          address_gen/addr_reg_8
    ----------------------------------------
    Total                      5.283ns (3.575ns logic, 1.708ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 785 / 785
-------------------------------------------------------------------------
Offset:              5.656ns (Levels of Logic = 3)
  Source:            we (PAD)
  Destination:       dual_ram/Mram_ram2 (RAM)
  Destination Clock: clk rising

  Data Path: we to dual_ram/Mram_ram2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.218   1.339  we_IBUF (we_IBUF)
     LUT3_D:I0->O          7   0.704   0.712  write_ctrl_SW0 (N761)
     LUT4:I3->O            4   0.704   0.587  write_ctrl1 (write_ctrl1)
     RAM16X1D:WE               0.392          dual_ram/Mram_ram2
    ----------------------------------------
    Total                      5.656ns (3.018ns logic, 2.638ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 893 / 9
-------------------------------------------------------------------------
Offset:              9.968ns (Levels of Logic = 7)
  Source:            address_gen/addr_reg_0 (FF)
  Destination:       dout_a<3> (PAD)
  Source Clock:      clk rising

  Data Path: address_gen/addr_reg_0 to dout_a<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           384   0.591   1.373  address_gen/addr_reg_0 (address_gen/addr_reg_0)
     RAM16X1D:A0->SPO      1   1.225   0.499  dual_ram/Mram_ram1 (N34)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX_10 (inst_LPM_MUX_10)
     MUXF5:I0->O           1   0.321   0.000  inst_LPM_MUX_8_f5 (inst_LPM_MUX_8_f5)
     MUXF6:I0->O           1   0.521   0.000  inst_LPM_MUX_6_f6 (inst_LPM_MUX_6_f6)
     MUXF7:I0->O           1   0.521   0.000  inst_LPM_MUX_4_f7 (inst_LPM_MUX_4_f7)
     MUXF8:I0->O           1   0.521   0.420  inst_LPM_MUX_2_f8 (dout_a_0_OBUF)
     OBUF:I->O                 3.272          dout_a_0_OBUF (dout_a<0>)
    ----------------------------------------
    Total                      9.968ns (7.676ns logic, 2.292ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 637 / 5
-------------------------------------------------------------------------
Delay:               9.994ns (Levels of Logic = 8)
  Source:            addr_b<0> (PAD)
  Destination:       dout_b<3> (PAD)

  Data Path: addr_b<0> to dout_b<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.218   1.293  addr_b_0_IBUF (addr_b_0_IBUF)
     RAM16X1D:DPRA0->DPO    1   0.704   0.499  dual_ram/Mram_ram1 (N35)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX4_10 (inst_LPM_MUX4_10)
     MUXF5:I0->O           1   0.321   0.000  inst_LPM_MUX4_8_f5 (inst_LPM_MUX4_8_f5)
     MUXF6:I0->O           1   0.521   0.000  inst_LPM_MUX4_6_f6 (inst_LPM_MUX4_6_f6)
     MUXF7:I0->O           1   0.521   0.000  inst_LPM_MUX4_4_f7 (inst_LPM_MUX4_4_f7)
     MUXF8:I0->O           1   0.521   0.420  inst_LPM_MUX4_2_f8 (dout_b_0_OBUF)
     OBUF:I->O                 3.272          dout_b_0_OBUF (dout_b<0>)
    ----------------------------------------
    Total                      9.994ns (7.782ns logic, 2.212ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.63 secs
 
--> 

Total memory usage is 201148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

