Info (10281): Verilog HDL Declaration information at Game_Logic.sv(13): object "Row_to_clear" differs only in case from object "row_to_clear" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 13
Info (10281): Verilog HDL Declaration information at Game_Logic.sv(12): object "Num_rows_to_clear" differs only in case from object "num_rows_to_clear" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 12
Info (10281): Verilog HDL Declaration information at Game_Logic.sv(11): object "Clear_row" differs only in case from object "clear_row" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 11
Info (10281): Verilog HDL Declaration information at Game_Logic.sv(14): object "Score_to_add" differs only in case from object "score_to_add" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 14
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62.sv(15): object "KEY" differs only in case from object "key" in the same scope File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 15
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv Line: 23
