<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v</a>
defines: 
time_elapsed: 0.516s
ram usage: 32028 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwu5lbhm3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:3</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:3</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:3</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpwu5lbhm3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwu5lbhm3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwu5lbhm3/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v</a>, line:3, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiNet:
   \_logic_net: (mpr1), line:5
     |vpiName:mpr1
     |vpiFullName:work@test.mpr1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dtlreq_addr), line:6
     |vpiName:dtlreq_addr
     |vpiFullName:work@test.dtlreq_addr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (select_mpr_inx), line:7
     |vpiName:select_mpr_inx
     |vpiFullName:work@test.select_mpr_inx
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (select_dcs_mpr), line:8
     |vpiName:select_dcs_mpr
     |vpiFullName:work@test.select_dcs_mpr
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v</a>, line:3
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (dtlreq_addr), line:6, parent:work@test
     |vpiName:dtlreq_addr
     |vpiFullName:work@test.dtlreq_addr
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:29
         |vpiSize:32
         |INT:29
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (select_mpr_inx), line:7, parent:work@test
     |vpiName:select_mpr_inx
     |vpiFullName:work@test.select_mpr_inx
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (select_dcs_mpr), line:8, parent:work@test
     |vpiName:select_dcs_mpr
     |vpiFullName:work@test.select_dcs_mpr
     |vpiNetType:1
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (mpr1), line:5, parent:work@test
     |vpiName:mpr1
     |vpiFullName:work@test.mpr1
     |vpiNet:
     \_logic_net: , parent:mpr1
       |vpiFullName:work@test.mpr1
       |vpiNetType:48
       |vpiRange:
       \_range: , line:5
         |vpiLeftRange:
         \_constant: , line:5
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:5
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:34
         |vpiSize:32
         |INT:34
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:16
         |vpiSize:32
         |INT:16
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \dtlreq_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \select_mpr_inx of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \select_dcs_mpr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object: \mpr1 of type 36
Object: \dtlreq_addr of type 36
Object: \select_mpr_inx of type 36
Object: \select_dcs_mpr of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22a6860] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22a6b60] str=&#39;\dtlreq_addr&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22aed70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22af290] bits=&#39;00000000000000000000000000011101&#39;(32) range=[31:0] int=29
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22af480] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af0c0] str=&#39;\select_mpr_inx&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af640]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af960] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22afb20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22af7c0] str=&#39;\select_dcs_mpr&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22afce0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22affe0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22b01a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:5</a>.0-5.0&gt; [0x22b0360] str=&#39;\mpr1&#39; reg
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22a6860] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22a6b60] str=&#39;\dtlreq_addr&#39; reg basic_prep range=[29:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22aed70] basic_prep range=[29:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22af290] bits=&#39;00000000000000000000000000011101&#39;(32) basic_prep range=[31:0] int=29
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&gt; [0x22af480] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af0c0] str=&#39;\select_mpr_inx&#39; basic_prep range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af640] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22af960] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&gt; [0x22afb20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22af7c0] str=&#39;\select_dcs_mpr&#39; basic_prep range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22afce0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22affe0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&gt; [0x22b01a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:5</a>.0-5.0&gt; [0x22b0360] str=&#39;\mpr1&#39; reg basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                  4
   Number of wire bits:             70
   Number of public wires:           4
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;dtlreq_addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&#34;
          }
        },
        &#34;mpr1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 32 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:5</a>.0-5.0&#34;
          }
        },
        &#34;select_dcs_mpr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&#34;
          }
        },
        &#34;select_mpr_inx&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 65, 66, 67, 68, 69, 70, 71 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test();
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:6</a>.0-6.0&#34; *)
  wire [29:0] dtlreq_addr;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:5</a>.0-5.0&#34; *)
  wire mpr1;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:8</a>.0-8.0&#34; *)
  wire [31:0] select_dcs_mpr;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1868991b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1868991b.v:7</a>.0-7.0&#34; *)
  wire [6:0] select_mpr_inx;
endmodule

End of script. Logfile hash: 8955c2021f, CPU: user 0.01s system 0.00s, MEM: 12.81 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>