{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:39:16 2017 " "Info: Processing started: Sun Jun 04 21:39:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off action -c action --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action -c action --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:bd\|bclk " "Info: Detected ripple clock \"baud:bd\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:bd\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register transfer:tran\|txd_done register cnt\[31\] 82.22 MHz 12.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.22 MHz between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\" (period= 12.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.636 ns + Longest register register " "Info: + Longest register to register delay is 5.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LCFF_X47_Y28_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.596 ns) 2.145 ns cnt\[0\]~33 2 COMB LCCOMB_X50_Y31_N0 2 " "Info: 2: + IC(1.549 ns) + CELL(0.596 ns) = 2.145 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 2; COMB Node = 'cnt\[0\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { transfer:tran|txd_done cnt[0]~33 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.231 ns cnt\[1\]~35 3 COMB LCCOMB_X50_Y31_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.231 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 2; COMB Node = 'cnt\[1\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~33 cnt[1]~35 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.317 ns cnt\[2\]~37 4 COMB LCCOMB_X50_Y31_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.317 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'cnt\[2\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~35 cnt[2]~37 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.403 ns cnt\[3\]~39 5 COMB LCCOMB_X50_Y31_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.403 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'cnt\[3\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~37 cnt[3]~39 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.489 ns cnt\[4\]~41 6 COMB LCCOMB_X50_Y31_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.489 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 2; COMB Node = 'cnt\[4\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~39 cnt[4]~41 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.575 ns cnt\[5\]~43 7 COMB LCCOMB_X50_Y31_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.575 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 2; COMB Node = 'cnt\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~41 cnt[5]~43 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.661 ns cnt\[6\]~45 8 COMB LCCOMB_X50_Y31_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.661 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 2; COMB Node = 'cnt\[6\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~43 cnt[6]~45 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.851 ns cnt\[7\]~47 9 COMB LCCOMB_X50_Y31_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.851 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'cnt\[7\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~45 cnt[7]~47 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.937 ns cnt\[8\]~49 10 COMB LCCOMB_X50_Y31_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.937 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'cnt\[8\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~47 cnt[8]~49 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.023 ns cnt\[9\]~51 11 COMB LCCOMB_X50_Y31_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.023 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 2; COMB Node = 'cnt\[9\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~49 cnt[9]~51 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.109 ns cnt\[10\]~53 12 COMB LCCOMB_X50_Y31_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.109 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 2; COMB Node = 'cnt\[10\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~51 cnt[10]~53 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.195 ns cnt\[11\]~55 13 COMB LCCOMB_X50_Y31_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.195 ns; Loc. = LCCOMB_X50_Y31_N22; Fanout = 2; COMB Node = 'cnt\[11\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~53 cnt[11]~55 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.281 ns cnt\[12\]~57 14 COMB LCCOMB_X50_Y31_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.281 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 2; COMB Node = 'cnt\[12\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~55 cnt[12]~57 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.367 ns cnt\[13\]~59 15 COMB LCCOMB_X50_Y31_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.367 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 2; COMB Node = 'cnt\[13\]~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~57 cnt[13]~59 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.453 ns cnt\[14\]~61 16 COMB LCCOMB_X50_Y31_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.453 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 2; COMB Node = 'cnt\[14\]~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~59 cnt[14]~61 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.628 ns cnt\[15\]~63 17 COMB LCCOMB_X50_Y31_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.628 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 2; COMB Node = 'cnt\[15\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~61 cnt[15]~63 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.714 ns cnt\[16\]~65 18 COMB LCCOMB_X50_Y30_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.714 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 2; COMB Node = 'cnt\[16\]~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~63 cnt[16]~65 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.800 ns cnt\[17\]~67 19 COMB LCCOMB_X50_Y30_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.800 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 2; COMB Node = 'cnt\[17\]~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~65 cnt[17]~67 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.886 ns cnt\[18\]~69 20 COMB LCCOMB_X50_Y30_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.886 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'cnt\[18\]~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~67 cnt[18]~69 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.972 ns cnt\[19\]~71 21 COMB LCCOMB_X50_Y30_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.972 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 2; COMB Node = 'cnt\[19\]~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~69 cnt[19]~71 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.058 ns cnt\[20\]~73 22 COMB LCCOMB_X50_Y30_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.058 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 2; COMB Node = 'cnt\[20\]~73'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~71 cnt[20]~73 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.144 ns cnt\[21\]~75 23 COMB LCCOMB_X50_Y30_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.144 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 2; COMB Node = 'cnt\[21\]~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~73 cnt[21]~75 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.230 ns cnt\[22\]~77 24 COMB LCCOMB_X50_Y30_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.230 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 2; COMB Node = 'cnt\[22\]~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~75 cnt[22]~77 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.420 ns cnt\[23\]~79 25 COMB LCCOMB_X50_Y30_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.420 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 2; COMB Node = 'cnt\[23\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~77 cnt[23]~79 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.506 ns cnt\[24\]~81 26 COMB LCCOMB_X50_Y30_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.506 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'cnt\[24\]~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~79 cnt[24]~81 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.592 ns cnt\[25\]~83 27 COMB LCCOMB_X50_Y30_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.592 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 2; COMB Node = 'cnt\[25\]~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~81 cnt[25]~83 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.678 ns cnt\[26\]~85 28 COMB LCCOMB_X50_Y30_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.678 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'cnt\[26\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~83 cnt[26]~85 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.764 ns cnt\[27\]~87 29 COMB LCCOMB_X50_Y30_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.764 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 2; COMB Node = 'cnt\[27\]~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~85 cnt[27]~87 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.850 ns cnt\[28\]~89 30 COMB LCCOMB_X50_Y30_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.850 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 2; COMB Node = 'cnt\[28\]~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~87 cnt[28]~89 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.936 ns cnt\[29\]~91 31 COMB LCCOMB_X50_Y30_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.936 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 2; COMB Node = 'cnt\[29\]~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~89 cnt[29]~91 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.022 ns cnt\[30\]~93 32 COMB LCCOMB_X50_Y30_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.022 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 1; COMB Node = 'cnt\[30\]~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~91 cnt[30]~93 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.528 ns cnt\[31\]~94 33 COMB LCCOMB_X50_Y30_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.528 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 1; COMB Node = 'cnt\[31\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~93 cnt[31]~94 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.636 ns cnt\[31\] 34 REG LCFF_X50_Y30_N31 4 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.636 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~94 cnt[31] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 72.52 % ) " "Info: Total cell delay = 4.087 ns ( 72.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 27.48 % ) " "Info: Total interconnect delay = 1.549 ns ( 27.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { transfer:tran|txd_done cnt[0]~33 cnt[1]~35 cnt[2]~37 cnt[3]~39 cnt[4]~41 cnt[5]~43 cnt[6]~45 cnt[7]~47 cnt[8]~49 cnt[9]~51 cnt[10]~53 cnt[11]~55 cnt[12]~57 cnt[13]~59 cnt[14]~61 cnt[15]~63 cnt[16]~65 cnt[17]~67 cnt[18]~69 cnt[19]~71 cnt[20]~73 cnt[21]~75 cnt[22]~77 cnt[23]~79 cnt[24]~81 cnt[25]~83 cnt[26]~85 cnt[27]~87 cnt[28]~89 cnt[29]~91 cnt[30]~93 cnt[31]~94 cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { transfer:tran|txd_done {} cnt[0]~33 {} cnt[1]~35 {} cnt[2]~37 {} cnt[3]~39 {} cnt[4]~41 {} cnt[5]~43 {} cnt[6]~45 {} cnt[7]~47 {} cnt[8]~49 {} cnt[9]~51 {} cnt[10]~53 {} cnt[11]~55 {} cnt[12]~57 {} cnt[13]~59 {} cnt[14]~61 {} cnt[15]~63 {} cnt[16]~65 {} cnt[17]~67 {} cnt[18]~69 {} cnt[19]~71 {} cnt[20]~73 {} cnt[21]~75 {} cnt[22]~77 {} cnt[23]~79 {} cnt[24]~81 {} cnt[25]~83 {} cnt[26]~85 {} cnt[27]~87 {} cnt[28]~89 {} cnt[29]~91 {} cnt[30]~93 {} cnt[31]~94 {} cnt[31] {} } { 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.262 ns - Smallest " "Info: - Smallest clock skew is -6.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.315 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.666 ns) 3.315 ns cnt\[31\] 3 REG LCFF_X50_Y30_N31 4 " "Info: 3: + IC(1.414 ns) + CELL(0.666 ns) = 3.315 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.27 % ) " "Info: Total cell delay = 1.766 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 46.73 % ) " "Info: Total interconnect delay = 1.549 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.577 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|txd_done 4 REG LCFF_X47_Y28_N3 8 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { transfer:tran|txd_done cnt[0]~33 cnt[1]~35 cnt[2]~37 cnt[3]~39 cnt[4]~41 cnt[5]~43 cnt[6]~45 cnt[7]~47 cnt[8]~49 cnt[9]~51 cnt[10]~53 cnt[11]~55 cnt[12]~57 cnt[13]~59 cnt[14]~61 cnt[15]~63 cnt[16]~65 cnt[17]~67 cnt[18]~69 cnt[19]~71 cnt[20]~73 cnt[21]~75 cnt[22]~77 cnt[23]~79 cnt[24]~81 cnt[25]~83 cnt[26]~85 cnt[27]~87 cnt[28]~89 cnt[29]~91 cnt[30]~93 cnt[31]~94 cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { transfer:tran|txd_done {} cnt[0]~33 {} cnt[1]~35 {} cnt[2]~37 {} cnt[3]~39 {} cnt[4]~41 {} cnt[5]~43 {} cnt[6]~45 {} cnt[7]~47 {} cnt[8]~49 {} cnt[9]~51 {} cnt[10]~53 {} cnt[11]~55 {} cnt[12]~57 {} cnt[13]~59 {} cnt[14]~61 {} cnt[15]~63 {} cnt[16]~65 {} cnt[17]~67 {} cnt[18]~69 {} cnt[19]~71 {} cnt[20]~73 {} cnt[21]~75 {} cnt[22]~77 {} cnt[23]~79 {} cnt[24]~81 {} cnt[25]~83 {} cnt[26]~85 {} cnt[27]~87 {} cnt[28]~89 {} cnt[29]~91 {} cnt[30]~93 {} cnt[31]~94 {} cnt[31] {} } { 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cmd transfer:tran\|state.x_start clk 4.221 ns " "Info: Found hold time violation between source  pin or register \"cmd\" and destination pin or register \"transfer:tran\|state.x_start\" for clock \"clk\" (Hold time is 4.221 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.259 ns + Largest " "Info: + Largest clock skew is 6.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.577 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|state.x_start 4 REG LCFF_X47_Y28_N21 3 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran\|state.x_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.318 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.666 ns) 3.318 ns cmd 3 REG LCFF_X51_Y30_N15 9 " "Info: 3: + IC(1.417 ns) + CELL(0.666 ns) = 3.318 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk~clkctrl cmd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.22 % ) " "Info: Total cell delay = 1.766 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.552 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.040 ns - Shortest register register " "Info: - Shortest register to register delay is 2.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd 1 REG LCFF_X51_Y30_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 1.932 ns transfer:tran\|Selector10~1 2 COMB LCCOMB_X47_Y28_N20 1 " "Info: 2: + IC(1.726 ns) + CELL(0.206 ns) = 1.932 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 1; COMB Node = 'transfer:tran\|Selector10~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { cmd transfer:tran|Selector10~1 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.040 ns transfer:tran\|state.x_start 3 REG LCFF_X47_Y28_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.040 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran\|state.x_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 15.39 % ) " "Info: Total cell delay = 0.314 ns ( 15.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 84.61 % ) " "Info: Total interconnect delay = 1.726 ns ( 84.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.726ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.417ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.726ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wait_time\[25\] reset clk 10.148 ns register " "Info: tsu for register \"wait_time\[25\]\" (data pin = \"reset\", clock pin = \"clk\") is 10.148 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.516 ns + Longest pin register " "Info: + Longest pin to register delay is 13.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.714 ns) + CELL(0.589 ns) 11.247 ns wait_time\[16\]~1 2 COMB LCCOMB_X52_Y31_N22 32 " "Info: 2: + IC(9.714 ns) + CELL(0.589 ns) = 11.247 ns; Loc. = LCCOMB_X52_Y31_N22; Fanout = 32; COMB Node = 'wait_time\[16\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.303 ns" { reset wait_time[16]~1 } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.855 ns) 13.516 ns wait_time\[25\] 3 REG LCFF_X54_Y30_N9 2 " "Info: 3: + IC(1.414 ns) + CELL(0.855 ns) = 13.516 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 17.67 % ) " "Info: Total cell delay = 2.388 ns ( 17.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.128 ns ( 82.33 % ) " "Info: Total interconnect delay = 11.128 ns ( 82.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.516 ns" { reset wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.516 ns" { reset {} reset~combout {} wait_time[16]~1 {} wait_time[25] {} } { 0.000ns 0.000ns 9.714ns 1.414ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 105 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns wait_time\[25\] 3 REG LCFF_X54_Y30_N9 2 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk~clkctrl wait_time[25] } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { clk clk~clkctrl wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[25] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.516 ns" { reset wait_time[16]~1 wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.516 ns" { reset {} reset~combout {} wait_time[16]~1 {} wait_time[25] {} } { 0.000ns 0.000ns 9.714ns 1.414ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { clk clk~clkctrl wait_time[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[25] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd transfer:tran\|txds 15.974 ns register " "Info: tco from clock \"clk\" to destination pin \"txd\" through register \"transfer:tran\|txds\" is 15.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.577 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 9.577 ns transfer:tran\|txds 4 REG LCFF_X47_Y28_N1 2 " "Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.841 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.093 ns + Longest register pin " "Info: + Longest register to pin delay is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txds 1 REG LCFF_X47_Y28_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.057 ns) + CELL(3.036 ns) 6.093 ns txd 2 PIN PIN_M2 0 " "Info: 2: + IC(3.057 ns) + CELL(3.036 ns) = 6.093 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 49.83 % ) " "Info: Total cell delay = 3.036 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.057 ns ( 50.17 % ) " "Info: Total interconnect delay = 3.057 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { transfer:tran|txds {} txd {} } { 0.000ns 3.057ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.441ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { transfer:tran|txds {} txd {} } { 0.000ns 3.057ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:tran\|buf\[7\] reset clk -0.976 ns register " "Info: th for register \"transfer:tran\|buf\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.576 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.725 ns baud:bd\|bclk 2 REG LCFF_X33_Y39_N29 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N29; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.000 ns) 7.470 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G8 81 " "Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/action/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.666 ns) 9.576 ns transfer:tran\|buf\[7\] 4 REG LCFF_X40_Y27_N1 1 " "Info: 4: + IC(1.440 ns) + CELL(0.666 ns) = 9.576 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran\|buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.57 % ) " "Info: Total cell delay = 2.736 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.840 ns ( 71.43 % ) " "Info: Total interconnect delay = 6.840 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.440ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.858 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action.vhd" "" { Text "C:/Users/cslab/Desktop/action/action.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.363 ns) + CELL(0.366 ns) 9.673 ns transfer:tran\|buf\[7\]~0 2 COMB LCCOMB_X40_Y27_N24 5 " "Info: 2: + IC(8.363 ns) + CELL(0.366 ns) = 9.673 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 5; COMB Node = 'transfer:tran\|buf\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.729 ns" { reset transfer:tran|buf[7]~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.855 ns) 10.858 ns transfer:tran\|buf\[7\] 3 REG LCFF_X40_Y27_N1 1 " "Info: 3: + IC(0.330 ns) + CELL(0.855 ns) = 10.858 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran\|buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/action/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 19.94 % ) " "Info: Total cell delay = 2.165 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.693 ns ( 80.06 % ) " "Info: Total interconnect delay = 8.693 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.858 ns" { reset transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.858 ns" { reset {} reset~combout {} transfer:tran|buf[7]~0 {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 8.363ns 0.330ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 2.655ns 2.745ns 1.440ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.858 ns" { reset transfer:tran|buf[7]~0 transfer:tran|buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.858 ns" { reset {} reset~combout {} transfer:tran|buf[7]~0 {} transfer:tran|buf[7] {} } { 0.000ns 0.000ns 8.363ns 0.330ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:39:17 2017 " "Info: Processing ended: Sun Jun 04 21:39:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
