#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 20 15:20:55 2024
# Process ID: 1242105
# Current directory: /home/abdul_waheed/Music/FYP
# Command line: vivado
# Log file: /home/abdul_waheed/Music/FYP/vivado.log
# Journal file: /home/abdul_waheed/Music/FYP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.xpr
launch_simulation
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_random_gemm_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav1.wcfg
source tb_top.tcl
add_wave {{/tb_top/DUT/clk}} {{/tb_top/DUT/rst}} {{/tb_top/DUT/an}} {{/tb_top/DUT/a_to_g}} {{/tb_top/DUT/rst_new}} {{/tb_top/DUT/clk_25}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/x7segb8_instance/x}} {{/tb_top/DUT/top_instance/x7segb8_instance/clk}} {{/tb_top/DUT/top_instance/x7segb8_instance/clr}} {{/tb_top/DUT/top_instance/x7segb8_instance/a_to_g}} {{/tb_top/DUT/top_instance/x7segb8_instance/an}} {{/tb_top/DUT/top_instance/x7segb8_instance/dp}} {{/tb_top/DUT/top_instance/x7segb8_instance/s}} {{/tb_top/DUT/top_instance/x7segb8_instance/digit}} {{/tb_top/DUT/top_instance/x7segb8_instance/aen}} {{/tb_top/DUT/top_instance/x7segb8_instance/clkdiv}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/clk}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/rst}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/PC_sel}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/flush}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/stall}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/epc_taken}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/epc}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/ALU_o}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/instruction_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/PC_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/not_stalled}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/PC}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/PC_mux_o}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/PC_ppl_in}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Fetch/instruction}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/clk}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rst}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/flush}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/stall}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/reg_wr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/A_sel}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/B_sel}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/forw_a}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/forw_b}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/instruction}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/PC}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/wdata}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/ALUctrl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/br_taken}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/PC_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/ALU_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata2_forwarded_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata1_forwarded_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/instruction_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/data_to_sevseg}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata1}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/PC_ppl_in}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata2}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata1_forwarded}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/rdata2_forwarded}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/imm}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/ALU_op_b}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/ALU_op_a}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/ALU_o}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/raddr1}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/raddr2}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/waddr_ppl}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/func3}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/I_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Load_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/B_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/S_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/J_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Jalr_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/lui_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/auipc_type}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rst}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/clk}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/write_en}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rs1_in}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rs2_in}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rd}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/write_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rs1_out}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rs2_out}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/data_to_seven_led}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/register_memory}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/Decode_instance/Regfile_instance/valid_write_en}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/clk}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/rst}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/mem_wr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/mem_read}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/csr_reg_wr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/csr_reg_r}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/is_mret}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/ALU_o}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/wb_sel}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/PC}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/mem_wr_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/instruction}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/rdata1}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/interrupt}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/wb_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/epc}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/epc_taken}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_en}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_rdwr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_rd_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_wr_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_addr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/system_bus_mask}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/data_to_load}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/csr_read_data}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/func3}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/mem_col}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/csr_addr}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/I_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/Load_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/B_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/S_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/J_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/Jalr_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/lui_type}} {{/tb_top/DUT/top_instance/RISC_V_instance/datapath/wb_stage_instance/auipc_type}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/memory_instance}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/DUT/top_instance/gemm_instance}} 
restart
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {/home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg
set_property xsim.view /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_random_gemm_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav1.wcfg
source tb_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_random_gemm_behav.wcfg
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav1.wcfg
source tb_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
reset_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_files -norecurse {/home/abdul_waheed/Music/FYP/rtl/Script/build/DCACHE.mem /home/abdul_waheed/Music/FYP/rtl/Script/build/ICACHE.mem}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top x7segb8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top soc [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
current_design impl_1
refresh_design
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design impl_1
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
reset_run impl_1 -prev_step 
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
