// Seed: 2971060477
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5,
    output uwire id_6,
    output uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10
);
  assign #(1) id_5 = 1;
  assign id_6 = id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_8,
      id_5,
      id_0,
      id_5,
      id_5,
      id_9,
      id_1,
      id_0,
      id_0
  );
endmodule
