// Seed: 832235256
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input wand id_2
    , id_8,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6
    , id_9
);
  logic id_10 = 1;
  assign module_2.id_8 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd78
) (
    output tri1 _id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply1 id_9
);
  assign id_1 = -1 == 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_9,
      id_6,
      id_4,
      id_7
  );
  logic [id_0 : 1] id_11;
  ;
endmodule
