{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431629682058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431629682061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 20:54:41 2015 " "Processing started: Thu May 14 20:54:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431629682061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431629682061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431629682062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1431629682434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sockit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sockit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sockit-behaviour " "Found design unit 1: sockit-behaviour" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694639 ""} { "Info" "ISGN_ENTITY_NAME" "1 sockit " "Found entity 1: sockit" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431629694639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem-behaviour " "Found design unit 1: io_mem-behaviour" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694640 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_mem " "Found entity 1: io_mem" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431629694640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_led-behaviour " "Found design unit 1: io_led-behaviour" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694642 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_led " "Found entity 1: io_led" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431629694642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/compute_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/compute_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute_main-behaviour " "Found design unit 1: compute_main-behaviour" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694643 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute_main " "Found entity 1: compute_main" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431629694643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431629694643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit " "Elaborating entity \"sockit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431629694676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data sockit.vhd(55) " "Verilog HDL or VHDL warning at sockit.vhd(55): object \"write_data\" assigned a value but never read" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_set sockit.vhd(56) " "VHDL Signal Declaration warning at sockit.vhd(56): used implicit default value for signal \"write_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data sockit.vhd(57) " "VHDL Signal Declaration warning at sockit.vhd(57): used implicit default value for signal \"read_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_set sockit.vhd(58) " "VHDL Signal Declaration warning at sockit.vhd(58): used implicit default value for signal \"read_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "control_data sockit.vhd(59) " "VHDL Signal Declaration warning at sockit.vhd(59): used implicit default value for signal \"control_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "control_set sockit.vhd(60) " "VHDL Signal Declaration warning at sockit.vhd(60): used implicit default value for signal \"control_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694678 "|sockit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_led io_led:G1 " "Elaborating entity \"io_led\" for hierarchy \"io_led:G1\"" {  } { { "hdl/sockit.vhd" "G1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431629694679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_mem io_mem:G2 " "Elaborating entity \"io_mem\" for hierarchy \"io_mem:G2\"" {  } { { "hdl/sockit.vhd" "G2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431629694680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_main compute_main:G3 " "Elaborating entity \"compute_main\" for hierarchy \"compute_main:G3\"" {  } { { "hdl/sockit.vhd" "G3" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431629694684 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_data compute_main.vhd(9) " "VHDL Signal Declaration warning at compute_main.vhd(9): used implicit default value for signal \"write_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431629694685 "|sockit|compute_main:G3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1431629695362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431629695726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431629695726 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431629695769 "|sockit|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1431629695769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431629695770 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431629695770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431629695770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431629695770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431629695797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 20:54:55 2015 " "Processing ended: Thu May 14 20:54:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431629695797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431629695797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431629695797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431629695797 ""}
