MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
BEGINPROGRESS Compiling...
UPDATEPROGRESS 35
MESSAGE_SP VCP2113 "Module tutorVHDL found in current working library."
MESSAGE "Pass 2. Processing instantiations."
UPDATEPROGRESS 45
WARNING VCP2590 "Undefined port CLR in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 41  1
WARNING VCP2590 "Undefined port CE in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 43  1
WARNING VCP2590 "Undefined port LOAD in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 44  1
WARNING VCP2590 "Undefined port DIR in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 45  1
WARNING VCP2590 "Undefined port SEL in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 46  1
WARNING VCP2590 "Undefined port DATA in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 47  1
WARNING VCP2590 "Undefined port OE in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 48  1
WARNING VCP2590 "Undefined port LE in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 49  1
WARNING VCP2590 "Undefined port Q in module tutorVHDL." "C:/My_Designs/TutoVHDL_1120_12222/TutoVHDL_1120_1/TutorVHDL/src/TestBench/tutorvhdl_TB_tim.v" 50  1
MESSAGE "Pass 3. Processing behavioral statements."
UPDATEPROGRESS 80
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
UPDATEPROGRESS 83
UPDATEPROGRESS 86
UPDATEPROGRESS 90
UPDATEPROGRESS 93
UPDATEPROGRESS 96
UPDATEPROGRESS 100
MESSAGE "Unit top modules: tutorvhdl_tb_tim."
MESSAGE "$root top modules: Top glbl tutorvhdl_tb_tim."
ENDPROGRESS Compiling...
SUCCESS "Compile success 0 Errors 9 Warnings  Analysis time: 0[s]."
WARNING ALOG: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
MESSAGE "done"
