#--  Synopsys, Inc.
#--  Version R-2021.03L-SP1
#--  Project file C:\Users\Duncan\git\ForthCPU\debuggerTests\scratchproject.prs

#project files
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/constants.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debuggerTests/source/mcu.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debuggerTests/test/blinkTest.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v"
add_file -verilog -vlog_std v2001 "C:/Users/Duncan/git/ForthCPU/debuggerTests/source/debuggerTestsROM.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
add_file -verilog -vlog_std v2001 "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/UART/source/UART.v"
add_file -verilog -vlog_std sysv "C:/Users/Duncan/git/ForthCPU/testSetup.v"


#implementation: "debuggerTests"
impl -add C:\Users\Duncan\git\ForthCPU\debuggerTests -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -include_path {C:/Users/Duncan/git/ForthCPU/debuggerTests/}
set_option -include_path {C:/Users/Duncan/git/ForthCPU}

#device options
set_option -technology MACHXO3L
set_option -part LCMXO3L_6900C
set_option -package BG256C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "mcu"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1
set_option -seqshift_no_replicate 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/Duncan/git/ForthCPU/debuggerTests/ForthCPU_debuggerTests.edi"

#set log file 
set_option log_file "C:/Users/Duncan/git/ForthCPU/debuggerTests/ForthCPU_debuggerTests.srf" 
impl -active "debuggerTests"
