vendor_name = ModelSim
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/Proyecto_RAM-ROM/Memoria Ram/RAM_16x8_sync.vhd
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/Proyecto_RAM-ROM/Memoria Ram/Waveform.vwf
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/Proyecto_RAM-ROM/Memoria Ram/Waveform1.vwf
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/Proyecto_RAM-ROM/Memoria Ram/Waveform2.vwf
source_file = 1, C:/Users/LENOVO/Documents/Digitales_II/Proyecto_RAM-ROM/Memoria Ram/db/RAM_16x8_sync.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = RAM_16x8_sync
instance = comp, \data_out[0]~output\, data_out[0]~output, RAM_16x8_sync, 1
instance = comp, \data_out[1]~output\, data_out[1]~output, RAM_16x8_sync, 1
instance = comp, \data_out[2]~output\, data_out[2]~output, RAM_16x8_sync, 1
instance = comp, \data_out[3]~output\, data_out[3]~output, RAM_16x8_sync, 1
instance = comp, \data_out[4]~output\, data_out[4]~output, RAM_16x8_sync, 1
instance = comp, \data_out[5]~output\, data_out[5]~output, RAM_16x8_sync, 1
instance = comp, \data_out[6]~output\, data_out[6]~output, RAM_16x8_sync, 1
instance = comp, \data_out[7]~output\, data_out[7]~output, RAM_16x8_sync, 1
instance = comp, \clock~input\, clock~input, RAM_16x8_sync, 1
instance = comp, \address[0]~input\, address[0]~input, RAM_16x8_sync, 1
instance = comp, \address[1]~input\, address[1]~input, RAM_16x8_sync, 1
instance = comp, \address[2]~input\, address[2]~input, RAM_16x8_sync, 1
instance = comp, \address[3]~input\, address[3]~input, RAM_16x8_sync, 1
instance = comp, \address[4]~input\, address[4]~input, RAM_16x8_sync, 1
instance = comp, \address[5]~input\, address[5]~input, RAM_16x8_sync, 1
instance = comp, \address[6]~input\, address[6]~input, RAM_16x8_sync, 1
instance = comp, \address[7]~input\, address[7]~input, RAM_16x8_sync, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, RAM_16x8_sync, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, RAM_16x8_sync, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, RAM_16x8_sync, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, RAM_16x8_sync, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, RAM_16x8_sync, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, RAM_16x8_sync, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, RAM_16x8_sync, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, RAM_16x8_sync, 1
instance = comp, \writen~input\, writen~input, RAM_16x8_sync, 1
