/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [18:0] _01_;
  reg [7:0] _02_;
  wire [9:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[18] & in_data[23]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[0] & celloutsig_1_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z | celloutsig_0_5z);
  assign celloutsig_1_18z = ~celloutsig_1_12z;
  assign celloutsig_0_5z = ~celloutsig_0_4z[2];
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign celloutsig_0_12z = ~in_data[94];
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_0z);
  assign celloutsig_1_0z = in_data[146] ^ in_data[121];
  assign celloutsig_1_15z = celloutsig_1_10z[6] ^ celloutsig_1_0z;
  assign celloutsig_1_19z = ~(celloutsig_1_9z ^ celloutsig_1_15z);
  assign celloutsig_1_1z = ~(in_data[97] ^ celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_3z ^ _00_);
  assign celloutsig_1_12z = ~(celloutsig_1_0z ^ celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[71:68] + in_data[4:1];
  assign celloutsig_0_4z = in_data[58:55] + celloutsig_0_0z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 19'h00000;
    else _01_ <= { in_data[27:19], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  reg [6:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 7'h00;
    else _23_ <= _01_[16:10];
  assign out_data[38:32] = _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= in_data[109:102];
  reg [9:0] _25_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 10'h000;
    else _25_ <= { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _03_[9:5], _00_, _03_[3:0] } = _25_;
  assign celloutsig_1_6z = { in_data[152:151], celloutsig_1_4z } >> _02_[5:3];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z } >> _02_[7:1];
  assign _03_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
