

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_BIAS_KERN_BIAS_HEIGHT_BIAS_WIDTH'
================================================================
* Date:           Sat Mar 25 00:03:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7362|     7362|  73.620 us|  73.620 us|  7362|  7362|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BIAS_KERN_BIAS_HEIGHT_BIAS_WIDTH  |     7360|     7360|         5|          4|          1|  1840|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 8 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 9 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten188 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 11 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten202 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 14 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 16 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten202"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kernel"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten188"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %oh"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %ow"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body102"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten202_load = load i11 %indvar_flatten202" [conv_7x7.cpp:69]   --->   Operation 23 'load' 'indvar_flatten202_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln69 = icmp_eq  i11 %indvar_flatten202_load, i11 1840" [conv_7x7.cpp:69]   --->   Operation 25 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%add_ln69_1 = add i11 %indvar_flatten202_load, i11 1" [conv_7x7.cpp:69]   --->   Operation 26 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc118, void %for.end120.exitStub" [conv_7x7.cpp:69]   --->   Operation 27 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:69]   --->   Operation 28 'load' 'oh_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten188_load_1 = load i10 %indvar_flatten188" [conv_7x7.cpp:71]   --->   Operation 29 'load' 'indvar_flatten188_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_load = load i3 %kernel" [conv_7x7.cpp:69]   --->   Operation 30 'load' 'kernel_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln69 = add i3 %kernel_load, i3 1" [conv_7x7.cpp:69]   --->   Operation 31 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln71 = icmp_eq  i10 %indvar_flatten188_load_1, i10 460" [conv_7x7.cpp:71]   --->   Operation 32 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln69 = select i1 %icmp_ln71, i5 0, i5 %oh_load" [conv_7x7.cpp:69]   --->   Operation 33 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln69_1 = select i1 %icmp_ln71, i3 %add_ln69, i3 %kernel_load" [conv_7x7.cpp:69]   --->   Operation 34 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%rhs_1_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i3 %add_ln69" [conv_7x7.cpp:69]   --->   Operation 35 'mux' 'rhs_1_mid1' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%rhs = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i3 %kernel_load" [conv_7x7.cpp:69]   --->   Operation 36 'mux' 'rhs' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%select_ln69_2 = select i1 %icmp_ln71, i16 %rhs_1_mid1, i16 %rhs" [conv_7x7.cpp:69]   --->   Operation 37 'select' 'select_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ow_load = load i5 %ow" [conv_7x7.cpp:73]   --->   Operation 38 'load' 'ow_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln69_1_cast = zext i3 %select_ln69_1" [conv_7x7.cpp:69]   --->   Operation 39 'zext' 'select_ln69_1_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node empty_66)   --->   "%empty_65 = mul i7 %select_ln69_1_cast, i7 23" [conv_7x7.cpp:69]   --->   Operation 40 'mul' 'empty_65' <Predicate = (!icmp_ln69)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln69)   --->   "%xor_ln69 = xor i1 %icmp_ln71, i1 1" [conv_7x7.cpp:69]   --->   Operation 41 'xor' 'xor_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_eq  i5 %ow_load, i5 20" [conv_7x7.cpp:73]   --->   Operation 42 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln69 = and i1 %icmp_ln73, i1 %xor_ln69" [conv_7x7.cpp:69]   --->   Operation 43 'and' 'and_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln71 = add i5 %select_ln69, i5 1" [conv_7x7.cpp:71]   --->   Operation 44 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln71)   --->   "%or_ln71 = or i1 %and_ln69, i1 %icmp_ln71" [conv_7x7.cpp:71]   --->   Operation 45 'or' 'or_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln71 = select i1 %or_ln71, i5 0, i5 %ow_load" [conv_7x7.cpp:71]   --->   Operation 46 'select' 'select_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.21ns)   --->   "%select_ln71_1 = select i1 %and_ln69, i5 %add_ln71, i5 %select_ln69" [conv_7x7.cpp:71]   --->   Operation 47 'select' 'select_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i5 %select_ln71_1" [conv_7x7.cpp:71]   --->   Operation 48 'zext' 'select_ln71_1_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_66 = add i7 %empty_65, i7 %select_ln71_1_cast" [conv_7x7.cpp:69]   --->   Operation 49 'add' 'empty_66' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast1 = zext i7 %empty_66" [conv_7x7.cpp:69]   --->   Operation 50 'zext' 'p_cast1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%Y_buf_0_addr = getelementptr i16 %Y_buf_0, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 51 'getelementptr' 'Y_buf_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Y_buf_1_addr = getelementptr i16 %Y_buf_1, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 52 'getelementptr' 'Y_buf_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Y_buf_2_addr = getelementptr i16 %Y_buf_2, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 53 'getelementptr' 'Y_buf_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%Y_buf_3_addr = getelementptr i16 %Y_buf_3, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 54 'getelementptr' 'Y_buf_3_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Y_buf_4_addr = getelementptr i16 %Y_buf_4, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 55 'getelementptr' 'Y_buf_4_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%Y_buf_5_addr = getelementptr i16 %Y_buf_5, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 56 'getelementptr' 'Y_buf_5_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Y_buf_6_addr = getelementptr i16 %Y_buf_6, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 57 'getelementptr' 'Y_buf_6_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%Y_buf_7_addr = getelementptr i16 %Y_buf_7, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 58 'getelementptr' 'Y_buf_7_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Y_buf_8_addr = getelementptr i16 %Y_buf_8, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 59 'getelementptr' 'Y_buf_8_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%Y_buf_9_addr = getelementptr i16 %Y_buf_9, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 60 'getelementptr' 'Y_buf_9_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%Y_buf_10_addr = getelementptr i16 %Y_buf_10, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 61 'getelementptr' 'Y_buf_10_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%Y_buf_11_addr = getelementptr i16 %Y_buf_11, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 62 'getelementptr' 'Y_buf_11_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%Y_buf_12_addr = getelementptr i16 %Y_buf_12, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 63 'getelementptr' 'Y_buf_12_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%Y_buf_13_addr = getelementptr i16 %Y_buf_13, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 64 'getelementptr' 'Y_buf_13_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%Y_buf_14_addr = getelementptr i16 %Y_buf_14, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 65 'getelementptr' 'Y_buf_14_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%Y_buf_15_addr = getelementptr i16 %Y_buf_15, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 66 'getelementptr' 'Y_buf_15_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%Y_buf_16_addr = getelementptr i16 %Y_buf_16, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 67 'getelementptr' 'Y_buf_16_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%Y_buf_17_addr = getelementptr i16 %Y_buf_17, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 68 'getelementptr' 'Y_buf_17_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%Y_buf_18_addr = getelementptr i16 %Y_buf_18, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 69 'getelementptr' 'Y_buf_18_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%Y_buf_19_addr = getelementptr i16 %Y_buf_19, i64 0, i64 %p_cast1" [conv_7x7.cpp:69]   --->   Operation 70 'getelementptr' 'Y_buf_19_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%Y_buf_0_load = load i7 %Y_buf_0_addr"   --->   Operation 71 'load' 'Y_buf_0_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%Y_buf_1_load = load i7 %Y_buf_1_addr"   --->   Operation 72 'load' 'Y_buf_1_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%Y_buf_2_load = load i7 %Y_buf_2_addr"   --->   Operation 73 'load' 'Y_buf_2_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%Y_buf_3_load = load i7 %Y_buf_3_addr"   --->   Operation 74 'load' 'Y_buf_3_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%Y_buf_4_load = load i7 %Y_buf_4_addr"   --->   Operation 75 'load' 'Y_buf_4_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%Y_buf_5_load = load i7 %Y_buf_5_addr"   --->   Operation 76 'load' 'Y_buf_5_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%Y_buf_6_load = load i7 %Y_buf_6_addr"   --->   Operation 77 'load' 'Y_buf_6_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%Y_buf_7_load = load i7 %Y_buf_7_addr"   --->   Operation 78 'load' 'Y_buf_7_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%Y_buf_8_load = load i7 %Y_buf_8_addr"   --->   Operation 79 'load' 'Y_buf_8_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%Y_buf_9_load = load i7 %Y_buf_9_addr"   --->   Operation 80 'load' 'Y_buf_9_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%Y_buf_10_load = load i7 %Y_buf_10_addr"   --->   Operation 81 'load' 'Y_buf_10_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%Y_buf_11_load = load i7 %Y_buf_11_addr"   --->   Operation 82 'load' 'Y_buf_11_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%Y_buf_12_load = load i7 %Y_buf_12_addr"   --->   Operation 83 'load' 'Y_buf_12_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%Y_buf_13_load = load i7 %Y_buf_13_addr"   --->   Operation 84 'load' 'Y_buf_13_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%Y_buf_14_load = load i7 %Y_buf_14_addr"   --->   Operation 85 'load' 'Y_buf_14_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%Y_buf_15_load = load i7 %Y_buf_15_addr"   --->   Operation 86 'load' 'Y_buf_15_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%Y_buf_16_load = load i7 %Y_buf_16_addr"   --->   Operation 87 'load' 'Y_buf_16_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%Y_buf_17_load = load i7 %Y_buf_17_addr"   --->   Operation 88 'load' 'Y_buf_17_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%Y_buf_18_load = load i7 %Y_buf_18_addr"   --->   Operation 89 'load' 'Y_buf_18_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%Y_buf_19_load = load i7 %Y_buf_19_addr"   --->   Operation 90 'load' 'Y_buf_19_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 91 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 18)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 92 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 17)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 93 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 16)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 94 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 15)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 95 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 14)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 96 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 13)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 97 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 12)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 98 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 11)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 99 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 10)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 100 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 9)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 101 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 8)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 102 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 7)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 103 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 6)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 104 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 5)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 105 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 4)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 106 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 107 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 108 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 109 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i7314.exit"   --->   Operation 110 'br' 'br_ln859' <Predicate = (!icmp_ln69 & select_ln71 != 0 & select_ln71 != 1 & select_ln71 != 2 & select_ln71 != 3 & select_ln71 != 4 & select_ln71 != 5 & select_ln71 != 6 & select_ln71 != 7 & select_ln71 != 8 & select_ln71 != 9 & select_ln71 != 10 & select_ln71 != 11 & select_ln71 != 12 & select_ln71 != 13 & select_ln71 != 14 & select_ln71 != 15 & select_ln71 != 16 & select_ln71 != 17 & select_ln71 != 18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.27>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %select_ln69_2" [conv_7x7.cpp:69]   --->   Operation 111 'sext' 'sext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.07ns)   --->   "%sub_ln69 = sub i17 0, i17 %sext_ln69" [conv_7x7.cpp:69]   --->   Operation 112 'sub' 'sub_ln69' <Predicate = (!icmp_ln69)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%Y_buf_0_load = load i7 %Y_buf_0_addr"   --->   Operation 113 'load' 'Y_buf_0_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%Y_buf_1_load = load i7 %Y_buf_1_addr"   --->   Operation 114 'load' 'Y_buf_1_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 115 [1/2] (3.25ns)   --->   "%Y_buf_2_load = load i7 %Y_buf_2_addr"   --->   Operation 115 'load' 'Y_buf_2_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%Y_buf_3_load = load i7 %Y_buf_3_addr"   --->   Operation 116 'load' 'Y_buf_3_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%Y_buf_4_load = load i7 %Y_buf_4_addr"   --->   Operation 117 'load' 'Y_buf_4_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%Y_buf_5_load = load i7 %Y_buf_5_addr"   --->   Operation 118 'load' 'Y_buf_5_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%Y_buf_6_load = load i7 %Y_buf_6_addr"   --->   Operation 119 'load' 'Y_buf_6_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%Y_buf_7_load = load i7 %Y_buf_7_addr"   --->   Operation 120 'load' 'Y_buf_7_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%Y_buf_8_load = load i7 %Y_buf_8_addr"   --->   Operation 121 'load' 'Y_buf_8_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%Y_buf_9_load = load i7 %Y_buf_9_addr"   --->   Operation 122 'load' 'Y_buf_9_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%Y_buf_10_load = load i7 %Y_buf_10_addr"   --->   Operation 123 'load' 'Y_buf_10_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%Y_buf_11_load = load i7 %Y_buf_11_addr"   --->   Operation 124 'load' 'Y_buf_11_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%Y_buf_12_load = load i7 %Y_buf_12_addr"   --->   Operation 125 'load' 'Y_buf_12_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%Y_buf_13_load = load i7 %Y_buf_13_addr"   --->   Operation 126 'load' 'Y_buf_13_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%Y_buf_14_load = load i7 %Y_buf_14_addr"   --->   Operation 127 'load' 'Y_buf_14_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%Y_buf_15_load = load i7 %Y_buf_15_addr"   --->   Operation 128 'load' 'Y_buf_15_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 129 [1/2] (3.25ns)   --->   "%Y_buf_16_load = load i7 %Y_buf_16_addr"   --->   Operation 129 'load' 'Y_buf_16_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%Y_buf_17_load = load i7 %Y_buf_17_addr"   --->   Operation 130 'load' 'Y_buf_17_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%Y_buf_18_load = load i7 %Y_buf_18_addr"   --->   Operation 131 'load' 'Y_buf_18_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 132 [1/2] (3.25ns)   --->   "%Y_buf_19_load = load i7 %Y_buf_19_addr"   --->   Operation 132 'load' 'Y_buf_19_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 133 [1/1] (3.02ns)   --->   "%lhs = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i5, i16 %Y_buf_0_load, i16 %Y_buf_1_load, i16 %Y_buf_2_load, i16 %Y_buf_3_load, i16 %Y_buf_4_load, i16 %Y_buf_5_load, i16 %Y_buf_6_load, i16 %Y_buf_7_load, i16 %Y_buf_8_load, i16 %Y_buf_9_load, i16 %Y_buf_10_load, i16 %Y_buf_11_load, i16 %Y_buf_12_load, i16 %Y_buf_13_load, i16 %Y_buf_14_load, i16 %Y_buf_15_load, i16 %Y_buf_16_load, i16 %Y_buf_17_load, i16 %Y_buf_18_load, i16 %Y_buf_19_load, i5 %select_ln71"   --->   Operation 133 'mux' 'lhs' <Predicate = (!icmp_ln69)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln73 = store i11 %add_ln69_1, i11 %indvar_flatten202" [conv_7x7.cpp:73]   --->   Operation 134 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_3 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 %select_ln69_1, i3 %kernel" [conv_7x7.cpp:73]   --->   Operation 135 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_3 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln73 = store i5 %select_ln71_1, i5 %oh" [conv_7x7.cpp:73]   --->   Operation 136 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.68>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BIAS_KERN_BIAS_HEIGHT_BIAS_WIDTH_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 138 'speclooptripcount' 'empty' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BIAS_HEIGHT_BIAS_WIDTH_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_7x7.cpp:73]   --->   Operation 142 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %lhs"   --->   Operation 143 'sext' 'sext_ln859' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.43ns)   --->   "%icmp_ln1466 = icmp_eq  i17 %sext_ln859, i17 %sub_ln69"   --->   Operation 144 'icmp' 'icmp_ln1466' <Predicate = (!icmp_ln69)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i, void %if.then.i.i"   --->   Operation 145 'br' 'br_ln854' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.95ns)   --->   "%switch_ln854 = switch i5 %select_ln71, void %V32.i.i27.i.i7314.case.1980, i5 0, void %V32.i.i27.i.i7314.case.061, i5 1, void %V32.i.i27.i.i7314.case.162, i5 2, void %V32.i.i27.i.i7314.case.263, i5 3, void %V32.i.i27.i.i7314.case.364, i5 4, void %V32.i.i27.i.i7314.case.465, i5 5, void %V32.i.i27.i.i7314.case.566, i5 6, void %V32.i.i27.i.i7314.case.667, i5 7, void %V32.i.i27.i.i7314.case.768, i5 8, void %V32.i.i27.i.i7314.case.869, i5 9, void %V32.i.i27.i.i7314.case.970, i5 10, void %V32.i.i27.i.i7314.case.1071, i5 11, void %V32.i.i27.i.i7314.case.1172, i5 12, void %V32.i.i27.i.i7314.case.1273, i5 13, void %V32.i.i27.i.i7314.case.1374, i5 14, void %V32.i.i27.i.i7314.case.1475, i5 15, void %V32.i.i27.i.i7314.case.1576, i5 16, void %V32.i.i27.i.i7314.case.1677, i5 17, void %V32.i.i27.i.i7314.case.1778, i5 18, void %V32.i.i27.i.i7314.case.1879"   --->   Operation 146 'switch' 'switch_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466)> <Delay = 0.95>
ST_4 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_18_addr"   --->   Operation 147 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 148 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 18)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_17_addr"   --->   Operation 149 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 150 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 17)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_16_addr"   --->   Operation 151 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 152 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 16)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_15_addr"   --->   Operation 153 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 154 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 15)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_14_addr"   --->   Operation 155 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 156 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 14)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_13_addr"   --->   Operation 157 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 158 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 13)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_12_addr"   --->   Operation 159 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 160 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 12)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_11_addr"   --->   Operation 161 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 162 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 11)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_10_addr"   --->   Operation 163 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 164 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 10)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_9_addr"   --->   Operation 165 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 166 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 9)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_8_addr"   --->   Operation 167 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 168 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 8)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_7_addr"   --->   Operation 169 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 170 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 7)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_6_addr"   --->   Operation 171 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 172 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 6)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_5_addr"   --->   Operation 173 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 174 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 5)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_4_addr"   --->   Operation 175 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 176 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 4)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_3_addr"   --->   Operation 177 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 178 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 3)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_2_addr"   --->   Operation 179 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 180 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 2)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_1_addr"   --->   Operation 181 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 182 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_0_addr"   --->   Operation 183 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 184 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 == 0)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i7 %Y_buf_19_addr"   --->   Operation 185 'store' 'store_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 != 0 & select_ln71 != 1 & select_ln71 != 2 & select_ln71 != 3 & select_ln71 != 4 & select_ln71 != 5 & select_ln71 != 6 & select_ln71 != 7 & select_ln71 != 8 & select_ln71 != 9 & select_ln71 != 10 & select_ln71 != 11 & select_ln71 != 12 & select_ln71 != 13 & select_ln71 != 14 & select_ln71 != 15 & select_ln71 != 16 & select_ln71 != 17 & select_ln71 != 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln854 = br void %V32.i.i27.i.i7314.exit60"   --->   Operation 186 'br' 'br_ln854' <Predicate = (!icmp_ln69 & icmp_ln1466 & select_ln71 != 0 & select_ln71 != 1 & select_ln71 != 2 & select_ln71 != 3 & select_ln71 != 4 & select_ln71 != 5 & select_ln71 != 6 & select_ln71 != 7 & select_ln71 != 8 & select_ln71 != 9 & select_ln71 != 10 & select_ln71 != 11 & select_ln71 != 12 & select_ln71 != 13 & select_ln71 != 14 & select_ln71 != 15 & select_ln71 != 16 & select_ln71 != 17 & select_ln71 != 18)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %lhs, i16 %select_ln69_2"   --->   Operation 187 'add' 'add_ln859' <Predicate = (!icmp_ln69)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.95ns)   --->   "%switch_ln859 = switch i5 %select_ln71, void %V32.i.i27.i.i7314.case.19, i5 0, void %V32.i.i27.i.i7314.case.0, i5 1, void %V32.i.i27.i.i7314.case.1, i5 2, void %V32.i.i27.i.i7314.case.2, i5 3, void %V32.i.i27.i.i7314.case.3, i5 4, void %V32.i.i27.i.i7314.case.4, i5 5, void %V32.i.i27.i.i7314.case.5, i5 6, void %V32.i.i27.i.i7314.case.6, i5 7, void %V32.i.i27.i.i7314.case.7, i5 8, void %V32.i.i27.i.i7314.case.8, i5 9, void %V32.i.i27.i.i7314.case.9, i5 10, void %V32.i.i27.i.i7314.case.10, i5 11, void %V32.i.i27.i.i7314.case.11, i5 12, void %V32.i.i27.i.i7314.case.12, i5 13, void %V32.i.i27.i.i7314.case.13, i5 14, void %V32.i.i27.i.i7314.case.14, i5 15, void %V32.i.i27.i.i7314.case.15, i5 16, void %V32.i.i27.i.i7314.case.16, i5 17, void %V32.i.i27.i.i7314.case.17, i5 18, void %V32.i.i27.i.i7314.case.18"   --->   Operation 188 'switch' 'switch_ln859' <Predicate = (!icmp_ln69)> <Delay = 0.95>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%indvar_flatten188_load = load i10 %indvar_flatten188" [conv_7x7.cpp:71]   --->   Operation 189 'load' 'indvar_flatten188_load' <Predicate = (!icmp_ln69 & !icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.78ns)   --->   "%add_ln73 = add i5 %select_ln71, i5 1" [conv_7x7.cpp:73]   --->   Operation 190 'add' 'add_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (1.73ns)   --->   "%add_ln71_1 = add i10 %indvar_flatten188_load, i10 1" [conv_7x7.cpp:71]   --->   Operation 191 'add' 'add_ln71_1' <Predicate = (!icmp_ln69 & !icmp_ln71)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.68ns)   --->   "%select_ln71_2 = select i1 %icmp_ln71, i10 1, i10 %add_ln71_1" [conv_7x7.cpp:71]   --->   Operation 192 'select' 'select_ln71_2' <Predicate = (!icmp_ln69)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln73 = store i10 %select_ln71_2, i10 %indvar_flatten188" [conv_7x7.cpp:73]   --->   Operation 193 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_4 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln73 = store i5 %add_ln73, i5 %ow" [conv_7x7.cpp:73]   --->   Operation 194 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body102" [conv_7x7.cpp:73]   --->   Operation 195 'br' 'br_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln854 = br void %if.end.i.i"   --->   Operation 196 'br' 'br_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_18_addr"   --->   Operation 197 'store' 'store_ln859' <Predicate = (select_ln71 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_17_addr"   --->   Operation 198 'store' 'store_ln859' <Predicate = (select_ln71 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_16_addr"   --->   Operation 199 'store' 'store_ln859' <Predicate = (select_ln71 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_15_addr"   --->   Operation 200 'store' 'store_ln859' <Predicate = (select_ln71 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_14_addr"   --->   Operation 201 'store' 'store_ln859' <Predicate = (select_ln71 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_13_addr"   --->   Operation 202 'store' 'store_ln859' <Predicate = (select_ln71 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_12_addr"   --->   Operation 203 'store' 'store_ln859' <Predicate = (select_ln71 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_11_addr"   --->   Operation 204 'store' 'store_ln859' <Predicate = (select_ln71 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_10_addr"   --->   Operation 205 'store' 'store_ln859' <Predicate = (select_ln71 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_9_addr"   --->   Operation 206 'store' 'store_ln859' <Predicate = (select_ln71 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_8_addr"   --->   Operation 207 'store' 'store_ln859' <Predicate = (select_ln71 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_7_addr"   --->   Operation 208 'store' 'store_ln859' <Predicate = (select_ln71 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_6_addr"   --->   Operation 209 'store' 'store_ln859' <Predicate = (select_ln71 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_5_addr"   --->   Operation 210 'store' 'store_ln859' <Predicate = (select_ln71 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_4_addr"   --->   Operation 211 'store' 'store_ln859' <Predicate = (select_ln71 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_3_addr"   --->   Operation 212 'store' 'store_ln859' <Predicate = (select_ln71 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_2_addr"   --->   Operation 213 'store' 'store_ln859' <Predicate = (select_ln71 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_1_addr"   --->   Operation 214 'store' 'store_ln859' <Predicate = (select_ln71 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_0_addr"   --->   Operation 215 'store' 'store_ln859' <Predicate = (select_ln71 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_5 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859, i7 %Y_buf_19_addr"   --->   Operation 216 'store' 'store_ln859' <Predicate = (select_ln71 == 31) | (select_ln71 == 30) | (select_ln71 == 29) | (select_ln71 == 28) | (select_ln71 == 27) | (select_ln71 == 26) | (select_ln71 == 25) | (select_ln71 == 24) | (select_ln71 == 23) | (select_ln71 == 22) | (select_ln71 == 21) | (select_ln71 == 20) | (select_ln71 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	'alloca' operation ('kernel') [28]  (0 ns)
	'load' operation ('kernel_load', conv_7x7.cpp:69) on local variable 'kernel' [50]  (0 ns)
	'add' operation ('add_ln69', conv_7x7.cpp:69) [51]  (1.65 ns)
	'mux' operation ('rhs_1_mid1', conv_7x7.cpp:69) [59]  (1.83 ns)
	'select' operation ('select_ln69_2', conv_7x7.cpp:69) [61]  (0.805 ns)

 <State 2>: 6.81ns
The critical path consists of the following:
	'load' operation ('ow_load', conv_7x7.cpp:73) on local variable 'ow' [47]  (0 ns)
	'icmp' operation ('icmp_ln73', conv_7x7.cpp:73) [66]  (1.36 ns)
	'and' operation ('and_ln69', conv_7x7.cpp:69) [67]  (0.978 ns)
	'select' operation ('select_ln71_1', conv_7x7.cpp:71) [72]  (1.22 ns)
	'add' operation of DSP[74] ('empty_66', conv_7x7.cpp:69) [74]  (0 ns)
	'getelementptr' operation ('Y_buf_0_addr', conv_7x7.cpp:69) [76]  (0 ns)
	'load' operation ('Y_buf_0_load') on array 'Y_buf_0' [98]  (3.25 ns)

 <State 3>: 6.27ns
The critical path consists of the following:
	'load' operation ('Y_buf_0_load') on array 'Y_buf_0' [98]  (3.25 ns)
	'mux' operation ('lhs') [118]  (3.02 ns)

 <State 4>: 5.69ns
The critical path consists of the following:
	'load' operation ('indvar_flatten188_load', conv_7x7.cpp:71) on local variable 'indvar_flatten188' [250]  (0 ns)
	'add' operation ('add_ln71_1', conv_7x7.cpp:71) [252]  (1.73 ns)
	'select' operation ('select_ln71_2', conv_7x7.cpp:71) [253]  (0.687 ns)
	'store' operation ('store_ln73', conv_7x7.cpp:73) of variable 'select_ln71_2', conv_7x7.cpp:71 on local variable 'indvar_flatten188' [256]  (1.59 ns)
	blocking operation 1.68 ns on control path)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln859') of variable 'add_ln859' on array 'Y_buf_10' [214]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
