INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/adder/adder.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sourcecode/source_code/1_adder/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
