{
  "Top": "test_hls_server",
  "RtlTop": "test_hls_server",
  "PcoreTop": "test_hls_server_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "test_hls_server",
    "Version": "1.0",
    "DisplayName": "Test_hls_server",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/test_hls_server.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc24.vhd",
      "impl\/vhdl\/test_hls_server.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc24.v",
      "impl\/verilog\/test_hls_server.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/Block_proc24.v",
      "impl\/verilog.pcore\/test_hls_server.v",
      "impl\/verilog.pcore\/test_hls_server_ap_rst_if.v",
      "impl\/verilog.pcore\/test_hls_server_input_V_if.v",
      "impl\/verilog.pcore\/test_hls_server_output_V_if.v",
      "impl\/verilog.pcore\/test_hls_server_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/justin\/jhai\/paulchowresearch2020\/xvc\/test_hls_server\/test_hls_server.prj\/solution1\/.autopilot\/db\/test_hls_server.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_V": {
      "type": "ap_fifo",
      "fifo_width": "577",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "struct",
          "Width": "577",
          "Fields": {
            "tdata": {
              "Type": "integer unsigned",
              "Width": "512"
            },
            "tkeep": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "tlast": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "output_V": {
      "type": "ap_fifo",
      "fifo_width": "577",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "struct",
          "Width": "577",
          "Fields": {
            "tdata": {
              "Type": "integer unsigned",
              "Width": "512"
            },
            "tkeep": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "tlast": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "PcoreInterfaces": {
    "aclk": {
      "type": "clock",
      "buses": "input_V output_V",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "input_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_V",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "512",
        "TKEEP": "64",
        "TLAST": "1"
      }
    },
    "output_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output_V",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "512",
        "TKEEP": "64",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "input_V_dout": {
      "dir": "in",
      "width": "577"
    },
    "input_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_read": {
      "dir": "out",
      "width": "1"
    },
    "output_V_din": {
      "dir": "out",
      "width": "577"
    },
    "output_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "input_V": {
      "interfaceRef": "input_V",
      "dir": "in"
    },
    "output_V": {
      "interfaceRef": "output_V",
      "dir": "out",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "test_hls_server",
      "Instances": [{
          "ModuleName": "Block_proc24",
          "InstanceName": "Block_proc24_U0"
        }]
    },
    "Metrics": {
      "Block_proc24": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "LUT": "95",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "test_hls_server": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "LUT": "95",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "test_hls_server",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-07-24 17:56:20 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
