* Z:\mnt\design.r\spice\examples\ADG1612.asc
V1 +V 0 8
V2 -V 0 -8
V3 N001 0 sine(0 5 1K)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
? Missing component
.tran 30m
.lib ADG.lib
.backanno
.end
