strict digraph "" {
	node [label="\N"];
	"565:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e95f10>",
		clk_sens=False,
		fillcolor=gold,
		label="565:AL",
		sens="['dma_en', 'adrw_next', 'last_buf_adr']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_en', 'last_buf_adr', 'adrw_next']"];
	"566:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2f190>",
		fillcolor=springgreen,
		label="566:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"565:AL" -> "566:IF"	 [cond="[]",
		lineno=None];
	"566:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f3d0>",
		fillcolor=cadetblue,
		label="566:BS
adrw_next1 = { SSRAM_HADR + 1{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f3d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"566:IF" -> "566:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="((adrw_next == last_buf_adr) && dma_en)",
		lineno=566];
	"567:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f210>",
		fillcolor=cadetblue,
		label="567:BS
adrw_next1 = adrw_next;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e2f210>]",
		style=filled,
		typ=BlockingSubstitution];
	"566:IF" -> "567:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="!(((adrw_next == last_buf_adr) && dma_en))",
		lineno=566];
	"Leaf_565:AL"	 [def_var="['adrw_next1']",
		label="Leaf_565:AL"];
	"566:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"567:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
}
