
---------- Begin Simulation Statistics ----------
final_tick                                 8837150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153495                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752096                       # Number of bytes of host memory used
host_op_rate                                   275198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.15                       # Real time elapsed on the host
host_tick_rate                              135645233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17928867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008837                       # Number of seconds simulated
sim_ticks                                  8837150000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2307244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7545                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            201219                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2625058                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1149393                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2307244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1157851                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2625058                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   42316                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       143202                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13920610                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9854457                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            201322                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1768537                       # Number of branches committed
system.cpu.commit.bw_lim_events               1064168                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5297511                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               17928867                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7859538                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.281160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.808770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3142428     39.98%     39.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1438104     18.30%     58.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       600431      7.64%     65.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       614966      7.82%     73.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       463839      5.90%     79.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       252323      3.21%     82.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       168265      2.14%     85.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       115014      1.46%     86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1064168     13.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7859538                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      57052                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23786                       # Number of function calls committed.
system.cpu.commit.int_insts                  17844939                       # Number of committed integer instructions.
system.cpu.commit.loads                       2212336                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70376      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14302898     79.78%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          221474      1.24%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.02%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2272      0.01%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             262      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4492      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2187356     12.20%     93.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1087160      6.06%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24980      0.14%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        21052      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17928867                       # Class of committed instruction
system.cpu.commit.refs                        3320548                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17928867                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.883715                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.883715                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2529837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2529837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59915.203280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59915.203280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62910.312862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62910.312862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2515202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2515202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    876859000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    876859000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    271458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    271458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4315                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70401.580625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70401.580625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68501.223115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68501.223115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1106676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114824978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114824978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110834979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110834979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.782369                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               363                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         6092                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3638144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3638144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60966.677610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60966.677610                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64435.020900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64435.020900                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3621878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3621878                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data    991683978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    991683978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004471                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004471                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        16266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16266                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    382292979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    382292979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3638144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3638144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60966.677610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60966.677610                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64435.020900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64435.020900                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3621878                       # number of overall hits
system.cpu.dcache.overall_hits::total         3621878                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data    991683978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    991683978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004471                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004471                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        16266                       # number of overall misses
system.cpu.dcache.overall_misses::total         16266                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    382292979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    382292979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5933                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4905                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1017                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            611.875696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7282217                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.397712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7282217                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1013.397712                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3627811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1610                       # number of writebacks
system.cpu.dcache.writebacks::total              1610                       # number of writebacks
system.cpu.decode.BlockedCycles               1014331                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               25844503                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3475760                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3707702                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 204559                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                252913                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2737264                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          7797                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1274491                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2887                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2625058                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2133950                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4831550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 75615                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15196175                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          794                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1056                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  409118                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.297048                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3617180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1191709                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.719579                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8655265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.106464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.499018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4352416     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   207501      2.40%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   157720      1.82%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   261230      3.02%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   480630      5.55%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   323723      3.74%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   380608      4.40%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   175645      2.03%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2315792     26.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8655265                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     43703                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    40532                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2133949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2133949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28013.970651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28013.970651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27209.055487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27209.055487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2051562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2051562                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2307987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2307987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        82387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82387                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10784                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10784                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1948250000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1948250000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        71603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71603                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          394                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2133949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2133949                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28013.970651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28013.970651                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27209.055487                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27209.055487                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2051562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2051562                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2307987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2307987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038608                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038608                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        82387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82387                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10784                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10784                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1948250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1948250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        71603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2133949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2133949                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28013.970651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28013.970651                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27209.055487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27209.055487                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2051562                       # number of overall hits
system.cpu.icache.overall_hits::total         2051562                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2307987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2307987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038608                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038608                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        82387                       # number of overall misses
system.cpu.icache.overall_misses::total         82387                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10784                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10784                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1948250000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1948250000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        71603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71603                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  71343                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             29.651900                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          4339501                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.568484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             71603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           4339501                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.568484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2123165                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        71343                       # number of writebacks
system.cpu.icache.writebacks::total             71343                       # number of writebacks
system.cpu.idleCycles                          181886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               242536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1951463                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.359723                       # Inst execution rate
system.cpu.iew.exec_refs                      4011653                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1274347                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  624368                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3090645                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13774                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1534734                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23226374                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2737306                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            466835                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20853227                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    714                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22700                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 204559                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23781                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           340                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           199731                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2624                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4256                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          192                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       878293                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       426514                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4256                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       194188                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          48348                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24175508                       # num instructions consuming a value
system.cpu.iew.wb_count                      20601385                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627221                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15163380                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.331225                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20702467                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32151554                       # number of integer regfile reads
system.cpu.int_regfile_writes                17548223                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.131586                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.131586                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            129130      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16754232     78.58%     79.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               245375      1.15%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4755      0.02%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3955      0.02%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 894      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  270      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  532      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  448      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5375      0.03%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             238      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2816627     13.21%     93.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1295382      6.08%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           37077      0.17%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25486      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21320064                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   80657                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              158406                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        65744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             128268                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      417563                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019585                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  360760     86.40%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     29      0.01%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  37071      8.88%     95.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15777      3.78%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2856      0.68%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1053      0.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21527840                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51623403                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20535641                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28399487                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23203049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21320064                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5297461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             68855                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          22612                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8072845                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8655265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.463248                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.445377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3106639     35.89%     35.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              777571      8.98%     44.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1040178     12.02%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              764020      8.83%     65.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              788331      9.11%     74.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              863340      9.97%     84.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              706146      8.16%     92.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              409143      4.73%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199897      2.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8655265                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.412549                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2134146                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           451                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            261612                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           117944                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3090645                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1534734                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8184664                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                          8837151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      8837150000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  685318                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24185618                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 164772                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3643175                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6322                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 10175                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              66317544                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               25016361                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            32862026                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3776384                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 118443                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 204559                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                334734                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  8676348                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             65339                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39660109                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11095                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                756                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    693691                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            719                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     30021748                       # The number of ROB reads
system.cpu.rob.rob_writes                    47259706                       # The number of ROB writes
system.cpu.timesIdled                           23244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          196                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           196                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71154.641509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71154.641509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    301695680                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    301695680                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         4240                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4240                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        71599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111542.079208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111542.079208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92425.692695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92425.692695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          69579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    225315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    225315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.028213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    183465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    183465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1985                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103094.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103094.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83226.804124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83226.804124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   739                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     90208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.542131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 875                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.540892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            873                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101959.322034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101959.322034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88865.623314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88865.623314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    210546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    210546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.478563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.478563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    164668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    164668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.429432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.429432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1853                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        71266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        71266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        71266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            71266                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1610                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            71599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77528                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111542.079208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102297.278912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106062.298387                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92425.692695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87059.794571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89320.738697                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                69579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2989                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72568                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    225315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    300754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        526069000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.028213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.495868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063977                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2940                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4960                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    183465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    237325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    420790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.459774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4711                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           71599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77528                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111542.079208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102297.278912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106062.298387                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92425.692695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87059.794571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71154.641509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80715.638476                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               69579                       # number of overall hits
system.l2.overall_hits::.cpu.data                2989                       # number of overall hits
system.l2.overall_hits::total                   72568                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    225315000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    300754000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       526069000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.028213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.495868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063977                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2020                       # number of overall misses
system.l2.overall_misses::.cpu.data              2940                       # number of overall misses
system.l2.overall_misses::total                  4960                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                249                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    183465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    237325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    301695680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    722485680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.459774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         4240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8951                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             5021                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                5024                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   143                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           5085                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2351                       # Occupied blocks per task id
system.l2.tags.avg_refs                     17.153251                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1238709                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     106.644593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1144.542907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1053.002692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1713.945340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.279429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.257081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.418444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1729                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2367                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.422119                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.577881                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      9181                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1238709                       # Number of tag accesses
system.l2.tags.tagsinuse                  4018.135532                       # Cycle average of tags in use
system.l2.tags.total_refs                      157484                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       651                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 599                       # number of writebacks
system.l2.writebacks::total                       599                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     858133.01                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39308.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20558.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        64.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     64.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         4.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.96                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     14375675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14375675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          14375675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19742111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     30692248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              64810035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4338050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14375675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19742111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     30692248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69148085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4338050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4338050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.022646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.130141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.086847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          251     14.96%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          582     34.68%     49.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          275     16.39%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      6.67%     72.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      5.30%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      2.86%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           60      3.58%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      1.79%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          231     13.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1678                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 572352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  572736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                38336                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       127040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         127040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         174464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       271232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             572736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38336                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         4238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41090.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35705.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     40735.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       127040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       174144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       271168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 14375675.415716605261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19705900.658017572016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 30685005.912539675832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81565000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     97333500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    172638742                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 129617035.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        36800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 4164238.470547631383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  77640604250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               18587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                546                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         4238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                599                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004232898500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     258.794118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.005486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    721.528293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            30     88.24%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      8.82%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    3870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8949                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8949                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8949                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.95                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7418                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   44715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8193454000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               351537242                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    183855992                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.911765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.880212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     55.88%     55.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     41.18%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  599                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        599                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.45                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     422                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             80028000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5676300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       336707550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            286.030776                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      9489000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7567215500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    341740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     138450501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    738394999                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              5499840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3017025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       131222400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                30787680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         98957040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1833801780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2527696875                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           8019485999                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1999260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             81390870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  6304620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       437140410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            294.585547                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     11232000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      50440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7310269250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    372916750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     133612250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    958679750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              6459840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3350985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       143203200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                33065340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1772137080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2603296665                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           8004752250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1002240                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        22491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       611072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       611072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  611072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            15947990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47086508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8949                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          599                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3994                       # Transaction distribution
system.membus.trans_dist::ReadExReq               873                       # Transaction distribution
system.membus.trans_dist::ReadExResp              873                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       214545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                231316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9148288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       482496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9630784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8837150000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          299690000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         214811997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17792998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     38592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86510     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    790      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87301                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           99                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        76250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       153784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            690                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            9769                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             75918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        71343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7781                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1614                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4315                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
