$date
	Thu Jun 30 09:27:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_8x1_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & i4 $end
$var reg 1 ' i5 $end
$var reg 1 ( i6 $end
$var reg 1 ) i7 $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$scope module mu1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & i4 $end
$var wire 1 ' i5 $end
$var wire 1 ( i6 $end
$var wire 1 ) i7 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 ! y $end
$var wire 1 - w6 $end
$var wire 1 . w5 $end
$var wire 1 / w4 $end
$var wire 1 0 w3 $end
$var wire 1 1 w2 $end
$var wire 1 2 w1 $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 2 out $end
$var wire 1 * sel $end
$var wire 1 3 w1 $end
$var wire 1 4 w2 $end
$var wire 1 5 w3 $end
$upscope $end
$scope module m2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 1 out $end
$var wire 1 * sel $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$var wire 1 8 w3 $end
$upscope $end
$scope module m3 $end
$var wire 1 2 a $end
$var wire 1 1 b $end
$var wire 1 0 out $end
$var wire 1 + sel $end
$var wire 1 9 w1 $end
$var wire 1 : w2 $end
$var wire 1 ; w3 $end
$upscope $end
$scope module m4 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 / out $end
$var wire 1 * sel $end
$var wire 1 < w1 $end
$var wire 1 = w2 $end
$var wire 1 > w3 $end
$upscope $end
$scope module m5 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 . out $end
$var wire 1 * sel $end
$var wire 1 ? w1 $end
$var wire 1 @ w2 $end
$var wire 1 A w3 $end
$upscope $end
$scope module m6 $end
$var wire 1 / a $end
$var wire 1 . b $end
$var wire 1 - out $end
$var wire 1 + sel $end
$var wire 1 B w1 $end
$var wire 1 C w2 $end
$var wire 1 D w3 $end
$upscope $end
$scope module m7 $end
$var wire 1 0 a $end
$var wire 1 - b $end
$var wire 1 ! out $end
$var wire 1 , sel $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0G
1F
1E
0D
0C
1B
0A
0@
1?
0>
0=
1<
0;
1:
19
08
07
16
05
14
13
12
01
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#5
04
03
15
06
0<
0?
1#
0"
1*
#10
1!
1F
1;
10
11
02
0:
17
13
05
16
1<
1?
09
0B
1$
0#
0*
1+
#15
07
03
06
18
0<
0?
1%
0$
1*
#20
1G
1-
1C
1!
1/
01
00
0F
1=
13
16
08
1<
1?
19
0;
1B
0E
1&
0%
0*
0+
1,
#25
0=
03
06
0<
1>
0?
1'
0&
1*
#30
1!
1G
1D
1-
1.
0/
0C
1@
13
16
1<
0>
1?
09
0B
1(
0'
0*
1+
#35
0@
03
06
0<
0?
1A
1)
0(
1*
#40
