// Seed: 1575886646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_2.id_3 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  always_comb
  `define pp_6 0
endmodule
module static module_1 (
    input tri0 id_0
);
  genvar id_2;
  assign id_2 = (-1);
  logic id_3;
  ;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2[-1 'b0 *  1 : 1 'b0],
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    output tri id_9
);
  wor id_11 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
