---
title: EotLrng_MDD
linkTitle: EotLrng_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>EotLrng (SF011A)</strong></p>
<p><strong>DEC 05, 2016</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>TATA ELXSI,</strong></p>
<blockquote>
<p><strong>CHENNAI, INDIA</strong> </p>
</blockquote>
<p><strong><u>Change</u></strong> History</p>
<table>
<colgroup>
<col style="width: 33%" />
<col style="width: 28%" />
<col style="width: 18%" />
<col style="width: 19%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Akhil Krishna N D</td>
<td>1.0</td>
<td>30-Sep-2015</td>
</tr>
<tr class="odd">
<td>Updated for v2.0.0 of FDD</td>
<td>Nick Saxton</td>
<td>2.0</td>
<td>19-May-2016</td>
</tr>
<tr class="even">
<td>Updated for v2.1.0 of FDD</td>
<td>Nick Saxton</td>
<td>3.0</td>
<td>16-Jun-2016</td>
</tr>
<tr class="odd">
<td>Updated for v3.1.0 of FDD</td>
<td>TATA</td>
<td>4.0</td>
<td>05-Dec-2016</td>
</tr>
</tbody>
</table>
<p><u>Table of Contents</u></p>
<p><a href="#end-of-travel-learning-high-level-description">1 End of Travel Learning &amp; High-Level Description 5</a></p>
<p><a href="#design-details-of-software-module">2 Design details of software module 6</a></p>
<p><a href="#graphical-representation-of-end-of-travel-learning">2.1 Graphical representation of End of Travel Learning 6</a></p>
<p><a href="#data-flow-diagram">2.2 Data Flow Diagram 6</a></p>
<p><a href="#component-level-dfd">2.2.1 Component level DFD 6</a></p>
<p><a href="#function-level-dfd">2.2.2 Function level DFD 6</a></p>
<p><a href="#constant-data-dictionary">3 Constant Data Dictionary 7</a></p>
<p><a href="#program-fixed-constants">3.1 Program (fixed) Constants 7</a></p>
<p><a href="#embedded-constants">3.1.1 Embedded Constants 7</a></p>
<p><a href="#software-component-implementation">4 Software Component Implementation 8</a></p>
<p><a href="#sub-module-functions">4.1 Sub-Module Functions 8</a></p>
<p><a href="#init-eotlrnginit1">4.1.1 Init: EotLrngInit1 8</a></p>
<p><a href="#design-rationale">4.1.1.1 Design Rationale 8</a></p>
<p><a href="#module-outputs">4.1.1.2 Module Outputs 8</a></p>
<p><a href="#per-eotlrngper1">4.1.2 Per: EotLrngPer1 8</a></p>
<p><a href="#design-rationale-1">4.1.2.1 Design Rationale 8</a></p>
<p><a href="#store-module-inputs-to-local-copies">4.1.2.2 Store Module Inputs to Local copies 8</a></p>
<p><a href="#processing-of-function">4.1.2.3 (Processing of function)……… 8</a></p>
<p><a href="#store-local-copy-of-outputs-into-module-outputs">4.1.2.4 Store Local copy of outputs into Module Outputs 8</a></p>
<p><a href="#server-runnable">4.2 Server Runnable 8</a></p>
<p><a href="#serlcomrsteot">4.2.1 SerlComRstEot 8</a></p>
<p><a href="#design-rationale-2">4.2.1.1 Design Rationale 8</a></p>
<p><a href="#processing-of-function-1">4.2.1.2 (Processing of function)……… 8</a></p>
<p><a href="#interrupt-functions">4.3 Interrupt Functions 8</a></p>
<p><a href="#rtnmaxhwagcwandccw">4.3.1 RtnMaxHwAgCwAndCcw 9</a></p>
<p><a href="#design-rationale-3">4.3.1.1 Design Rationale 9</a></p>
<p><a href="#processing-of-function-2">4.3.1.2 (Processing of function)……… 9</a></p>
<p><a href="#interrupt-functions-1">4.4 Interrupt Functions 9</a></p>
<p><a href="#rstmaxhwagcwandccw">4.4.1 RstMaxHwAgCwAndCcw 9</a></p>
<p><a href="#design-rationale-4">4.4.1.1 Design Rationale 9</a></p>
<p><a href="#processing-of-function-3">4.4.1.2 (Processing of function)……… 9</a></p>
<p><a href="#interrupt-functions-2">4.5 Interrupt Functions 9</a></p>
<p><a href="#processing-of-function-4">4.5.1.3 (Processing of function)……… 9</a></p>
<p><a href="#interrupt-functions-3">4.6 Interrupt Functions 9</a></p>
<p><a href="#processing-of-function-5">4.6.1.3 (Processing of function)……… 9</a></p>
<p><a href="#interrupt-functions-4">4.7 Interrupt Functions 9</a></p>
<p><a href="#processing-of-function-6">4.7.1.3 (Processing of function)……… 10</a></p>
<p><a href="#interrupt-functions-5">4.8 Interrupt Functions 10</a></p>
<p><a href="#module-internal-local-functions">4.9 Module Internal (Local) Functions 10</a></p>
<p><a href="#local-function-1">4.9.1 Local Function #1 10</a></p>
<p><a href="#design-rationale-8">4.9.1.1 Design Rationale 10</a></p>
<p><a href="#processing">4.9.1.2 Processing 10</a></p>
<p><a href="#local-function-2">4.9.2 Local Function #2 10</a></p>
<p><a href="#design-rationale-9">4.9.2.1 Design Rationale 11</a></p>
<p><a href="#processing-1">4.9.2.2 Processing 11</a></p>
<p><a href="#global-functionmacro-definitions">4.10 GLOBAL Function/Macro Definitions 11</a></p>
<p><a href="#global-function-1">4.10.1 GLOBAL Function #1 11</a></p>
<p><a href="#design-rationale-10">4.10.1.1 Design Rationale 11</a></p>
<p><a href="#processing-2">4.10.1.2 Processing 11</a></p>
<p><a href="#known-limitations-with-design">5 Known Limitations with Design 12</a></p>
<p><a href="#unit-test-consideration">6 UNIT TEST CONSIDERATION 13</a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms 14</a></p>
<p><a href="#glossary">Appendix B Glossary 15</a></p>
<p><a href="#references">Appendix C References 16</a></p>
<h1 id="end-of-travel-learning-high-level-description">End of Travel Learning &amp; High-Level Description</h1>
<p>Please refer FDD.</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-end-of-travel-learning">Graphical representation of End of Travel Learning</h2>
<p><img src="ElectricPowerSteering_RH850_GM_T1XX_website/static/media/image2.jpeg" style="width:4.11458in;height:5.3125in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<p>Please refer FDD.</p>
<h3 id="component-level-dfd">Component level DFD</h3>
<h3 id="function-level-dfd">Function level DFD</h3>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 47%" />
<col style="width: 20%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<tbody>
<tr class="odd">
<td>Constant Name</td>
<td>Resolution</td>
<td>Units</td>
<td>Value</td>
</tr>
<tr class="even">
<td>Please refer .m file</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h2 id="init-eotlrnginit1">Init: EotLrngInit1</h2>
<h2 id="design-rationale">Design Rationale</h2>
<p>None</p>
<h2 id="module-outputs">Module Outputs</h2>
<p>Please refer FDD.</p>
<h2 id="per-eotlrngper1">Per: EotLrngPer1</h2>
<h2 id="design-rationale-1">Design Rationale</h2>
<p>None</p>
<h2 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h2>
<p>Please refer FDD.</p>
<h2 id="processing-of-function"> (Processing of function)………</h2>
<p>Please refer FDD and design rationale noted above.</p>
<h2 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h2>
<p>Please refer FDD.</p>
<h2 id="server-runnable">Server Runnable </h2>
<h2 id="serlcomrsteot"> SerlComRstEot </h2>
<h2 id="design-rationale-2">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-1"> (Processing of function)………</h2>
<p>Please refer SerlComRstEot block in FDD</p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p>None</p>
<h2 id="rtnmaxhwagcwandccw"> RtnMaxHwAgCwAndCcw </h2>
<h2 id="design-rationale-3">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-2"> (Processing of function)………</h2>
<p>Please refer RtnMaxHwAgCwAndCcw block in FDD</p>
<h2 id="interrupt-functions-1">Interrupt Functions</h2>
<p>None</p>
<h2 id="rstmaxhwagcwandccw"> RstMaxHwAgCwAndCcw </h2>
<h2 id="design-rationale-4">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-3"> (Processing of function)………</h2>
<p>Please refer RstMaxHwAgCwAndCcw block in FDD</p>
<h2 id="interrupt-functions-2">Interrupt Functions</h2>
<p>None</p>
<h4 id="gethwagovertrvlcnt">GetHwAgOverTrvlCnt</h4>
<h4 id="design-rationale-5">Design Rationale</h4>
<p>None</p>
<h2 id="processing-of-function-4"> (Processing of function)………</h2>
<p>Please refer GetHwAgOverTrvlCnt block in FDD</p>
<h2 id="interrupt-functions-3">Interrupt Functions</h2>
<p>None</p>
<h4 id="rsthwagovertrvlcnt">RstHwAgOverTrvlCnt</h4>
<h4 id="design-rationale-6">Design Rationale</h4>
<p>None</p>
<h2 id="processing-of-function-5"> (Processing of function)………</h2>
<p>Please refer RstHwAgOverTrvlCnt block in FDD</p>
<h2 id="interrupt-functions-4">Interrupt Functions</h2>
<p>None</p>
<h4 id="sethwagovertrvlcnt">SetHwAgOverTrvlCnt</h4>
<h4 id="design-rationale-7">Design Rationale</h4>
<p>None</p>
<h2 id="processing-of-function-6"> (Processing of function)………</h2>
<p>Please refer SetHwAgOverTrvlCnt block in FDD</p>
<h2 id="interrupt-functions-5">Interrupt Functions</h2>
<p>None</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h2 id="local-function-1">Local Function #1</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>LrngEotCmplSts</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>HwAgAuthy_Uls_T_f32</td>
<td>float32</td>
<td>0</td>
<td>1</td>
</tr>
<tr class="odd">
<td></td>
<td>HwTq_HwNwtMtr_T_f32</td>
<td>float32</td>
<td>-10</td>
<td>10</td>
</tr>
<tr class="even">
<td></td>
<td>MotVelCrf_MotRadPerSec_T_f32</td>
<td>float32</td>
<td>-1350</td>
<td>1350</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-8">Design Rationale</h2>
<p>To reduce the static path count</p>
<h2 id="processing">Processing</h2>
<p>Please refer to the “LrngEotCmplSts” block of the Simulink model of the design.</p>
<h2 id="local-function-2">Local Function #2</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ChkEotSigForNtc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>HwAgEotSig0Avl_Cnt_T_lgc</td>
<td>boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
<tr class="odd">
<td></td>
<td>HwAgEotSig1Avl_Cnt_T_lgc</td>
<td>boolean</td>
<td>FALSE</td>
<td>TRUE</td>
</tr>
<tr class="even">
<td></td>
<td>HwAgEotSig0Cw_HwDeg_T_f32</td>
<td>float32</td>
<td>0</td>
<td>900</td>
</tr>
<tr class="odd">
<td></td>
<td>HwAgEotSig0Ccw_HwDeg_T_f32</td>
<td>float32</td>
<td>-900</td>
<td>0</td>
</tr>
<tr class="even">
<td></td>
<td>HwAgEotSig1Cw_HwDeg_T_f32</td>
<td>float32</td>
<td>0</td>
<td>900</td>
</tr>
<tr class="odd">
<td></td>
<td>HwAgEotSig1Ccw_HwDeg_T_f32</td>
<td>float32</td>
<td>-900</td>
<td>0</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-9">Design Rationale</h2>
<p>To reduce the static path count</p>
<h2 id="processing-1">Processing</h2>
<p>Please refer to the “ChkEotSigForNtc” block of the Simulink model of the design.</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<h2 id="global-function-1">GLOBAL Function #1</h2>
<p>None</p>
<h2 id="design-rationale-10">Design Rationale</h2>
<p>None</p>
<h2 id="processing-2">Processing</h2>
<p>None</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<blockquote>
<p>None.</p>
</blockquote>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>None</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="http://www.autosar.org/download/R4.0/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.00</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>1.0</td>
</tr>
<tr class="even">
<td>4</td>
<td><a href="http://eroom1.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_1a67a9/Software%20Design%20and%20Coding%20Standards.doc">Software Design and Coding Standards.doc</a></td>
<td>2.1</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD : SF011A_EotLrng_Design</td>
<td>See Synergy sub project version</td>
</tr>
</tbody>
</table>
