;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/9/2017 3:29:57 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x12C10000  	4801
0x0008	0x14C90000  	5321
0x000C	0x14C90000  	5321
0x0010	0x14C90000  	5321
0x0014	0x14C90000  	5321
0x0018	0x14C90000  	5321
0x001C	0x14C90000  	5321
0x0020	0x14C90000  	5321
0x0024	0x14C90000  	5321
0x0028	0x14C90000  	5321
0x002C	0x14C90000  	5321
0x0030	0x14C90000  	5321
0x0034	0x14C90000  	5321
0x0038	0x14C90000  	5321
0x003C	0x14C90000  	5321
0x0040	0x14C90000  	5321
0x0044	0x14C90000  	5321
0x0048	0x14C90000  	5321
0x004C	0x14C90000  	5321
0x0050	0x14C90000  	5321
0x0054	0x14C90000  	5321
0x0058	0x14C90000  	5321
0x005C	0x0EC90000  	3785
0x0060	0x0F350000  	3893
0x0064	0x0DF90000  	3577
0x0068	0x0D750000  	3445
0x006C	0x14C90000  	5321
0x0070	0x14C90000  	5321
0x0074	0x14C90000  	5321
0x0078	0x14C90000  	5321
0x007C	0x14C90000  	5321
0x0080	0x14C90000  	5321
0x0084	0x14C90000  	5321
0x0088	0x14C90000  	5321
0x008C	0x14C90000  	5321
0x0090	0x14C90000  	5321
0x0094	0x14C90000  	5321
0x0098	0x14C90000  	5321
0x009C	0x14C90000  	5321
0x00A0	0x14C90000  	5321
0x00A4	0x14C90000  	5321
0x00A8	0x14C90000  	5321
0x00AC	0x14C90000  	5321
0x00B0	0x14C90000  	5321
0x00B4	0x14C90000  	5321
0x00B8	0x14C90000  	5321
0x00BC	0x14C90000  	5321
0x00C0	0x14C90000  	5321
0x00C4	0x14C90000  	5321
0x00C8	0x14C90000  	5321
0x00CC	0x14C90000  	5321
0x00D0	0x14C90000  	5321
0x00D4	0x14C90000  	5321
0x00D8	0x14C90000  	5321
0x00DC	0x14C90000  	5321
0x00E0	0x14C90000  	5321
0x00E4	0x14C90000  	5321
0x00E8	0x14C90000  	5321
0x00EC	0x14C90000  	5321
0x00F0	0x14C90000  	5321
0x00F4	0x14C90000  	5321
0x00F8	0x14C90000  	5321
0x00FC	0x14C90000  	5321
0x0100	0x14C90000  	5321
0x0104	0x14C90000  	5321
0x0108	0x14C90000  	5321
0x010C	0x14C90000  	5321
0x0110	0x14C90000  	5321
0x0114	0x14C90000  	5321
0x0118	0x14C90000  	5321
0x011C	0x14C90000  	5321
0x0120	0x14C90000  	5321
0x0124	0x14C90000  	5321
0x0128	0x14C90000  	5321
0x012C	0x14C90000  	5321
0x0130	0x14C90000  	5321
0x0134	0x14C90000  	5321
0x0138	0x14C90000  	5321
0x013C	0x14C90000  	5321
0x0140	0x14C90000  	5321
0x0144	0x14C90000  	5321
0x0148	0x14C90000  	5321
0x014C	0x14C90000  	5321
0x0150	0x14C90000  	5321
0x0154	0x14C90000  	5321
0x0158	0x14C90000  	5321
0x015C	0x14C90000  	5321
0x0160	0x14C90000  	5321
0x0164	0x14C90000  	5321
0x0168	0x14C90000  	5321
0x016C	0x14C90000  	5321
0x0170	0x14C90000  	5321
0x0174	0x14C90000  	5321
0x0178	0x14C90000  	5321
0x017C	0x14C90000  	5321
0x0180	0x14C90000  	5321
0x0184	0x14C90000  	5321
; end of ____SysVT
_main:
;SelfParkingCars.c, 294 :: 		void main() {
0x12C0	0xB081    SUB	SP, SP, #4
0x12C2	0xF7FFFE4D  BL	3936
0x12C6	0xF000F8E9  BL	5276
0x12CA	0xF000FA37  BL	5948
0x12CE	0xF000F8D3  BL	5240
0x12D2	0xF000F9F3  BL	5820
;SelfParkingCars.c, 295 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); // Set PORTD as digital output
0x12D6	0xF2404100  MOVW	R1, #1024
0x12DA	0x4859    LDR	R0, [PC, #356]
0x12DC	0xF7FFFD0C  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 296 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_15); // Led
0x12E0	0xF2480100  MOVW	R1, #32768
0x12E4	0x4857    LDR	R0, [PC, #348]
0x12E6	0xF7FFFD07  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 297 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); // Led
0x12EA	0xF6400100  MOVW	R1, #2048
0x12EE	0x4854    LDR	R0, [PC, #336]
0x12F0	0xF7FFFD02  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 298 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_4);
0x12F4	0xF2400110  MOVW	R1, #16
0x12F8	0x4853    LDR	R0, [PC, #332]
0x12FA	0xF7FFFC55  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 299 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3);
0x12FE	0xF2400108  MOVW	R1, #8
0x1302	0x4851    LDR	R0, [PC, #324]
0x1304	0xF7FFFC50  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 300 :: 		InitExternIntRisingEdge_PC1_PC2();
0x1308	0xF7FFFC72  BL	_InitExternIntRisingEdge_PC1_PC2+0
;SelfParkingCars.c, 302 :: 		Delay_ms(100);
0x130C	0xF64007FE  MOVW	R7, #2302
0x1310	0xF2C0073D  MOVT	R7, #61
0x1314	0xBF00    NOP
0x1316	0xBF00    NOP
L_main38:
0x1318	0x1E7F    SUBS	R7, R7, #1
0x131A	0xD1FD    BNE	L_main38
0x131C	0xBF00    NOP
0x131E	0xBF00    NOP
0x1320	0xBF00    NOP
;SelfParkingCars.c, 303 :: 		InitLeftWheelPWM_Timer4_CH1_PB6();
0x1322	0xF7FFFCB9  BL	_InitLeftWheelPWM_Timer4_CH1_PB6+0
;SelfParkingCars.c, 304 :: 		InitRightWheelPWM_Timer9_CH1_PE5();
0x1326	0xF7FFFCF5  BL	_InitRightWheelPWM_Timer9_CH1_PE5+0
;SelfParkingCars.c, 305 :: 		wheelInterruptCount[0]=20; wheelInterruptCount[1]=20;
0x132A	0x2114    MOVS	R1, #20
0x132C	0xB209    SXTH	R1, R1
0x132E	0x4847    LDR	R0, [PC, #284]
0x1330	0x8001    STRH	R1, [R0, #0]
0x1332	0x2114    MOVS	R1, #20
0x1334	0xB209    SXTH	R1, R1
0x1336	0x4846    LDR	R0, [PC, #280]
0x1338	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 306 :: 		Timer();
0x133A	0xF7FFFC1B  BL	_Timer+0
;SelfParkingCars.c, 307 :: 		SYSCFGEN_bit = 1;
0x133E	0x2101    MOVS	R1, #1
0x1340	0xB249    SXTB	R1, R1
0x1342	0x4844    LDR	R0, [PC, #272]
0x1344	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 308 :: 		SYSCFG_EXTICR2 |= 0x000000002;
0x1346	0x4844    LDR	R0, [PC, #272]
0x1348	0x6800    LDR	R0, [R0, #0]
0x134A	0xF0400102  ORR	R1, R0, #2
0x134E	0x4842    LDR	R0, [PC, #264]
0x1350	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 309 :: 		EXTI_RTSR |= 0x00000010;              // Set interrupt on Rising edge
0x1352	0x4842    LDR	R0, [PC, #264]
0x1354	0x6800    LDR	R0, [R0, #0]
0x1356	0xF0400110  ORR	R1, R0, #16
0x135A	0x4840    LDR	R0, [PC, #256]
0x135C	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 310 :: 		EXTI_FTSR |= 0x00000010;              // Set interrupt on Falling edge
0x135E	0x4840    LDR	R0, [PC, #256]
0x1360	0x6800    LDR	R0, [R0, #0]
0x1362	0xF0400110  ORR	R1, R0, #16
0x1366	0x483E    LDR	R0, [PC, #248]
0x1368	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 311 :: 		EXTI_IMR |= 0x00000010;              // Set mask
0x136A	0x483E    LDR	R0, [PC, #248]
0x136C	0x6800    LDR	R0, [R0, #0]
0x136E	0xF0400110  ORR	R1, R0, #16
0x1372	0x483C    LDR	R0, [PC, #240]
0x1374	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 312 :: 		NVIC_IntEnable(IVT_INT_EXTI4);   // Enable External interrupt   PC3
0x1376	0xF240001A  MOVW	R0, #26
0x137A	0xF7FFFBBF  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 313 :: 		SYSCFG_EXTICR1 |= 0x00002000;
0x137E	0x483A    LDR	R0, [PC, #232]
0x1380	0x6800    LDR	R0, [R0, #0]
0x1382	0xF4405100  ORR	R1, R0, #8192
0x1386	0x4838    LDR	R0, [PC, #224]
0x1388	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 314 :: 		EXTI_RTSR |= 0x00000008;              // Set interrupt on Rising edge
0x138A	0x4834    LDR	R0, [PC, #208]
0x138C	0x6800    LDR	R0, [R0, #0]
0x138E	0xF0400108  ORR	R1, R0, #8
0x1392	0x4832    LDR	R0, [PC, #200]
0x1394	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 315 :: 		EXTI_FTSR |= 0x00000008;              // Set interrupt on Falling edge
0x1396	0x4832    LDR	R0, [PC, #200]
0x1398	0x6800    LDR	R0, [R0, #0]
0x139A	0xF0400108  ORR	R1, R0, #8
0x139E	0x4830    LDR	R0, [PC, #192]
0x13A0	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 316 :: 		EXTI_IMR |= 0x00000008;              // Set mask
0x13A2	0x4830    LDR	R0, [PC, #192]
0x13A4	0x6800    LDR	R0, [R0, #0]
0x13A6	0xF0400108  ORR	R1, R0, #8
0x13AA	0x482E    LDR	R0, [PC, #184]
0x13AC	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 317 :: 		NVIC_IntEnable(IVT_INT_EXTI3);   // Enable External interrupt
0x13AE	0xF2400019  MOVW	R0, #25
0x13B2	0xF7FFFBA3  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 320 :: 		ODR15_GPIOE_ODR_bit = 1;
0x13B6	0x2101    MOVS	R1, #1
0x13B8	0xB249    SXTB	R1, R1
0x13BA	0x482C    LDR	R0, [PC, #176]
0x13BC	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 321 :: 		AightSensors();
0x13BE	0xF7FFFB25  BL	_AightSensors+0
;SelfParkingCars.c, 324 :: 		while(1) {
L_main40:
;SelfParkingCars.c, 325 :: 		ODR10_GPIOD_ODR_bit = 1;
0x13C2	0x2101    MOVS	R1, #1
0x13C4	0xB249    SXTB	R1, R1
0x13C6	0x482A    LDR	R0, [PC, #168]
0x13C8	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 326 :: 		Delay_us(40);
0x13CA	0xF240673E  MOVW	R7, #1598
0x13CE	0xF2C00700  MOVT	R7, #0
L_main42:
0x13D2	0x1E7F    SUBS	R7, R7, #1
0x13D4	0xD1FD    BNE	L_main42
0x13D6	0xBF00    NOP
0x13D8	0xBF00    NOP
0x13DA	0xBF00    NOP
0x13DC	0xBF00    NOP
0x13DE	0xBF00    NOP
;SelfParkingCars.c, 327 :: 		ODR10_GPIOD_ODR_bit = 0;
0x13E0	0x2100    MOVS	R1, #0
0x13E2	0xB249    SXTB	R1, R1
0x13E4	0x4822    LDR	R0, [PC, #136]
0x13E6	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 328 :: 		Delay_ms(60);
0x13E8	0xF64967FE  MOVW	R7, #40702
0x13EC	0xF2C00724  MOVT	R7, #36
L_main44:
0x13F0	0x1E7F    SUBS	R7, R7, #1
0x13F2	0xD1FD    BNE	L_main44
0x13F4	0xBF00    NOP
0x13F6	0xBF00    NOP
0x13F8	0xBF00    NOP
0x13FA	0xBF00    NOP
0x13FC	0xBF00    NOP
;SelfParkingCars.c, 330 :: 		ODR11_GPIOD_ODR_bit = 1;
0x13FE	0x2101    MOVS	R1, #1
0x1400	0xB249    SXTB	R1, R1
0x1402	0x481C    LDR	R0, [PC, #112]
0x1404	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 331 :: 		Delay_us(40);
0x1406	0xF240673E  MOVW	R7, #1598
0x140A	0xF2C00700  MOVT	R7, #0
0x140E	0xBF00    NOP
0x1410	0xBF00    NOP
L_main46:
0x1412	0x1E7F    SUBS	R7, R7, #1
0x1414	0xD1FD    BNE	L_main46
0x1416	0xBF00    NOP
0x1418	0xBF00    NOP
0x141A	0xBF00    NOP
;SelfParkingCars.c, 332 :: 		ODR11_GPIOD_ODR_bit = 0;
0x141C	0x2100    MOVS	R1, #0
0x141E	0xB249    SXTB	R1, R1
0x1420	0x4814    LDR	R0, [PC, #80]
0x1422	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 333 :: 		Delay_ms(60);
0x1424	0xF64967FE  MOVW	R7, #40702
0x1428	0xF2C00724  MOVT	R7, #36
0x142C	0xBF00    NOP
0x142E	0xBF00    NOP
L_main48:
0x1430	0x1E7F    SUBS	R7, R7, #1
0x1432	0xD1FD    BNE	L_main48
0x1434	0xBF00    NOP
0x1436	0xBF00    NOP
0x1438	0xBF00    NOP
;SelfParkingCars.c, 334 :: 		}
0x143A	0xE7C2    B	L_main40
;SelfParkingCars.c, 358 :: 		}
L_end_main:
L__main_end_loop:
0x143C	0xE7FE    B	L__main_end_loop
0x143E	0xBF00    NOP
0x1440	0x0C004002  	GPIOD_BASE+0
0x1444	0x10004002  	GPIOE_BASE+0
0x1448	0x08004002  	GPIOC_BASE+0
0x144C	0x00102000  	_wheelInterruptCount+0
0x1450	0x00122000  	_wheelInterruptCount+2
0x1454	0x08B84247  	SYSCFGEN_bit+0
0x1458	0x380C4001  	SYSCFG_EXTICR2+0
0x145C	0x3C084001  	EXTI_RTSR+0
0x1460	0x3C0C4001  	EXTI_FTSR+0
0x1464	0x3C004001  	EXTI_IMR+0
0x1468	0x38084001  	SYSCFG_EXTICR1+0
0x146C	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
0x1470	0x82A84241  	ODR10_GPIOD_ODR_bit+0
0x1474	0x82AC4241  	ODR11_GPIOD_ODR_bit+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0AFC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0AFE	0x2804    CMP	R0, #4
0x0B00	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0B02	0x4919    LDR	R1, [PC, #100]
0x0B04	0x6809    LDR	R1, [R1, #0]
0x0B06	0xF4413280  ORR	R2, R1, #65536
0x0B0A	0x4917    LDR	R1, [PC, #92]
0x0B0C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0B0E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0B10	0x2805    CMP	R0, #5
0x0B12	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0B14	0x4914    LDR	R1, [PC, #80]
0x0B16	0x6809    LDR	R1, [R1, #0]
0x0B18	0xF4413200  ORR	R2, R1, #131072
0x0B1C	0x4912    LDR	R1, [PC, #72]
0x0B1E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0B20	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0B22	0x2806    CMP	R0, #6
0x0B24	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0B26	0x4910    LDR	R1, [PC, #64]
0x0B28	0x6809    LDR	R1, [R1, #0]
0x0B2A	0xF4412280  ORR	R2, R1, #262144
0x0B2E	0x490E    LDR	R1, [PC, #56]
0x0B30	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0B32	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0B34	0x280F    CMP	R0, #15
0x0B36	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0B38	0x490C    LDR	R1, [PC, #48]
0x0B3A	0x6809    LDR	R1, [R1, #0]
0x0B3C	0xF0410202  ORR	R2, R1, #2
0x0B40	0x490A    LDR	R1, [PC, #40]
0x0B42	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0B44	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0B46	0x2810    CMP	R0, #16
0x0B48	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0B4A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0B4E	0x0961    LSRS	R1, R4, #5
0x0B50	0x008A    LSLS	R2, R1, #2
0x0B52	0x4907    LDR	R1, [PC, #28]
0x0B54	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0B56	0xF004021F  AND	R2, R4, #31
0x0B5A	0xF04F0101  MOV	R1, #1
0x0B5E	0x4091    LSLS	R1, R2
0x0B60	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0B62	0xB001    ADD	SP, SP, #4
0x0B64	0x4770    BX	LR
0x0B66	0xBF00    NOP
0x0B68	0xED24E000  	SCB_SHCRS+0
0x0B6C	0xE010E000  	STK_CTRL+0
0x0B70	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x09F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x09FA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x09FE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0A02	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0A06	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0A08	0xB001    ADD	SP, SP, #4
0x0A0A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0A40	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0A42	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0A46	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0A4A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0A4E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0A50	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0A54	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0A56	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0A58	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0A5A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0A5E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0A62	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0A64	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0A68	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0A6A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0A6C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0A70	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0A74	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0A76	0xB001    ADD	SP, SP, #4
0x0A78	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CF8	0xB081    SUB	SP, SP, #4
0x0CFA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0CFE	0x4A04    LDR	R2, [PC, #16]
0x0D00	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0D02	0xF7FFFCA1  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0D06	0xF8DDE000  LDR	LR, [SP, #0]
0x0D0A	0xB001    ADD	SP, SP, #4
0x0D0C	0x4770    BX	LR
0x0D0E	0xBF00    NOP
0x0D10	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0648	0xB084    SUB	SP, SP, #16
0x064A	0xF8CDE000  STR	LR, [SP, #0]
0x064E	0xB28D    UXTH	R5, R1
0x0650	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0652	0x4B86    LDR	R3, [PC, #536]
0x0654	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0658	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x065A	0x4618    MOV	R0, R3
0x065C	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0660	0xF1B50FFF  CMP	R5, #255
0x0664	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0666	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0668	0x4B81    LDR	R3, [PC, #516]
0x066A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x066E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0670	0x4B80    LDR	R3, [PC, #512]
0x0672	0x429E    CMP	R6, R3
0x0674	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0676	0xF2455355  MOVW	R3, #21845
0x067A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x067E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0680	0x1D3D    ADDS	R5, R7, #4
0x0682	0x682C    LDR	R4, [R5, #0]
0x0684	0xF06F03FF  MVN	R3, #255
0x0688	0xEA040303  AND	R3, R4, R3, LSL #0
0x068C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x068E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0692	0x682C    LDR	R4, [R5, #0]
0x0694	0xF64F73FF  MOVW	R3, #65535
0x0698	0xEA440303  ORR	R3, R4, R3, LSL #0
0x069C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x069E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x06A0	0x2E42    CMP	R6, #66
0x06A2	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x06A4	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x06A6	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x06A8	0xF64F73FF  MOVW	R3, #65535
0x06AC	0x429D    CMP	R5, R3
0x06AE	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x06B0	0x4B70    LDR	R3, [PC, #448]
0x06B2	0x429E    CMP	R6, R3
0x06B4	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x06B6	0xF04F3355  MOV	R3, #1431655765
0x06BA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x06BC	0x1D3C    ADDS	R4, R7, #4
0x06BE	0x2300    MOVS	R3, #0
0x06C0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x06C2	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x06C6	0xF04F33FF  MOV	R3, #-1
0x06CA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x06CC	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x06CE	0x2E42    CMP	R6, #66
0x06D0	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x06D2	0x2300    MOVS	R3, #0
0x06D4	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x06D6	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x06D8	0xF0060301  AND	R3, R6, #1
0x06DC	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x06DE	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x06E0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x06E2	0xF0060308  AND	R3, R6, #8
0x06E6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x06E8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x06EA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x06EC	0xF0060304  AND	R3, R6, #4
0x06F0	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x06F2	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x06F4	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x06F6	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x06F8	0xF4062301  AND	R3, R6, #528384
0x06FC	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x06FE	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0700	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0702	0xF4066300  AND	R3, R6, #2048
0x0706	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0708	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x070A	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x070C	0xF4066380  AND	R3, R6, #1024
0x0710	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0712	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0714	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0716	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0718	0xF0060320  AND	R3, R6, #32
0x071C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x071E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0720	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0722	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0724	0xF4067380  AND	R3, R6, #256
0x0728	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x072A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x072C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x072E	0xF0060380  AND	R3, R6, #128
0x0732	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0734	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0736	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0738	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x073A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x073E	0x9201    STR	R2, [SP, #4]
0x0740	0xFA1FF985  UXTH	R9, R5
0x0744	0x46B0    MOV	R8, R6
0x0746	0x4606    MOV	R6, R0
0x0748	0x4618    MOV	R0, R3
0x074A	0x460A    MOV	R2, R1
0x074C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x074E	0xF1BA0F10  CMP	R10, #16
0x0752	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0756	0xF04F0301  MOV	R3, #1
0x075A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x075E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0762	0x42A3    CMP	R3, R4
0x0764	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0768	0xEA4F044A  LSL	R4, R10, #1
0x076C	0xF04F0303  MOV	R3, #3
0x0770	0x40A3    LSLS	R3, R4
0x0772	0x43DC    MVN	R4, R3
0x0774	0x683B    LDR	R3, [R7, #0]
0x0776	0x4023    ANDS	R3, R4
0x0778	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x077A	0xEA4F034A  LSL	R3, R10, #1
0x077E	0xFA06F403  LSL	R4, R6, R3
0x0782	0x683B    LDR	R3, [R7, #0]
0x0784	0x4323    ORRS	R3, R4
0x0786	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0788	0xF008030C  AND	R3, R8, #12
0x078C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x078E	0xF2070508  ADDW	R5, R7, #8
0x0792	0xEA4F044A  LSL	R4, R10, #1
0x0796	0xF04F0303  MOV	R3, #3
0x079A	0x40A3    LSLS	R3, R4
0x079C	0x43DC    MVN	R4, R3
0x079E	0x682B    LDR	R3, [R5, #0]
0x07A0	0x4023    ANDS	R3, R4
0x07A2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x07A4	0xF2070508  ADDW	R5, R7, #8
0x07A8	0xEA4F034A  LSL	R3, R10, #1
0x07AC	0xFA02F403  LSL	R4, R2, R3
0x07B0	0x682B    LDR	R3, [R5, #0]
0x07B2	0x4323    ORRS	R3, R4
0x07B4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x07B6	0x1D3D    ADDS	R5, R7, #4
0x07B8	0xFA1FF48A  UXTH	R4, R10
0x07BC	0xF04F0301  MOV	R3, #1
0x07C0	0x40A3    LSLS	R3, R4
0x07C2	0x43DC    MVN	R4, R3
0x07C4	0x682B    LDR	R3, [R5, #0]
0x07C6	0x4023    ANDS	R3, R4
0x07C8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x07CA	0x1D3D    ADDS	R5, R7, #4
0x07CC	0xFA1FF48A  UXTH	R4, R10
0x07D0	0xB28B    UXTH	R3, R1
0x07D2	0xFA03F404  LSL	R4, R3, R4
0x07D6	0xB2A4    UXTH	R4, R4
0x07D8	0x682B    LDR	R3, [R5, #0]
0x07DA	0x4323    ORRS	R3, R4
0x07DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x07DE	0xF207050C  ADDW	R5, R7, #12
0x07E2	0xFA1FF38A  UXTH	R3, R10
0x07E6	0x005C    LSLS	R4, R3, #1
0x07E8	0xB2A4    UXTH	R4, R4
0x07EA	0xF04F0303  MOV	R3, #3
0x07EE	0x40A3    LSLS	R3, R4
0x07F0	0x43DC    MVN	R4, R3
0x07F2	0x682B    LDR	R3, [R5, #0]
0x07F4	0x4023    ANDS	R3, R4
0x07F6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x07F8	0xF207050C  ADDW	R5, R7, #12
0x07FC	0xEA4F034A  LSL	R3, R10, #1
0x0800	0xFA00F403  LSL	R4, R0, R3
0x0804	0x682B    LDR	R3, [R5, #0]
0x0806	0x4323    ORRS	R3, R4
0x0808	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x080A	0xF0080308  AND	R3, R8, #8
0x080E	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0810	0xF4080370  AND	R3, R8, #15728640
0x0814	0x0D1B    LSRS	R3, R3, #20
0x0816	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x081A	0xF1BA0F07  CMP	R10, #7
0x081E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0820	0xF2070324  ADDW	R3, R7, #36
0x0824	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0826	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x082A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x082C	0xF2070320  ADDW	R3, R7, #32
0x0830	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0832	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0834	0x00AC    LSLS	R4, R5, #2
0x0836	0xF04F030F  MOV	R3, #15
0x083A	0x40A3    LSLS	R3, R4
0x083C	0x43DC    MVN	R4, R3
0x083E	0x9B02    LDR	R3, [SP, #8]
0x0840	0x681B    LDR	R3, [R3, #0]
0x0842	0xEA030404  AND	R4, R3, R4, LSL #0
0x0846	0x9B02    LDR	R3, [SP, #8]
0x0848	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x084A	0xF89D400C  LDRB	R4, [SP, #12]
0x084E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0850	0x409C    LSLS	R4, R3
0x0852	0x9B02    LDR	R3, [SP, #8]
0x0854	0x681B    LDR	R3, [R3, #0]
0x0856	0xEA430404  ORR	R4, R3, R4, LSL #0
0x085A	0x9B02    LDR	R3, [SP, #8]
0x085C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x085E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0862	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0864	0xF8DDE000  LDR	LR, [SP, #0]
0x0868	0xB004    ADD	SP, SP, #16
0x086A	0x4770    BX	LR
0x086C	0xFC00FFFF  	#-1024
0x0870	0x0000FFFF  	#-65536
0x0874	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x05A0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x05A2	0x491E    LDR	R1, [PC, #120]
0x05A4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x05A8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x05AA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x05AC	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x05AE	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x05B0	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x05B2	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x05B4	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x05B6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x05B8	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x05BA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x05BC	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x05BE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x05C0	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x05C2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x05C4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x05C6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x05C8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x05CA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x05CC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x05CE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x05D2	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x05D4	0x4912    LDR	R1, [PC, #72]
0x05D6	0x4288    CMP	R0, R1
0x05D8	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x05DA	0x4912    LDR	R1, [PC, #72]
0x05DC	0x4288    CMP	R0, R1
0x05DE	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x05E0	0x4911    LDR	R1, [PC, #68]
0x05E2	0x4288    CMP	R0, R1
0x05E4	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x05E6	0x4911    LDR	R1, [PC, #68]
0x05E8	0x4288    CMP	R0, R1
0x05EA	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x05EC	0x4910    LDR	R1, [PC, #64]
0x05EE	0x4288    CMP	R0, R1
0x05F0	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x05F2	0x4910    LDR	R1, [PC, #64]
0x05F4	0x4288    CMP	R0, R1
0x05F6	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x05F8	0x490F    LDR	R1, [PC, #60]
0x05FA	0x4288    CMP	R0, R1
0x05FC	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x05FE	0x490F    LDR	R1, [PC, #60]
0x0600	0x4288    CMP	R0, R1
0x0602	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0604	0x490E    LDR	R1, [PC, #56]
0x0606	0x4288    CMP	R0, R1
0x0608	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x060A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x060C	0x490D    LDR	R1, [PC, #52]
0x060E	0x6809    LDR	R1, [R1, #0]
0x0610	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0614	0x490B    LDR	R1, [PC, #44]
0x0616	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0618	0xB001    ADD	SP, SP, #4
0x061A	0x4770    BX	LR
0x061C	0xFC00FFFF  	#-1024
0x0620	0x00004002  	#1073872896
0x0624	0x04004002  	#1073873920
0x0628	0x08004002  	#1073874944
0x062C	0x0C004002  	#1073875968
0x0630	0x10004002  	#1073876992
0x0634	0x14004002  	#1073878016
0x0638	0x18004002  	#1073879040
0x063C	0x1C004002  	#1073880064
0x0640	0x20004002  	#1073881088
0x0644	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x0BAE	0xF04F0242  MOV	R2, #66
0x0BB2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0BB4	0xF7FFFD48  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0BB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BBC	0xB001    ADD	SP, SP, #4
0x0BBE	0x4770    BX	LR
; end of _GPIO_Digital_Input
_InitExternIntRisingEdge_PC1_PC2:
;SelfParkingCars.c, 16 :: 		void InitExternIntRisingEdge_PC1_PC2()
0x0BF0	0xB081    SUB	SP, SP, #4
0x0BF2	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 18 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_1);
0x0BF6	0xF2400102  MOVW	R1, #2
0x0BFA	0x481A    LDR	R0, [PC, #104]
0x0BFC	0xF7FFFFD4  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 19 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2);
0x0C00	0xF2400104  MOVW	R1, #4
0x0C04	0x4817    LDR	R0, [PC, #92]
0x0C06	0xF7FFFFCF  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 20 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_12);
0x0C0A	0xF2410100  MOVW	R1, #4096
0x0C0E	0x4816    LDR	R0, [PC, #88]
0x0C10	0xF000F872  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 21 :: 		SYSCFGEN_bit = 1;
0x0C14	0x2101    MOVS	R1, #1
0x0C16	0xB249    SXTB	R1, R1
0x0C18	0x4814    LDR	R0, [PC, #80]
0x0C1A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 22 :: 		SYSCFG_EXTICR1 |= LEFT_WHEEL_EXT_INT_CR1_PC1 | RIGHT_WHEEL_EXT_INT_CR1_PC2;
0x0C1C	0x4814    LDR	R0, [PC, #80]
0x0C1E	0x6800    LDR	R0, [R0, #0]
0x0C20	0xF4407108  ORR	R1, R0, #544
0x0C24	0x4812    LDR	R0, [PC, #72]
0x0C26	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 23 :: 		EXTI_RTSR |= RISING_TRIGGER_PC1 | RISING_TRIGGER_PC2;
0x0C28	0x4812    LDR	R0, [PC, #72]
0x0C2A	0x6800    LDR	R0, [R0, #0]
0x0C2C	0xF0400106  ORR	R1, R0, #6
0x0C30	0x4810    LDR	R0, [PC, #64]
0x0C32	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 24 :: 		EXTI_FTSR |= RISING_TRIGGER_PC1 | RISING_TRIGGER_PC2;
0x0C34	0x4810    LDR	R0, [PC, #64]
0x0C36	0x6800    LDR	R0, [R0, #0]
0x0C38	0xF0400106  ORR	R1, R0, #6
0x0C3C	0x480E    LDR	R0, [PC, #56]
0x0C3E	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 25 :: 		EXTI_IMR  |=  RISING_TRIGGER_PC1 |  RISING_TRIGGER_PC2;
0x0C40	0x480E    LDR	R0, [PC, #56]
0x0C42	0x6800    LDR	R0, [R0, #0]
0x0C44	0xF0400106  ORR	R1, R0, #6
0x0C48	0x480C    LDR	R0, [PC, #48]
0x0C4A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 26 :: 		NVIC_IntEnable(IVT_INT_EXTI1);
0x0C4C	0xF2400017  MOVW	R0, #23
0x0C50	0xF7FFFF54  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 27 :: 		NVIC_IntEnable(IVT_INT_EXTI2);
0x0C54	0xF2400018  MOVW	R0, #24
0x0C58	0xF7FFFF50  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 28 :: 		}
L_end_InitExternIntRisingEdge_PC1_PC2:
0x0C5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C60	0xB001    ADD	SP, SP, #4
0x0C62	0x4770    BX	LR
0x0C64	0x08004002  	GPIOC_BASE+0
0x0C68	0x10004002  	GPIOE_BASE+0
0x0C6C	0x08B84247  	SYSCFGEN_bit+0
0x0C70	0x38084001  	SYSCFG_EXTICR1+0
0x0C74	0x3C084001  	EXTI_RTSR+0
0x0C78	0x3C0C4001  	EXTI_FTSR+0
0x0C7C	0x3C004001  	EXTI_IMR+0
; end of _InitExternIntRisingEdge_PC1_PC2
_InitLeftWheelPWM_Timer4_CH1_PB6:
;SelfParkingCars.c, 80 :: 		void InitLeftWheelPWM_Timer4_CH1_PB6()
0x0C98	0xB081    SUB	SP, SP, #4
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 82 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_6);
0x0C9E	0xF2400140  MOVW	R1, #64
0x0CA2	0x480F    LDR	R0, [PC, #60]
0x0CA4	0xF000F828  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 83 :: 		SpinDirectionLeftWheel = FORWARD_SPIN;    // Default forward spin
0x0CA8	0x2101    MOVS	R1, #1
0x0CAA	0xB249    SXTB	R1, R1
0x0CAC	0x480D    LDR	R0, [PC, #52]
0x0CAE	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 85 :: 		pwmPeriod[LEFT_WHEEL] =  PWM_TIM4_Init(50000) ; // Work on frequency 20-35 Khz
0x0CB0	0xF24C3050  MOVW	R0, #50000
0x0CB4	0xF7FFFDE0  BL	_PWM_TIM4_Init+0
0x0CB8	0x490B    LDR	R1, [PC, #44]
0x0CBA	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 86 :: 		pwmDuty[LEFT_WHEEL] = pwmPeriod[LEFT_WHEEL]-700; // -750;// - 1000 ;
0x0CBC	0xF5A0712F  SUB	R1, R0, #700
0x0CC0	0x480A    LDR	R0, [PC, #40]
0x0CC2	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 87 :: 		ChangeDuty[LEFT_WHEEL](pwmDuty[LEFT_WHEEL]);
0x0CC4	0xB28C    UXTH	R4, R1
0x0CC6	0xB2A0    UXTH	R0, R4
0x0CC8	0x4C09    LDR	R4, [PC, #36]
0x0CCA	0x6824    LDR	R4, [R4, #0]
0x0CCC	0x47A0    BLX	R4
;SelfParkingCars.c, 88 :: 		PWM_TIM4_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM4_CH1_PB6);
0x0CCE	0x4909    LDR	R1, [PC, #36]
0x0CD0	0x2000    MOVS	R0, #0
0x0CD2	0xF7FFFDDF  BL	_PWM_TIM4_Start+0
;SelfParkingCars.c, 89 :: 		}
L_end_InitLeftWheelPWM_Timer4_CH1_PB6:
0x0CD6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDA	0xB001    ADD	SP, SP, #4
0x0CDC	0x4770    BX	LR
0x0CDE	0xBF00    NOP
0x0CE0	0x00004002  	GPIOA_BASE+0
0x0CE4	0x02984240  	ODR6_GPIOA_ODR_bit+0
0x0CE8	0x001A2000  	_pwmPeriod+0
0x0CEC	0x00222000  	_pwmDuty+0
0x0CF0	0x00002000  	_ChangeDuty+0
0x0CF4	0x16140000  	__GPIO_MODULE_TIM4_CH1_PB6+0
; end of _InitLeftWheelPWM_Timer4_CH1_PB6
_PWM_TIM4_Set_Duty_Wrapper:
;selfparkingcars.h, 30 :: 		void PWM_TIM4_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;selfparkingcars.h, 31 :: 		PWM_TIM4_Set_Duty(ratio, _PWM_INVERTED, _PWM_CHANNEL1);
0x0AEA	0x2200    MOVS	R2, #0
0x0AEC	0x2101    MOVS	R1, #1
; ratio end address is: 0 (R0)
0x0AEE	0xF7FFFF63  BL	_PWM_TIM4_Set_Duty+0
;selfparkingcars.h, 32 :: 		}
L_end_PWM_TIM4_Set_Duty_Wrapper:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB001    ADD	SP, SP, #4
0x0AF8	0x4770    BX	LR
; end of _PWM_TIM4_Set_Duty_Wrapper
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x09B8	0xB081    SUB	SP, SP, #4
0x09BA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x09BE	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x09C0	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x09C2	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x09C4	0x4803    LDR	R0, [PC, #12]
0x09C6	0xF7FFFD55  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x09CA	0xF8DDE000  LDR	LR, [SP, #0]
0x09CE	0xB001    ADD	SP, SP, #4
0x09D0	0x4770    BX	LR
0x09D2	0xBF00    NOP
0x09D4	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0478	0xF2000420  ADDW	R4, R0, #32
0x047C	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x047E	0x2D01    CMP	R5, #1
0x0480	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x0482	0x009C    LSLS	R4, R3, #2
0x0484	0xB224    SXTH	R4, R4
0x0486	0x1C65    ADDS	R5, R4, #1
0x0488	0xB22D    SXTH	R5, R5
0x048A	0xF04F0401  MOV	R4, #1
0x048E	0x40AC    LSLS	R4, R5
0x0490	0x4322    ORRS	R2, R4
0x0492	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x0494	0x009C    LSLS	R4, R3, #2
0x0496	0xB224    SXTH	R4, R4
0x0498	0x1C65    ADDS	R5, R4, #1
0x049A	0xB22D    SXTH	R5, R5
0x049C	0xF04F0401  MOV	R4, #1
0x04A0	0x40AC    LSLS	R4, R5
0x04A2	0x43E4    MVN	R4, R4
0x04A4	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x04A6	0xF2000420  ADDW	R4, R0, #32
0x04AA	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x04AC	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x04B0	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x04B2	0x192C    ADDS	R4, R5, R4
0x04B4	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x04B6	0xB001    ADD	SP, SP, #4
0x04B8	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM9_Set_Duty_Wrapper:
;selfparkingcars.h, 35 :: 		void PWM_TIM9_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0C80	0xB081    SUB	SP, SP, #4
0x0C82	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;selfparkingcars.h, 36 :: 		PWM_TIM9_Set_Duty(ratio, _PWM_INVERTED, _PWM_CHANNEL1);
0x0C86	0x2200    MOVS	R2, #0
0x0C88	0x2101    MOVS	R1, #1
; ratio end address is: 0 (R0)
0x0C8A	0xF7FFFEA5  BL	_PWM_TIM9_Set_Duty+0
;selfparkingcars.h, 37 :: 		}
L_end_PWM_TIM9_Set_Duty_Wrapper:
0x0C8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C92	0xB001    ADD	SP, SP, #4
0x0C94	0x4770    BX	LR
; end of _PWM_TIM9_Set_Duty_Wrapper
_PWM_TIM9_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 318 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x09D8	0xB081    SUB	SP, SP, #4
0x09DA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 319 :: 		
0x09DE	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x09E0	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x09E2	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x09E4	0x4803    LDR	R0, [PC, #12]
0x09E6	0xF7FFFD45  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 320 :: 		
L_end_PWM_TIM9_Set_Duty:
0x09EA	0xF8DDE000  LDR	LR, [SP, #0]
0x09EE	0xB001    ADD	SP, SP, #4
0x09F0	0x4770    BX	LR
0x09F2	0xBF00    NOP
0x09F4	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Set_Duty
_PWM_TIM10_Set_Duty_Wrapper:
;selfparkingcars.h, 40 :: 		void PWM_TIM10_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0BC0	0xB081    SUB	SP, SP, #4
0x0BC2	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;selfparkingcars.h, 41 :: 		PWM_TIM10_Set_Duty(ratio, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0BC6	0x2200    MOVS	R2, #0
0x0BC8	0x2100    MOVS	R1, #0
; ratio end address is: 0 (R0)
0x0BCA	0xF7FFFEE5  BL	_PWM_TIM10_Set_Duty+0
;selfparkingcars.h, 42 :: 		}
L_end_PWM_TIM10_Set_Duty_Wrapper:
0x0BCE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD2	0xB001    ADD	SP, SP, #4
0x0BD4	0x4770    BX	LR
; end of _PWM_TIM10_Set_Duty_Wrapper
_PWM_TIM10_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 338 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 339 :: 		
0x099E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x09A0	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x09A2	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x09A4	0x4803    LDR	R0, [PC, #12]
0x09A6	0xF7FFFD65  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 340 :: 		
L_end_PWM_TIM10_Set_Duty:
0x09AA	0xF8DDE000  LDR	LR, [SP, #0]
0x09AE	0xB001    ADD	SP, SP, #4
0x09B0	0x4770    BX	LR
0x09B2	0xBF00    NOP
0x09B4	0x44004001  	TIM10_CR1+0
; end of _PWM_TIM10_Set_Duty
_PWM_TIM11_Set_Duty_Wrapper:
;selfparkingcars.h, 45 :: 		void PWM_TIM11_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0BD8	0xB081    SUB	SP, SP, #4
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;selfparkingcars.h, 46 :: 		PWM_TIM11_Set_Duty(ratio, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0BDE	0x2200    MOVS	R2, #0
0x0BE0	0x2100    MOVS	R1, #0
; ratio end address is: 0 (R0)
0x0BE2	0xF7FFFEC9  BL	_PWM_TIM11_Set_Duty+0
;selfparkingcars.h, 47 :: 		}
L_end_PWM_TIM11_Set_Duty_Wrapper:
0x0BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BEA	0xB001    ADD	SP, SP, #4
0x0BEC	0x4770    BX	LR
; end of _PWM_TIM11_Set_Duty_Wrapper
_PWM_TIM11_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 358 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0978	0xB081    SUB	SP, SP, #4
0x097A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 359 :: 		
0x097E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0980	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0982	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0984	0x4803    LDR	R0, [PC, #12]
0x0986	0xF7FFFD75  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 360 :: 		
L_end_PWM_TIM11_Set_Duty:
0x098A	0xF8DDE000  LDR	LR, [SP, #0]
0x098E	0xB001    ADD	SP, SP, #4
0x0990	0x4770    BX	LR
0x0992	0xBF00    NOP
0x0994	0x48004001  	TIM11_CR1+0
; end of _PWM_TIM11_Set_Duty
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x0878	0xB081    SUB	SP, SP, #4
0x087A	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x087E	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0880	0x4803    LDR	R0, [PC, #12]
0x0882	0xF7FFFD39  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x0886	0xF8DDE000  LDR	LR, [SP, #0]
0x088A	0xB001    ADD	SP, SP, #4
0x088C	0x4770    BX	LR
0x088E	0xBF00    NOP
0x0890	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x02F8	0xB081    SUB	SP, SP, #4
0x02FA	0xF8CDE000  STR	LR, [SP, #0]
0x02FE	0x460C    MOV	R4, R1
0x0300	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x0302	0xF06F02FF  MVN	R2, #255
0x0306	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x030A	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x030C	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x030E	0x2301    MOVS	R3, #1
0x0310	0xB25B    SXTB	R3, R3
0x0312	0x4A41    LDR	R2, [PC, #260]
0x0314	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x0316	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x0318	0x2301    MOVS	R3, #1
0x031A	0xB25B    SXTB	R3, R3
0x031C	0x4A3F    LDR	R2, [PC, #252]
0x031E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x0320	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x0322	0x2301    MOVS	R3, #1
0x0324	0xB25B    SXTB	R3, R3
0x0326	0x4A3E    LDR	R2, [PC, #248]
0x0328	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x032A	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x032C	0x2301    MOVS	R3, #1
0x032E	0xB25B    SXTB	R3, R3
0x0330	0x4A3C    LDR	R2, [PC, #240]
0x0332	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x0334	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x0336	0x2301    MOVS	R3, #1
0x0338	0xB25B    SXTB	R3, R3
0x033A	0x4A3B    LDR	R2, [PC, #236]
0x033C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x033E	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x0340	0x2301    MOVS	R3, #1
0x0342	0xB25B    SXTB	R3, R3
0x0344	0x4A39    LDR	R2, [PC, #228]
0x0346	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0348	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x034A	0x2301    MOVS	R3, #1
0x034C	0xB25B    SXTB	R3, R3
0x034E	0x4A38    LDR	R2, [PC, #224]
0x0350	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x0352	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x0354	0x2301    MOVS	R3, #1
0x0356	0xB25B    SXTB	R3, R3
0x0358	0x4A36    LDR	R2, [PC, #216]
0x035A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x035C	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x035E	0x2301    MOVS	R3, #1
0x0360	0xB25B    SXTB	R3, R3
0x0362	0x4A35    LDR	R2, [PC, #212]
0x0364	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x0366	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x0368	0x2301    MOVS	R3, #1
0x036A	0xB25B    SXTB	R3, R3
0x036C	0x4A33    LDR	R2, [PC, #204]
0x036E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0370	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x0372	0x2301    MOVS	R3, #1
0x0374	0xB25B    SXTB	R3, R3
0x0376	0x4A32    LDR	R2, [PC, #200]
0x0378	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x037A	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x037C	0x2301    MOVS	R3, #1
0x037E	0xB25B    SXTB	R3, R3
0x0380	0x4A30    LDR	R2, [PC, #192]
0x0382	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x0384	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x0386	0x4A30    LDR	R2, [PC, #192]
0x0388	0x4290    CMP	R0, R2
0x038A	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x038C	0xF1B04F80  CMP	R0, #1073741824
0x0390	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x0392	0x4A2E    LDR	R2, [PC, #184]
0x0394	0x4290    CMP	R0, R2
0x0396	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x0398	0x4A2D    LDR	R2, [PC, #180]
0x039A	0x4290    CMP	R0, R2
0x039C	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x039E	0x4A2D    LDR	R2, [PC, #180]
0x03A0	0x4290    CMP	R0, R2
0x03A2	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x03A4	0x4A2C    LDR	R2, [PC, #176]
0x03A6	0x4290    CMP	R0, R2
0x03A8	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x03AA	0x4A2C    LDR	R2, [PC, #176]
0x03AC	0x4290    CMP	R0, R2
0x03AE	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x03B0	0x4A2B    LDR	R2, [PC, #172]
0x03B2	0x4290    CMP	R0, R2
0x03B4	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x03B6	0x4A2B    LDR	R2, [PC, #172]
0x03B8	0x4290    CMP	R0, R2
0x03BA	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x03BC	0x4A2A    LDR	R2, [PC, #168]
0x03BE	0x4290    CMP	R0, R2
0x03C0	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x03C2	0x4A2A    LDR	R2, [PC, #168]
0x03C4	0x4290    CMP	R0, R2
0x03C6	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x03C8	0x4A29    LDR	R2, [PC, #164]
0x03CA	0x4290    CMP	R0, R2
0x03CC	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x03CE	0xF7FFFF7D  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x03D2	0x680B    LDR	R3, [R1, #0]
0x03D4	0xF06F0210  MVN	R2, #16
0x03D8	0xEA030202  AND	R2, R3, R2, LSL #0
0x03DC	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x03DE	0xF24032E8  MOVW	R2, #1000
0x03E2	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x03E4	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x03E8	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x03EA	0xF64F72FF  MOVW	R2, #65535
0x03EE	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x03F2	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x03F4	0xF2010328  ADDW	R3, R1, #40
0x03F8	0xB292    UXTH	R2, R2
0x03FA	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x03FC	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x03FE	0xFBB0F2F2  UDIV	R2, R0, R2
0x0402	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x0404	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0408	0xB292    UXTH	R2, R2
0x040A	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x040C	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x040E	0xF8DDE000  LDR	LR, [SP, #0]
0x0412	0xB001    ADD	SP, SP, #4
0x0414	0x4770    BX	LR
0x0416	0xBF00    NOP
0x0418	0x08804247  	RCC_APB2ENR+0
0x041C	0x08004247  	RCC_APB1ENR+0
0x0420	0x08044247  	RCC_APB1ENR+0
0x0424	0x08084247  	RCC_APB1ENR+0
0x0428	0x080C4247  	RCC_APB1ENR+0
0x042C	0x08844247  	RCC_APB2ENR+0
0x0430	0x08C04247  	RCC_APB2ENR+0
0x0434	0x08C44247  	RCC_APB2ENR+0
0x0438	0x08C84247  	RCC_APB2ENR+0
0x043C	0x08184247  	RCC_APB1ENR+0
0x0440	0x081C4247  	RCC_APB1ENR+0
0x0444	0x08204247  	RCC_APB1ENR+0
0x0448	0x00004001  	#1073807360
0x044C	0x04004000  	#1073742848
0x0450	0x08004000  	#1073743872
0x0454	0x0C004000  	#1073744896
0x0458	0x04004001  	#1073808384
0x045C	0x40004001  	#1073823744
0x0460	0x44004001  	#1073824768
0x0464	0x48004001  	#1073825792
0x0468	0x18004000  	#1073747968
0x046C	0x1C004000  	#1073748992
0x0470	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x02CC	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02CE	0x4802    LDR	R0, [PC, #8]
0x02D0	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02D2	0xB001    ADD	SP, SP, #4
0x02D4	0x4770    BX	LR
0x02D6	0xBF00    NOP
0x02D8	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0894	0xB081    SUB	SP, SP, #4
0x0896	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x089A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x089C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x089E	0x4803    LDR	R0, [PC, #12]
0x08A0	0xF7FFFE0C  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB001    ADD	SP, SP, #4
0x08AA	0x4770    BX	LR
0x08AC	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x04BC	0xB083    SUB	SP, SP, #12
0x04BE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x04C2	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x04C6	0x9002    STR	R0, [SP, #8]
0x04C8	0x4610    MOV	R0, R2
0x04CA	0xF7FFFEDB  BL	_GPIO_Alternate_Function_Enable+0
0x04CE	0x9802    LDR	R0, [SP, #8]
0x04D0	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x04D4	0xF2000320  ADDW	R3, R0, #32
0x04D8	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x04DA	0x008C    LSLS	R4, R1, #2
0x04DC	0xB224    SXTH	R4, R4
0x04DE	0xF04F0301  MOV	R3, #1
0x04E2	0x40A3    LSLS	R3, R4
0x04E4	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x04E6	0xF2000320  ADDW	R3, R0, #32
0x04EA	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x04EC	0xF2000444  ADDW	R4, R0, #68
0x04F0	0x6823    LDR	R3, [R4, #0]
0x04F2	0xF4434300  ORR	R3, R3, #32768
0x04F6	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x04F8	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x04FC	0x2901    CMP	R1, #1
0x04FE	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x0500	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x0502	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0504	0x084B    LSRS	R3, R1, #1
0x0506	0xB2DB    UXTB	R3, R3
0x0508	0x005B    LSLS	R3, R3, #1
0x050A	0xB21B    SXTH	R3, R3
0x050C	0x428B    CMP	R3, R1
0x050E	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0510	0x6814    LDR	R4, [R2, #0]
0x0512	0xF46F53D8  MVN	R3, #6912
0x0516	0xEA040303  AND	R3, R4, R3, LSL #0
0x051A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x051C	0x6813    LDR	R3, [R2, #0]
0x051E	0xF44343C0  ORR	R3, R3, #24576
0x0522	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0524	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0526	0x6814    LDR	R4, [R2, #0]
0x0528	0xF06F031B  MVN	R3, #27
0x052C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0530	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0532	0x6813    LDR	R3, [R2, #0]
0x0534	0xF0430360  ORR	R3, R3, #96
0x0538	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x053A	0x6803    LDR	R3, [R0, #0]
0x053C	0xF0430301  ORR	R3, R3, #1
0x0540	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0542	0xF8DDE000  LDR	LR, [SP, #0]
0x0546	0xB003    ADD	SP, SP, #12
0x0548	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0284	0xB083    SUB	SP, SP, #12
0x0286	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x028A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x028C	0x00A1    LSLS	R1, R4, #2
0x028E	0x1841    ADDS	R1, R0, R1
0x0290	0x6809    LDR	R1, [R1, #0]
0x0292	0xF1B13FFF  CMP	R1, #-1
0x0296	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0298	0xF2000134  ADDW	R1, R0, #52
0x029C	0x00A3    LSLS	R3, R4, #2
0x029E	0x18C9    ADDS	R1, R1, R3
0x02A0	0x6809    LDR	R1, [R1, #0]
0x02A2	0x460A    MOV	R2, R1
0x02A4	0x18C1    ADDS	R1, R0, R3
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0x9001    STR	R0, [SP, #4]
0x02AA	0xF8AD4008  STRH	R4, [SP, #8]
0x02AE	0x4608    MOV	R0, R1
0x02B0	0x4611    MOV	R1, R2
0x02B2	0xF7FFFF69  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x02B6	0xF8BD4008  LDRH	R4, [SP, #8]
0x02BA	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x02BC	0x1C64    ADDS	R4, R4, #1
0x02BE	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x02C0	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02C2	0xF8DDE000  LDR	LR, [SP, #0]
0x02C6	0xB003    ADD	SP, SP, #12
0x02C8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF000FA17  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_InitRightWheelPWM_Timer9_CH1_PE5:
;SelfParkingCars.c, 91 :: 		void InitRightWheelPWM_Timer9_CH1_PE5()
0x0D14	0xB081    SUB	SP, SP, #4
0x0D16	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 93 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_7);
0x0D1A	0xF2400180  MOVW	R1, #128
0x0D1E	0x480F    LDR	R0, [PC, #60]
0x0D20	0xF7FFFFEA  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 94 :: 		SpinDirectionRightWheel = FORWARD_SPIN;    // Default forward spin
0x0D24	0x2101    MOVS	R1, #1
0x0D26	0xB249    SXTB	R1, R1
0x0D28	0x480D    LDR	R0, [PC, #52]
0x0D2A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 96 :: 		pwmPeriod[RIGHT_WHEEL] =  PWM_TIM9_Init(25000);
0x0D2C	0xF24610A8  MOVW	R0, #25000
0x0D30	0xF7FFFE06  BL	_PWM_TIM9_Init+0
0x0D34	0x490B    LDR	R1, [PC, #44]
0x0D36	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 97 :: 		pwmDuty[RIGHT_WHEEL] = pwmPeriod[RIGHT_WHEEL]-1400;//-1500;//-1650;//      27.44 us from 39.88 us (slow)
0x0D38	0xF5A061AF  SUB	R1, R0, #1400
0x0D3C	0x480A    LDR	R0, [PC, #40]
0x0D3E	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 98 :: 		ChangeDuty[RIGHT_WHEEL](pwmDuty[RIGHT_WHEEL]);
0x0D40	0xB28C    UXTH	R4, R1
0x0D42	0xB2A0    UXTH	R0, R4
0x0D44	0x4C09    LDR	R4, [PC, #36]
0x0D46	0x6824    LDR	R4, [R4, #0]
0x0D48	0x47A0    BLX	R4
;SelfParkingCars.c, 99 :: 		PWM_TIM9_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM9_CH1_PE5);
0x0D4A	0x4909    LDR	R1, [PC, #36]
0x0D4C	0x2000    MOVS	R0, #0
0x0D4E	0xF7FFFE05  BL	_PWM_TIM9_Start+0
;SelfParkingCars.c, 100 :: 		}
L_end_InitRightWheelPWM_Timer9_CH1_PE5:
0x0D52	0xF8DDE000  LDR	LR, [SP, #0]
0x0D56	0xB001    ADD	SP, SP, #4
0x0D58	0x4770    BX	LR
0x0D5A	0xBF00    NOP
0x0D5C	0x00004002  	GPIOA_BASE+0
0x0D60	0x029C4240  	ODR7_GPIOA_ODR_bit+0
0x0D64	0x001C2000  	_pwmPeriod+2
0x0D68	0x00242000  	_pwmDuty+2
0x0D6C	0x00042000  	_ChangeDuty+4
0x0D70	0x15A80000  	__GPIO_MODULE_TIM9_CH1_PE5+0
; end of _InitRightWheelPWM_Timer9_CH1_PE5
_PWM_TIM9_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 314 :: 		
; freq_hz start address is: 0 (R0)
0x0940	0xB081    SUB	SP, SP, #4
0x0942	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 315 :: 		
0x0946	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0948	0x4803    LDR	R0, [PC, #12]
0x094A	0xF7FFFCD5  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 316 :: 		
L_end_PWM_TIM9_Init:
0x094E	0xF8DDE000  LDR	LR, [SP, #0]
0x0952	0xB001    ADD	SP, SP, #4
0x0954	0x4770    BX	LR
0x0956	0xBF00    NOP
0x0958	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Init
_PWM_TIM9_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 322 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x095C	0xB081    SUB	SP, SP, #4
0x095E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 323 :: 		
0x0962	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0964	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0966	0x4803    LDR	R0, [PC, #12]
0x0968	0xF7FFFDA8  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 324 :: 		
L_end_PWM_TIM9_Start:
0x096C	0xF8DDE000  LDR	LR, [SP, #0]
0x0970	0xB001    ADD	SP, SP, #4
0x0972	0x4770    BX	LR
0x0974	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Start
_Timer:
;SelfParkingCars.c, 208 :: 		void Timer()
0x0B74	0xB081    SUB	SP, SP, #4
;SelfParkingCars.c, 210 :: 		RCC_APB1ENR.TIM2EN = 1;
0x0B76	0x2101    MOVS	R1, #1
0x0B78	0xB249    SXTB	R1, R1
0x0B7A	0x4807    LDR	R0, [PC, #28]
0x0B7C	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 211 :: 		TIM2_CR1.CEN = 0;
0x0B7E	0x2100    MOVS	R1, #0
0x0B80	0xB249    SXTB	R1, R1
0x0B82	0x4806    LDR	R0, [PC, #24]
0x0B84	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 212 :: 		TIM2_PSC = 5; // Prescaller     (120 Mhz / prescaller+1 represents frequency of Timer calls)
0x0B86	0x2105    MOVS	R1, #5
0x0B88	0x4805    LDR	R0, [PC, #20]
0x0B8A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 213 :: 		TIM2_ARR = 65535;
0x0B8C	0xF64F71FF  MOVW	R1, #65535
0x0B90	0x4804    LDR	R0, [PC, #16]
0x0B92	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 214 :: 		}
L_end_Timer:
0x0B94	0xB001    ADD	SP, SP, #4
0x0B96	0x4770    BX	LR
0x0B98	0x08004247  	RCC_APB1ENR+0
0x0B9C	0x00004200  	TIM2_CR1+0
0x0BA0	0x00284000  	TIM2_PSC+0
0x0BA4	0x002C4000  	TIM2_ARR+0
; end of _Timer
_AightSensors:
;SelfParkingCars.c, 281 :: 		void AightSensors()
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 283 :: 		InitFrontServoPWM_Timer11_CH1_PB9();
0x0A12	0xF7FFFF4D  BL	_InitFrontServoPWM_Timer11_CH1_PB9+0
;SelfParkingCars.c, 284 :: 		InitBackServoPWM_Timer10_CH1_PB8();
0x0A16	0xF7FFFF6F  BL	_InitBackServoPWM_Timer10_CH1_PB8+0
;SelfParkingCars.c, 286 :: 		ChangeDuty[FRONT_SENSOR](sensorPositions[10]);
0x0A1A	0xF24160E3  MOVW	R0, #5859
0x0A1E	0x4C06    LDR	R4, [PC, #24]
0x0A20	0x6824    LDR	R4, [R4, #0]
0x0A22	0x47A0    BLX	R4
;SelfParkingCars.c, 287 :: 		ChangeDuty[BACK_SENSOR](sensorPositions[2]);
0x0A24	0xF64040B7  MOVW	R0, #3255
0x0A28	0x4C04    LDR	R4, [PC, #16]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0x47A0    BLX	R4
;SelfParkingCars.c, 288 :: 		}
L_end_AightSensors:
0x0A2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A32	0xB001    ADD	SP, SP, #4
0x0A34	0x4770    BX	LR
0x0A36	0xBF00    NOP
0x0A38	0x00082000  	_ChangeDuty+8
0x0A3C	0x000C2000  	_ChangeDuty+12
; end of _AightSensors
_InitFrontServoPWM_Timer11_CH1_PB9:
;SelfParkingCars.c, 117 :: 		void InitFrontServoPWM_Timer11_CH1_PB9()
0x08B0	0xB081    SUB	SP, SP, #4
0x08B2	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 119 :: 		pwmPeriod[FRONT_SENSOR]  = PWM_TIM11_Init(INITIAL_SENSOR_FREQUENCY);
0x08B6	0x2032    MOVS	R0, #50
0x08B8	0xF7FFFE48  BL	_PWM_TIM11_Init+0
0x08BC	0x490A    LDR	R1, [PC, #40]
0x08BE	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 120 :: 		pwmDuty[FRONT_SENSOR] = sensorPositions[0];
0x08C0	0xF640212C  MOVW	R1, #2604
0x08C4	0xB209    SXTH	R1, R1
0x08C6	0x4809    LDR	R0, [PC, #36]
0x08C8	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 121 :: 		ChangeDuty[FRONT_SENSOR](pwmDuty[FRONT_SENSOR]);  // 1ms = 6484 2 ms =   12 973
0x08CA	0xF640242C  MOVW	R4, #2604
0x08CE	0xB2A0    UXTH	R0, R4
0x08D0	0x4C07    LDR	R4, [PC, #28]
0x08D2	0x6824    LDR	R4, [R4, #0]
0x08D4	0x47A0    BLX	R4
;SelfParkingCars.c, 122 :: 		PWM_TIM11_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM11_CH1_PB9);
0x08D6	0x4907    LDR	R1, [PC, #28]
0x08D8	0x2000    MOVS	R0, #0
0x08DA	0xF7FFFE53  BL	_PWM_TIM11_Start+0
;SelfParkingCars.c, 123 :: 		}
L_end_InitFrontServoPWM_Timer11_CH1_PB9:
0x08DE	0xF8DDE000  LDR	LR, [SP, #0]
0x08E2	0xB001    ADD	SP, SP, #4
0x08E4	0x4770    BX	LR
0x08E6	0xBF00    NOP
0x08E8	0x001E2000  	_pwmPeriod+4
0x08EC	0x00262000  	_pwmDuty+4
0x08F0	0x00082000  	_ChangeDuty+8
0x08F4	0x153C0000  	__GPIO_MODULE_TIM11_CH1_PB9+0
; end of _InitFrontServoPWM_Timer11_CH1_PB9
_PWM_TIM11_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 354 :: 		
; freq_hz start address is: 0 (R0)
0x054C	0xB081    SUB	SP, SP, #4
0x054E	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 355 :: 		
0x0552	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0554	0x4803    LDR	R0, [PC, #12]
0x0556	0xF7FFFECF  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 356 :: 		
L_end_PWM_TIM11_Init:
0x055A	0xF8DDE000  LDR	LR, [SP, #0]
0x055E	0xB001    ADD	SP, SP, #4
0x0560	0x4770    BX	LR
0x0562	0xBF00    NOP
0x0564	0x48004001  	TIM11_CR1+0
; end of _PWM_TIM11_Init
_PWM_TIM11_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 362 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0584	0xB081    SUB	SP, SP, #4
0x0586	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 363 :: 		
0x058A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x058C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x058E	0x4803    LDR	R0, [PC, #12]
0x0590	0xF7FFFF94  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 364 :: 		
L_end_PWM_TIM11_Start:
0x0594	0xF8DDE000  LDR	LR, [SP, #0]
0x0598	0xB001    ADD	SP, SP, #4
0x059A	0x4770    BX	LR
0x059C	0x48004001  	TIM11_CR1+0
; end of _PWM_TIM11_Start
_InitBackServoPWM_Timer10_CH1_PB8:
;SelfParkingCars.c, 109 :: 		void InitBackServoPWM_Timer10_CH1_PB8()
0x08F8	0xB081    SUB	SP, SP, #4
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 111 :: 		pwmPeriod[BACK_SENSOR] =  PWM_TIM10_Init(INITIAL_SENSOR_FREQUENCY);
0x08FE	0x2032    MOVS	R0, #50
0x0900	0xF7FFFCEC  BL	_PWM_TIM10_Init+0
0x0904	0x490A    LDR	R1, [PC, #40]
0x0906	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 112 :: 		pwmDuty[BACK_SENSOR] = sensorPositions[0];
0x0908	0xF640212C  MOVW	R1, #2604
0x090C	0xB209    SXTH	R1, R1
0x090E	0x4809    LDR	R0, [PC, #36]
0x0910	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 113 :: 		ChangeDuty[BACK_SENSOR](pwmDuty[BACK_SENSOR]);
0x0912	0xF640242C  MOVW	R4, #2604
0x0916	0xB2A0    UXTH	R0, R4
0x0918	0x4C07    LDR	R4, [PC, #28]
0x091A	0x6824    LDR	R4, [R4, #0]
0x091C	0x47A0    BLX	R4
;SelfParkingCars.c, 114 :: 		PWM_TIM10_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM10_CH1_PB8);
0x091E	0x4907    LDR	R1, [PC, #28]
0x0920	0x2000    MOVS	R0, #0
0x0922	0xF7FFFE21  BL	_PWM_TIM10_Start+0
;SelfParkingCars.c, 115 :: 		}
L_end_InitBackServoPWM_Timer10_CH1_PB8:
0x0926	0xF8DDE000  LDR	LR, [SP, #0]
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
0x092E	0xBF00    NOP
0x0930	0x00202000  	_pwmPeriod+6
0x0934	0x00282000  	_pwmDuty+6
0x0938	0x000C2000  	_ChangeDuty+12
0x093C	0x14D00000  	__GPIO_MODULE_TIM10_CH1_PB8+0
; end of _InitBackServoPWM_Timer10_CH1_PB8
_PWM_TIM10_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 334 :: 		
; freq_hz start address is: 0 (R0)
0x02DC	0xB081    SUB	SP, SP, #4
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 335 :: 		
0x02E2	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x02E4	0x4803    LDR	R0, [PC, #12]
0x02E6	0xF000F807  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 336 :: 		
L_end_PWM_TIM10_Init:
0x02EA	0xF8DDE000  LDR	LR, [SP, #0]
0x02EE	0xB001    ADD	SP, SP, #4
0x02F0	0x4770    BX	LR
0x02F2	0xBF00    NOP
0x02F4	0x44004001  	TIM10_CR1+0
; end of _PWM_TIM10_Init
_PWM_TIM10_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 342 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0568	0xB081    SUB	SP, SP, #4
0x056A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 343 :: 		
0x056E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0570	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0572	0x4803    LDR	R0, [PC, #12]
0x0574	0xF7FFFFA2  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 344 :: 		
L_end_PWM_TIM10_Start:
0x0578	0xF8DDE000  LDR	LR, [SP, #0]
0x057C	0xB001    ADD	SP, SP, #4
0x057E	0x4770    BX	LR
0x0580	0x44004001  	TIM10_CR1+0
; end of _PWM_TIM10_Start
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x0F60	0xB082    SUB	SP, SP, #8
0x0F62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0F66	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0F68	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0F6A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0F6C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F6E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x0F70	0x2803    CMP	R0, #3
0x0F72	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0F76	0x4893    LDR	R0, [PC, #588]
0x0F78	0x4281    CMP	R1, R0
0x0F7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0F7C	0x4892    LDR	R0, [PC, #584]
0x0F7E	0x6800    LDR	R0, [R0, #0]
0x0F80	0xF0400105  ORR	R1, R0, #5
0x0F84	0x4890    LDR	R0, [PC, #576]
0x0F86	0x6001    STR	R1, [R0, #0]
0x0F88	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F8A	0x4890    LDR	R0, [PC, #576]
0x0F8C	0x4281    CMP	R1, R0
0x0F8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x0F90	0x488D    LDR	R0, [PC, #564]
0x0F92	0x6800    LDR	R0, [R0, #0]
0x0F94	0xF0400104  ORR	R1, R0, #4
0x0F98	0x488B    LDR	R0, [PC, #556]
0x0F9A	0x6001    STR	R1, [R0, #0]
0x0F9C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F9E	0x488C    LDR	R0, [PC, #560]
0x0FA0	0x4281    CMP	R1, R0
0x0FA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0FA4	0x4888    LDR	R0, [PC, #544]
0x0FA6	0x6800    LDR	R0, [R0, #0]
0x0FA8	0xF0400103  ORR	R1, R0, #3
0x0FAC	0x4886    LDR	R0, [PC, #536]
0x0FAE	0x6001    STR	R1, [R0, #0]
0x0FB0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FB2	0xF64E2060  MOVW	R0, #60000
0x0FB6	0x4281    CMP	R1, R0
0x0FB8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0FBA	0x4883    LDR	R0, [PC, #524]
0x0FBC	0x6800    LDR	R0, [R0, #0]
0x0FBE	0xF0400102  ORR	R1, R0, #2
0x0FC2	0x4881    LDR	R0, [PC, #516]
0x0FC4	0x6001    STR	R1, [R0, #0]
0x0FC6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FC8	0xF2475030  MOVW	R0, #30000
0x0FCC	0x4281    CMP	R1, R0
0x0FCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0FD0	0x487D    LDR	R0, [PC, #500]
0x0FD2	0x6800    LDR	R0, [R0, #0]
0x0FD4	0xF0400101  ORR	R1, R0, #1
0x0FD8	0x487B    LDR	R0, [PC, #492]
0x0FDA	0x6001    STR	R1, [R0, #0]
0x0FDC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x0FDE	0x487A    LDR	R0, [PC, #488]
0x0FE0	0x6801    LDR	R1, [R0, #0]
0x0FE2	0xF06F0007  MVN	R0, #7
0x0FE6	0x4001    ANDS	R1, R0
0x0FE8	0x4877    LDR	R0, [PC, #476]
0x0FEA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0FEC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0FEE	0x2802    CMP	R0, #2
0x0FF0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0FF4	0x4877    LDR	R0, [PC, #476]
0x0FF6	0x4281    CMP	R1, R0
0x0FF8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x0FFA	0x4873    LDR	R0, [PC, #460]
0x0FFC	0x6800    LDR	R0, [R0, #0]
0x0FFE	0xF0400106  ORR	R1, R0, #6
0x1002	0x4871    LDR	R0, [PC, #452]
0x1004	0x6001    STR	R1, [R0, #0]
0x1006	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1008	0x4870    LDR	R0, [PC, #448]
0x100A	0x4281    CMP	R1, R0
0x100C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x100E	0x486E    LDR	R0, [PC, #440]
0x1010	0x6800    LDR	R0, [R0, #0]
0x1012	0xF0400105  ORR	R1, R0, #5
0x1016	0x486C    LDR	R0, [PC, #432]
0x1018	0x6001    STR	R1, [R0, #0]
0x101A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x101C	0x486E    LDR	R0, [PC, #440]
0x101E	0x4281    CMP	R1, R0
0x1020	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1022	0x4869    LDR	R0, [PC, #420]
0x1024	0x6800    LDR	R0, [R0, #0]
0x1026	0xF0400104  ORR	R1, R0, #4
0x102A	0x4867    LDR	R0, [PC, #412]
0x102C	0x6001    STR	R1, [R0, #0]
0x102E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1030	0x486A    LDR	R0, [PC, #424]
0x1032	0x4281    CMP	R1, R0
0x1034	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1036	0x4864    LDR	R0, [PC, #400]
0x1038	0x6800    LDR	R0, [R0, #0]
0x103A	0xF0400103  ORR	R1, R0, #3
0x103E	0x4862    LDR	R0, [PC, #392]
0x1040	0x6001    STR	R1, [R0, #0]
0x1042	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1044	0xF64B3080  MOVW	R0, #48000
0x1048	0x4281    CMP	R1, R0
0x104A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x104C	0x485E    LDR	R0, [PC, #376]
0x104E	0x6800    LDR	R0, [R0, #0]
0x1050	0xF0400102  ORR	R1, R0, #2
0x1054	0x485C    LDR	R0, [PC, #368]
0x1056	0x6001    STR	R1, [R0, #0]
0x1058	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x105A	0xF64550C0  MOVW	R0, #24000
0x105E	0x4281    CMP	R1, R0
0x1060	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1062	0x4859    LDR	R0, [PC, #356]
0x1064	0x6800    LDR	R0, [R0, #0]
0x1066	0xF0400101  ORR	R1, R0, #1
0x106A	0x4857    LDR	R0, [PC, #348]
0x106C	0x6001    STR	R1, [R0, #0]
0x106E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1070	0x4855    LDR	R0, [PC, #340]
0x1072	0x6801    LDR	R1, [R0, #0]
0x1074	0xF06F0007  MVN	R0, #7
0x1078	0x4001    ANDS	R1, R0
0x107A	0x4853    LDR	R0, [PC, #332]
0x107C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x107E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1080	0x2801    CMP	R0, #1
0x1082	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1086	0x4851    LDR	R0, [PC, #324]
0x1088	0x4281    CMP	R1, R0
0x108A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x108C	0x484E    LDR	R0, [PC, #312]
0x108E	0x6800    LDR	R0, [R0, #0]
0x1090	0xF0400107  ORR	R1, R0, #7
0x1094	0x484C    LDR	R0, [PC, #304]
0x1096	0x6001    STR	R1, [R0, #0]
0x1098	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x109A	0x4851    LDR	R0, [PC, #324]
0x109C	0x4281    CMP	R1, R0
0x109E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x10A0	0x4849    LDR	R0, [PC, #292]
0x10A2	0x6800    LDR	R0, [R0, #0]
0x10A4	0xF0400106  ORR	R1, R0, #6
0x10A8	0x4847    LDR	R0, [PC, #284]
0x10AA	0x6001    STR	R1, [R0, #0]
0x10AC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10AE	0x4848    LDR	R0, [PC, #288]
0x10B0	0x4281    CMP	R1, R0
0x10B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x10B4	0x4844    LDR	R0, [PC, #272]
0x10B6	0x6800    LDR	R0, [R0, #0]
0x10B8	0xF0400105  ORR	R1, R0, #5
0x10BC	0x4842    LDR	R0, [PC, #264]
0x10BE	0x6001    STR	R1, [R0, #0]
0x10C0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10C2	0x4846    LDR	R0, [PC, #280]
0x10C4	0x4281    CMP	R1, R0
0x10C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x10C8	0x483F    LDR	R0, [PC, #252]
0x10CA	0x6800    LDR	R0, [R0, #0]
0x10CC	0xF0400104  ORR	R1, R0, #4
0x10D0	0x483D    LDR	R0, [PC, #244]
0x10D2	0x6001    STR	R1, [R0, #0]
0x10D4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10D6	0xF24D20F0  MOVW	R0, #54000
0x10DA	0x4281    CMP	R1, R0
0x10DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x10DE	0x483A    LDR	R0, [PC, #232]
0x10E0	0x6800    LDR	R0, [R0, #0]
0x10E2	0xF0400103  ORR	R1, R0, #3
0x10E6	0x4838    LDR	R0, [PC, #224]
0x10E8	0x6001    STR	R1, [R0, #0]
0x10EA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10EC	0xF64840A0  MOVW	R0, #36000
0x10F0	0x4281    CMP	R1, R0
0x10F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x10F4	0x4834    LDR	R0, [PC, #208]
0x10F6	0x6800    LDR	R0, [R0, #0]
0x10F8	0xF0400102  ORR	R1, R0, #2
0x10FC	0x4832    LDR	R0, [PC, #200]
0x10FE	0x6001    STR	R1, [R0, #0]
0x1100	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1102	0xF2446050  MOVW	R0, #18000
0x1106	0x4281    CMP	R1, R0
0x1108	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x110A	0x482F    LDR	R0, [PC, #188]
0x110C	0x6800    LDR	R0, [R0, #0]
0x110E	0xF0400101  ORR	R1, R0, #1
0x1112	0x482D    LDR	R0, [PC, #180]
0x1114	0x6001    STR	R1, [R0, #0]
0x1116	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1118	0x482B    LDR	R0, [PC, #172]
0x111A	0x6801    LDR	R1, [R0, #0]
0x111C	0xF06F0007  MVN	R0, #7
0x1120	0x4001    ANDS	R1, R0
0x1122	0x4829    LDR	R0, [PC, #164]
0x1124	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1126	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1128	0x2800    CMP	R0, #0
0x112A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x112E	0x482D    LDR	R0, [PC, #180]
0x1130	0x4281    CMP	R1, R0
0x1132	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1134	0x4824    LDR	R0, [PC, #144]
0x1136	0x6800    LDR	R0, [R0, #0]
0x1138	0xF0400107  ORR	R1, R0, #7
0x113C	0x4822    LDR	R0, [PC, #136]
0x113E	0x6001    STR	R1, [R0, #0]
0x1140	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1142	0x4825    LDR	R0, [PC, #148]
0x1144	0x4281    CMP	R1, R0
0x1146	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1148	0x481F    LDR	R0, [PC, #124]
0x114A	0x6800    LDR	R0, [R0, #0]
0x114C	0xF0400106  ORR	R1, R0, #6
0x1150	0x481D    LDR	R0, [PC, #116]
0x1152	0x6001    STR	R1, [R0, #0]
0x1154	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1156	0x4824    LDR	R0, [PC, #144]
0x1158	0x4281    CMP	R1, R0
0x115A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x115C	0x481A    LDR	R0, [PC, #104]
0x115E	0x6800    LDR	R0, [R0, #0]
0x1160	0xF0400105  ORR	R1, R0, #5
0x1164	0x4818    LDR	R0, [PC, #96]
0x1166	0x6001    STR	R1, [R0, #0]
0x1168	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x116A	0xF5B14F7A  CMP	R1, #64000
0x116E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1170	0x4815    LDR	R0, [PC, #84]
0x1172	0x6800    LDR	R0, [R0, #0]
0x1174	0xF0400104  ORR	R1, R0, #4
0x1178	0x4813    LDR	R0, [PC, #76]
0x117A	0x6001    STR	R1, [R0, #0]
0x117C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x117E	0xF64B3080  MOVW	R0, #48000
0x1182	0x4281    CMP	R1, R0
0x1184	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1186	0x4810    LDR	R0, [PC, #64]
0x1188	0x6800    LDR	R0, [R0, #0]
0x118A	0xF0400103  ORR	R1, R0, #3
0x118E	0x480E    LDR	R0, [PC, #56]
0x1190	0x6001    STR	R1, [R0, #0]
0x1192	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1194	0xF5B14FFA  CMP	R1, #32000
0x1198	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x119A	0x480B    LDR	R0, [PC, #44]
0x119C	0x6800    LDR	R0, [R0, #0]
0x119E	0xF0400102  ORR	R1, R0, #2
0x11A2	0x4809    LDR	R0, [PC, #36]
0x11A4	0x6001    STR	R1, [R0, #0]
0x11A6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11A8	0xF5B15F7A  CMP	R1, #16000
0x11AC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x11AE	0xE01D    B	#58
0x11B0	0x00810100  	#16777345
0x11B4	0x1E080500  	#83893768
0x11B8	0x94020000  	#37890
0x11BC	0x00030000  	#3
0x11C0	0xD4C00001  	#120000
0x11C4	0x49F00002  	#150000
0x11C8	0x3C004002  	FLASH_ACR+0
0x11CC	0xD4C00001  	#120000
0x11D0	0x5F900001  	#90000
0x11D4	0x32800002  	#144000
0x11D8	0x77000001  	#96000
0x11DC	0x19400001  	#72000
0x11E0	0xA5E00001  	#108000
0x11E4	0xB5800001  	#112000
0x11E8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x11EC	0x482D    LDR	R0, [PC, #180]
0x11EE	0x6800    LDR	R0, [R0, #0]
0x11F0	0xF0400101  ORR	R1, R0, #1
0x11F4	0x482B    LDR	R0, [PC, #172]
0x11F6	0x6001    STR	R1, [R0, #0]
0x11F8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x11FA	0x482A    LDR	R0, [PC, #168]
0x11FC	0x6801    LDR	R1, [R0, #0]
0x11FE	0xF06F0007  MVN	R0, #7
0x1202	0x4001    ANDS	R1, R0
0x1204	0x4827    LDR	R0, [PC, #156]
0x1206	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1208	0x2101    MOVS	R1, #1
0x120A	0xB249    SXTB	R1, R1
0x120C	0x4826    LDR	R0, [PC, #152]
0x120E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1210	0x4826    LDR	R0, [PC, #152]
0x1212	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1214	0xF7FFFC32  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1218	0x4825    LDR	R0, [PC, #148]
0x121A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x121C	0x4825    LDR	R0, [PC, #148]
0x121E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1220	0x4825    LDR	R0, [PC, #148]
0x1222	0xEA020100  AND	R1, R2, R0, LSL #0
0x1226	0x4825    LDR	R0, [PC, #148]
0x1228	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x122A	0xF0020001  AND	R0, R2, #1
0x122E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1230	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1232	0x4822    LDR	R0, [PC, #136]
0x1234	0x6800    LDR	R0, [R0, #0]
0x1236	0xF0000002  AND	R0, R0, #2
0x123A	0x2800    CMP	R0, #0
0x123C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x123E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1240	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1242	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1244	0xF4023080  AND	R0, R2, #65536
0x1248	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x124A	0x481C    LDR	R0, [PC, #112]
0x124C	0x6800    LDR	R0, [R0, #0]
0x124E	0xF4003000  AND	R0, R0, #131072
0x1252	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1254	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1256	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1258	0x460A    MOV	R2, R1
0x125A	0x9901    LDR	R1, [SP, #4]
0x125C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x125E	0x9101    STR	R1, [SP, #4]
0x1260	0x4611    MOV	R1, R2
0x1262	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1264	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1268	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x126A	0x4814    LDR	R0, [PC, #80]
0x126C	0x6800    LDR	R0, [R0, #0]
0x126E	0xF0407180  ORR	R1, R0, #16777216
0x1272	0x4812    LDR	R0, [PC, #72]
0x1274	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1276	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1278	0x4810    LDR	R0, [PC, #64]
0x127A	0x6800    LDR	R0, [R0, #0]
0x127C	0xF0007000  AND	R0, R0, #33554432
0x1280	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1282	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1284	0x460A    MOV	R2, R1
0x1286	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1288	0x480A    LDR	R0, [PC, #40]
0x128A	0x6800    LDR	R0, [R0, #0]
0x128C	0xF000010C  AND	R1, R0, #12
0x1290	0x0090    LSLS	R0, R2, #2
0x1292	0xF000000C  AND	R0, R0, #12
0x1296	0x4281    CMP	R1, R0
0x1298	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x129A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x129C	0xF8DDE000  LDR	LR, [SP, #0]
0x12A0	0xB002    ADD	SP, SP, #8
0x12A2	0x4770    BX	LR
0x12A4	0x3C004002  	FLASH_ACR+0
0x12A8	0x80204247  	FLASH_ACR+0
0x12AC	0x80244247  	FLASH_ACR+0
0x12B0	0x38044002  	RCC_PLLCFGR+0
0x12B4	0x38084002  	RCC_CFGR+0
0x12B8	0xFFFF000F  	#1048575
0x12BC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0A7C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0A7E	0x480D    LDR	R0, [PC, #52]
0x0A80	0x6800    LDR	R0, [R0, #0]
0x0A82	0xF0400101  ORR	R1, R0, #1
0x0A86	0x480B    LDR	R0, [PC, #44]
0x0A88	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0A8A	0x2100    MOVS	R1, #0
0x0A8C	0x480A    LDR	R0, [PC, #40]
0x0A8E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0A90	0x4808    LDR	R0, [PC, #32]
0x0A92	0x6801    LDR	R1, [R0, #0]
0x0A94	0x4809    LDR	R0, [PC, #36]
0x0A96	0x4001    ANDS	R1, R0
0x0A98	0x4806    LDR	R0, [PC, #24]
0x0A9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0A9C	0x4908    LDR	R1, [PC, #32]
0x0A9E	0x4809    LDR	R0, [PC, #36]
0x0AA0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0AA2	0x4804    LDR	R0, [PC, #16]
0x0AA4	0x6801    LDR	R1, [R0, #0]
0x0AA6	0xF46F2080  MVN	R0, #262144
0x0AAA	0x4001    ANDS	R1, R0
0x0AAC	0x4801    LDR	R0, [PC, #4]
0x0AAE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0AB0	0xB001    ADD	SP, SP, #4
0x0AB2	0x4770    BX	LR
0x0AB4	0x38004002  	RCC_CR+0
0x0AB8	0x38084002  	RCC_CFGR+0
0x0ABC	0xFFFFFEF6  	#-17367041
0x0AC0	0x30102400  	#603992080
0x0AC4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1478	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x147A	0x4904    LDR	R1, [PC, #16]
0x147C	0x4804    LDR	R0, [PC, #16]
0x147E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1480	0x4904    LDR	R1, [PC, #16]
0x1482	0x4805    LDR	R0, [PC, #20]
0x1484	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1486	0xB001    ADD	SP, SP, #4
0x1488	0x4770    BX	LR
0x148A	0xBF00    NOP
0x148C	0xD4C00001  	#120000
0x1490	0x002C2000  	___System_CLOCK_IN_KHZ+0
0x1494	0x00030000  	#3
0x1498	0x00302000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x14C8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x14CA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x14CC	0xB001    ADD	SP, SP, #4
0x14CE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x149C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x149E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x14A2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x14A6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x14A8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x14AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x14AE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x14B0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x14B2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x14B4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x14B6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x14BA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x14BE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x14C2	0xB001    ADD	SP, SP, #4
0x14C4	0x4770    BX	LR
; end of ___EnableFPU
0x16BC	0xB500    PUSH	(R14)
0x16BE	0xF8DFB014  LDR	R11, [PC, #20]
0x16C2	0xF8DFA014  LDR	R10, [PC, #20]
0x16C6	0xF8DFC014  LDR	R12, [PC, #20]
0x16CA	0xF7FFF995  BL	2552
0x16CE	0xBD00    POP	(R15)
0x16D0	0x4770    BX	LR
0x16D2	0xBF00    NOP
0x16D4	0x00002000  	#536870912
0x16D8	0x001A2000  	#536870938
0x16DC	0x16A00000  	#5792
0x173C	0xB500    PUSH	(R14)
0x173E	0xF8DFB010  LDR	R11, [PC, #16]
0x1742	0xF8DFA010  LDR	R10, [PC, #16]
0x1746	0xF7FFF97B  BL	2624
0x174A	0xBD00    POP	(R15)
0x174C	0x4770    BX	LR
0x174E	0xBF00    NOP
0x1750	0x00002000  	#536870912
0x1754	0x00442000  	#536870980
_ExtInt4:
;SelfParkingCars.c, 217 :: 		void ExtInt4() iv IVT_INT_EXTI4 ics ICS_AUTO {
0x0D74	0xB081    SUB	SP, SP, #4
0x0D76	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 218 :: 		EXTI_PR.B4 = 1;                     // clear flag
0x0D7A	0x2101    MOVS	R1, #1
0x0D7C	0xB249    SXTB	R1, R1
0x0D7E	0x4817    LDR	R0, [PC, #92]
0x0D80	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 219 :: 		ODR15_GPIOE_ODR_bit = 0;
0x0D82	0x2100    MOVS	R1, #0
0x0D84	0xB249    SXTB	R1, R1
0x0D86	0x4816    LDR	R0, [PC, #88]
0x0D88	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 220 :: 		if(IDR4_GPIOC_IDR_bit == 1)
0x0D8A	0x4916    LDR	R1, [PC, #88]
0x0D8C	0x6808    LDR	R0, [R1, #0]
0x0D8E	0xB118    CBZ	R0, L_ExtInt424
;SelfParkingCars.c, 222 :: 		TIM2_CR1.CEN = 1;
0x0D90	0x2101    MOVS	R1, #1
0x0D92	0xB249    SXTB	R1, R1
0x0D94	0x4814    LDR	R0, [PC, #80]
0x0D96	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 223 :: 		};
L_ExtInt424:
;SelfParkingCars.c, 225 :: 		if(IDR4_GPIOC_IDR_bit == 0)
0x0D98	0x4912    LDR	R1, [PC, #72]
0x0D9A	0x6808    LDR	R0, [R1, #0]
0x0D9C	0xB9D0    CBNZ	R0, L_ExtInt425
;SelfParkingCars.c, 227 :: 		TIM2_CR1.CEN = 0;
0x0D9E	0x2100    MOVS	R1, #0
0x0DA0	0xB249    SXTB	R1, R1
0x0DA2	0x4811    LDR	R0, [PC, #68]
0x0DA4	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 228 :: 		merenje = TIM2_CNT;
0x0DA6	0x4811    LDR	R0, [PC, #68]
0x0DA8	0x6800    LDR	R0, [R0, #0]
0x0DAA	0x4A11    LDR	R2, [PC, #68]
0x0DAC	0x6010    STR	R0, [R2, #0]
;SelfParkingCars.c, 229 :: 		TIM2_CNT = 0;
0x0DAE	0x2100    MOVS	R1, #0
0x0DB0	0x480E    LDR	R0, [PC, #56]
0x0DB2	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 230 :: 		if (merenje >= 4000)
0x0DB4	0x4610    MOV	R0, R2
0x0DB6	0x6800    LDR	R0, [R0, #0]
0x0DB8	0xF5B06F7A  CMP	R0, #4000
0x0DBC	0xD303    BCC	L_ExtInt426
;SelfParkingCars.c, 232 :: 		ODR15_GPIOE_ODR_bit = 0;
0x0DBE	0x2100    MOVS	R1, #0
0x0DC0	0xB249    SXTB	R1, R1
0x0DC2	0x4807    LDR	R0, [PC, #28]
0x0DC4	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 233 :: 		}
L_ExtInt426:
;SelfParkingCars.c, 234 :: 		rez = GetResultsInCM(merenje);
0x0DC6	0x480A    LDR	R0, [PC, #40]
0x0DC8	0x6800    LDR	R0, [R0, #0]
0x0DCA	0xF7FFFE7D  BL	_GetResultsInCM+0
0x0DCE	0x4809    LDR	R0, [PC, #36]
0x0DD0	0xED000A00  VSTR.32	S0, [R0, #0]
;SelfParkingCars.c, 240 :: 		}
L_ExtInt425:
;SelfParkingCars.c, 241 :: 		}
L_end_ExtInt4:
0x0DD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD8	0xB001    ADD	SP, SP, #4
0x0DDA	0x4770    BX	LR
0x0DDC	0x82904227  	EXTI_PR+0
0x0DE0	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
0x0DE4	0x02104241  	IDR4_GPIOC_IDR_bit+0
0x0DE8	0x00004200  	TIM2_CR1+0
0x0DEC	0x00244000  	TIM2_CNT+0
0x0DF0	0x00342000  	_merenje+0
0x0DF4	0x00382000  	_rez+0
; end of _ExtInt4
_GetResultsInCM:
;SelfParkingCars.c, 195 :: 		double GetResultsInCM(unsigned long distance)
; distance start address is: 0 (R0)
0x0AC8	0xB081    SUB	SP, SP, #4
; distance end address is: 0 (R0)
; distance start address is: 0 (R0)
;SelfParkingCars.c, 197 :: 		return distance/580.0;
0x0ACA	0xEE000A90  VMOV	S1, R0
0x0ACE	0xEEF80A60  VCVT.F32.U32	S1, S1
; distance end address is: 0 (R0)
0x0AD2	0x4903    LDR	R1, [PC, #12]
0x0AD4	0xEE001A10  VMOV	S0, R1
0x0AD8	0xEE800A80  VDIV.F32	S0, S1, S0
;SelfParkingCars.c, 198 :: 		}
L_end_GetResultsInCM:
0x0ADC	0xB001    ADD	SP, SP, #4
0x0ADE	0x4770    BX	LR
0x0AE0	0x00004411  	#1141964800
; end of _GetResultsInCM
_ExtInt3:
;SelfParkingCars.c, 243 :: 		void ExtInt3() iv IVT_INT_EXTI3 ics ICS_AUTO {
0x0DF8	0xB082    SUB	SP, SP, #8
0x0DFA	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 244 :: 		EXTI_PR.B3 = 1;                     // clear flag
0x0DFE	0x2101    MOVS	R1, #1
0x0E00	0xB249    SXTB	R1, R1
0x0E02	0x4827    LDR	R0, [PC, #156]
0x0E04	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 245 :: 		ODR15_GPIOE_ODR_bit = 0;
0x0E06	0x2100    MOVS	R1, #0
0x0E08	0xB249    SXTB	R1, R1
0x0E0A	0x4826    LDR	R0, [PC, #152]
0x0E0C	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 246 :: 		if(IDR3_GPIOC_IDR_bit == 1)
0x0E0E	0x4926    LDR	R1, [PC, #152]
0x0E10	0x6808    LDR	R0, [R1, #0]
0x0E12	0xB118    CBZ	R0, L_ExtInt327
;SelfParkingCars.c, 248 :: 		TIM2_CR1.CEN = 1;
0x0E14	0x2101    MOVS	R1, #1
0x0E16	0xB249    SXTB	R1, R1
0x0E18	0x4824    LDR	R0, [PC, #144]
0x0E1A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 249 :: 		};
L_ExtInt327:
;SelfParkingCars.c, 251 :: 		if(IDR3_GPIOC_IDR_bit == 0)
0x0E1C	0x4922    LDR	R1, [PC, #136]
0x0E1E	0x6808    LDR	R0, [R1, #0]
0x0E20	0x2800    CMP	R0, #0
0x0E22	0xD139    BNE	L_ExtInt328
;SelfParkingCars.c, 253 :: 		TIM2_CR1.CEN = 0;
0x0E24	0x2100    MOVS	R1, #0
0x0E26	0xB249    SXTB	R1, R1
0x0E28	0x4820    LDR	R0, [PC, #128]
0x0E2A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 254 :: 		merenjee = TIM2_CNT;
0x0E2C	0x4820    LDR	R0, [PC, #128]
0x0E2E	0x6800    LDR	R0, [R0, #0]
0x0E30	0x4A20    LDR	R2, [PC, #128]
0x0E32	0x6010    STR	R0, [R2, #0]
;SelfParkingCars.c, 255 :: 		TIM2_CNT = 0;
0x0E34	0x2100    MOVS	R1, #0
0x0E36	0x481E    LDR	R0, [PC, #120]
0x0E38	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 256 :: 		rez = GetResultsInCM(merenjee);
0x0E3A	0x4610    MOV	R0, R2
0x0E3C	0x6800    LDR	R0, [R0, #0]
0x0E3E	0xF7FFFE43  BL	_GetResultsInCM+0
0x0E42	0x481D    LDR	R0, [PC, #116]
0x0E44	0x9001    STR	R0, [SP, #4]
0x0E46	0xED000A00  VSTR.32	S0, [R0, #0]
;SelfParkingCars.c, 257 :: 		rez2 = GetResultsInCM(merenje);
0x0E4A	0x481C    LDR	R0, [PC, #112]
0x0E4C	0x6800    LDR	R0, [R0, #0]
0x0E4E	0xF7FFFE3B  BL	_GetResultsInCM+0
0x0E52	0x481B    LDR	R0, [PC, #108]
0x0E54	0xED000A00  VSTR.32	S0, [R0, #0]
;SelfParkingCars.c, 262 :: 		if (rez-rez2> 10 || rez2-rez>10)
0x0E58	0x9801    LDR	R0, [SP, #4]
0x0E5A	0xED500A00  VLDR.32	S1, [R0, #0]
0x0E5E	0xEE700AC0  VSUB.F32	S1, S1, S0
0x0E62	0xEEB20A04  VMOV.F32	S0, #10
0x0E66	0xEEF40AC0  VCMPE.F32	S1, S0
0x0E6A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0E6E	0xDC0F    BGT	L__ExtInt354
0x0E70	0x4811    LDR	R0, [PC, #68]
0x0E72	0xED500A00  VLDR.32	S1, [R0, #0]
0x0E76	0x4812    LDR	R0, [PC, #72]
0x0E78	0xED100A00  VLDR.32	S0, [R0, #0]
0x0E7C	0xEE700A60  VSUB.F32	S1, S0, S1
0x0E80	0xEEB20A04  VMOV.F32	S0, #10
0x0E84	0xEEF40AC0  VCMPE.F32	S1, S0
0x0E88	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0E8C	0xDC00    BGT	L__ExtInt353
0x0E8E	0xE003    B	L_ExtInt331
L__ExtInt354:
L__ExtInt353:
;SelfParkingCars.c, 264 :: 		faza2=1;
0x0E90	0x2101    MOVS	R1, #1
0x0E92	0xB209    SXTH	R1, R1
0x0E94	0x480B    LDR	R0, [PC, #44]
0x0E96	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 265 :: 		}
L_ExtInt331:
;SelfParkingCars.c, 266 :: 		}
L_ExtInt328:
;SelfParkingCars.c, 267 :: 		}
L_end_ExtInt3:
0x0E98	0xF8DDE000  LDR	LR, [SP, #0]
0x0E9C	0xB002    ADD	SP, SP, #8
0x0E9E	0x4770    BX	LR
0x0EA0	0x828C4227  	EXTI_PR+0
0x0EA4	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
0x0EA8	0x020C4241  	IDR3_GPIOC_IDR_bit+0
0x0EAC	0x00004200  	TIM2_CR1+0
0x0EB0	0x00244000  	TIM2_CNT+0
0x0EB4	0x003C2000  	_merenjee+0
0x0EB8	0x00382000  	_rez+0
0x0EBC	0x00342000  	_merenje+0
0x0EC0	0x00402000  	_rez2+0
0x0EC4	0x00142000  	_faza2+0
; end of _ExtInt3
_RightWheel_Interrupt:
;SelfParkingCars.c, 31 :: 		void RightWheel_Interrupt() iv IVT_INT_EXTI2 ics ICS_AUTO
;SelfParkingCars.c, 32 :: 		{      EXTI_PR.B2 = 1;
0x0F34	0x2101    MOVS	R1, #1
0x0F36	0xB249    SXTB	R1, R1
0x0F38	0x4807    LDR	R0, [PC, #28]
0x0F3A	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 33 :: 		stepsRight++;
0x0F3C	0x4907    LDR	R1, [PC, #28]
0x0F3E	0xF9B10000  LDRSH	R0, [R1, #0]
0x0F42	0x1C42    ADDS	R2, R0, #1
0x0F44	0xB212    SXTH	R2, R2
0x0F46	0x800A    STRH	R2, [R1, #0]
;SelfParkingCars.c, 34 :: 		if (stepsRight%10 == 0)
0x0F48	0x210A    MOVS	R1, #10
0x0F4A	0xB209    SXTH	R1, R1
0x0F4C	0xFB92F0F1  SDIV	R0, R2, R1
0x0F50	0xFB012010  MLS	R0, R1, R0, R2
0x0F54	0xB200    SXTH	R0, R0
;SelfParkingCars.c, 37 :: 		}
L_RightWheel_Interrupt0:
;SelfParkingCars.c, 46 :: 		}
L_end_RightWheel_Interrupt:
0x0F56	0x4770    BX	LR
0x0F58	0x82884227  	EXTI_PR+0
0x0F5C	0x00162000  	_stepsRight+0
; end of _RightWheel_Interrupt
_LeftWheel_Interrupt:
;SelfParkingCars.c, 60 :: 		void LeftWheel_Interrupt() iv IVT_INT_EXTI1 ics ICS_AUTO
0x0EC8	0xB430    PUSH	(R4, R5)
0x0ECA	0xB081    SUB	SP, SP, #4
0x0ECC	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 61 :: 		{      EXTI_PR.B1 = 1;
0x0ED0	0x2101    MOVS	R1, #1
0x0ED2	0xB249    SXTB	R1, R1
0x0ED4	0x4812    LDR	R0, [PC, #72]
0x0ED6	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 62 :: 		stepsLeft++;
0x0ED8	0x4912    LDR	R1, [PC, #72]
0x0EDA	0xF9B10000  LDRSH	R0, [R1, #0]
0x0EDE	0x1C42    ADDS	R2, R0, #1
0x0EE0	0xB212    SXTH	R2, R2
0x0EE2	0x800A    STRH	R2, [R1, #0]
;SelfParkingCars.c, 63 :: 		if (stepsLeft%5 == 0 )
0x0EE4	0x2105    MOVS	R1, #5
0x0EE6	0xB209    SXTH	R1, R1
0x0EE8	0xFB92F0F1  SDIV	R0, R2, R1
0x0EEC	0xFB012010  MLS	R0, R1, R0, R2
0x0EF0	0xB200    SXTH	R0, R0
;SelfParkingCars.c, 66 :: 		}
L_LeftWheel_Interrupt1:
;SelfParkingCars.c, 67 :: 		if (!faza2) return;
0x0EF2	0x480D    LDR	R0, [PC, #52]
0x0EF4	0xF9B00000  LDRSH	R0, [R0, #0]
0x0EF8	0xB900    CBNZ	R0, L_LeftWheel_Interrupt2
0x0EFA	0xE00B    B	L_end_LeftWheel_Interrupt
L_LeftWheel_Interrupt2:
;SelfParkingCars.c, 68 :: 		--wheelInterruptCount[RIGHT_WHEEL];
0x0EFC	0x490B    LDR	R1, [PC, #44]
0x0EFE	0xF9B10000  LDRSH	R0, [R1, #0]
0x0F02	0x1E40    SUBS	R0, R0, #1
0x0F04	0xB200    SXTH	R0, R0
0x0F06	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 69 :: 		if (wheelInterruptCount[RIGHT_WHEEL] <  0)
0x0F08	0x2800    CMP	R0, #0
0x0F0A	0xDA03    BGE	L_LeftWheel_Interrupt3
;SelfParkingCars.c, 71 :: 		ChangeDuty[RIGHT_WHEEL](0);
0x0F0C	0x2000    MOVS	R0, #0
0x0F0E	0x4C08    LDR	R4, [PC, #32]
0x0F10	0x6824    LDR	R4, [R4, #0]
0x0F12	0x47A0    BLX	R4
;SelfParkingCars.c, 73 :: 		}
L_LeftWheel_Interrupt3:
;SelfParkingCars.c, 74 :: 		}
L_end_LeftWheel_Interrupt:
0x0F14	0xF8DDE000  LDR	LR, [SP, #0]
0x0F18	0xB001    ADD	SP, SP, #4
0x0F1A	0xBC30    POP	(R4, R5)
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x82844227  	EXTI_PR+0
0x0F24	0x00182000  	_stepsLeft+0
0x0F28	0x00142000  	_faza2+0
0x0F2C	0x00122000  	_wheelInterruptCount+2
0x0F30	0x00042000  	_ChangeDuty+4
; end of _LeftWheel_Interrupt
;__Lib_GPIO_32F4xx_Defs.c,648 :: __GPIO_MODULE_TIM10_CH1_PB8 [108]
0x14D0	0x00000318 ;__GPIO_MODULE_TIM10_CH1_PB8+0
0x14D4	0xFFFFFFFF ;__GPIO_MODULE_TIM10_CH1_PB8+4
0x14D8	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+8
0x14DC	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+12
0x14E0	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+16
0x14E4	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+20
0x14E8	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+24
0x14EC	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+28
0x14F0	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+32
0x14F4	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+36
0x14F8	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+40
0x14FC	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+44
0x1500	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+48
0x1504	0x00001018 ;__GPIO_MODULE_TIM10_CH1_PB8+52
0x1508	0xFFFFFFFF ;__GPIO_MODULE_TIM10_CH1_PB8+56
0x150C	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+60
0x1510	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+64
0x1514	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+68
0x1518	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+72
0x151C	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+76
0x1520	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+80
0x1524	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+84
0x1528	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+88
0x152C	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+92
0x1530	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+96
0x1534	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+100
0x1538	0x00000000 ;__GPIO_MODULE_TIM10_CH1_PB8+104
; end of __GPIO_MODULE_TIM10_CH1_PB8
;__Lib_GPIO_32F4xx_Defs.c,656 :: __GPIO_MODULE_TIM11_CH1_PB9 [108]
0x153C	0x00000319 ;__GPIO_MODULE_TIM11_CH1_PB9+0
0x1540	0xFFFFFFFF ;__GPIO_MODULE_TIM11_CH1_PB9+4
0x1544	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+8
0x1548	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+12
0x154C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+16
0x1550	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+20
0x1554	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+24
0x1558	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+28
0x155C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+32
0x1560	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+36
0x1564	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+40
0x1568	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+44
0x156C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+48
0x1570	0x00001018 ;__GPIO_MODULE_TIM11_CH1_PB9+52
0x1574	0xFFFFFFFF ;__GPIO_MODULE_TIM11_CH1_PB9+56
0x1578	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+60
0x157C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+64
0x1580	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+68
0x1584	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+72
0x1588	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+76
0x158C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+80
0x1590	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+84
0x1594	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+88
0x1598	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+92
0x159C	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+96
0x15A0	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+100
0x15A4	0x00000000 ;__GPIO_MODULE_TIM11_CH1_PB9+104
; end of __GPIO_MODULE_TIM11_CH1_PB9
;__Lib_GPIO_32F4xx_Defs.c,640 :: __GPIO_MODULE_TIM9_CH1_PE5 [108]
0x15A8	0x00000345 ;__GPIO_MODULE_TIM9_CH1_PE5+0
0x15AC	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+4
0x15B0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+8
0x15B4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+12
0x15B8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+16
0x15BC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+20
0x15C0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+24
0x15C4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+28
0x15C8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+32
0x15CC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+36
0x15D0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+40
0x15D4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+44
0x15D8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+48
0x15DC	0x00001018 ;__GPIO_MODULE_TIM9_CH1_PE5+52
0x15E0	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+56
0x15E4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+60
0x15E8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+64
0x15EC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+68
0x15F0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+72
0x15F4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+76
0x15F8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+80
0x15FC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+84
0x1600	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+88
0x1604	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+92
0x1608	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+96
0x160C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+100
0x1610	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+104
; end of __GPIO_MODULE_TIM9_CH1_PE5
;__Lib_GPIO_32F4xx_Defs.c,536 :: __GPIO_MODULE_TIM4_CH1_PB6 [108]
0x1614	0x00000216 ;__GPIO_MODULE_TIM4_CH1_PB6+0
0x1618	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PB6+4
0x161C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+8
0x1620	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+12
0x1624	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+16
0x1628	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+20
0x162C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+24
0x1630	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+28
0x1634	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+32
0x1638	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+36
0x163C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+40
0x1640	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+44
0x1644	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+48
0x1648	0x00001018 ;__GPIO_MODULE_TIM4_CH1_PB6+52
0x164C	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PB6+56
0x1650	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+60
0x1654	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+64
0x1658	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+68
0x165C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+72
0x1660	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+76
0x1664	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+80
0x1668	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+84
0x166C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+88
0x1670	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+92
0x1674	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+96
0x1678	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+100
0x167C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+104
; end of __GPIO_MODULE_TIM4_CH1_PB6
;SelfParkingCars.c,20 :: SelfParkingCars_sensorPositions [30]
0x1680	0x0B710A2C ;SelfParkingCars_sensorPositions+0
0x1684	0x0DFD0CB7 ;SelfParkingCars_sensorPositions+4
0x1688	0x10880F43 ;SelfParkingCars_sensorPositions+8
0x168C	0x131311CE ;SelfParkingCars_sensorPositions+12
0x1690	0x159E1458 ;SelfParkingCars_sensorPositions+16
0x1694	0x182916E3 ;SelfParkingCars_sensorPositions+20
0x1698	0x1AB4196E ;SelfParkingCars_sensorPositions+24
0x169C	0x1BF9 ;SelfParkingCars_sensorPositions+28
; end of SelfParkingCars_sensorPositions
;SelfParkingCars.c,0 :: ?ICS_ChangeDuty [16]
0x16A0	0x00000AE5 ;?ICS_ChangeDuty+0
0x16A4	0x00000C81 ;?ICS_ChangeDuty+4
0x16A8	0x00000BC1 ;?ICS_ChangeDuty+8
0x16AC	0x00000BD9 ;?ICS_ChangeDuty+12
; end of ?ICS_ChangeDuty
;SelfParkingCars.c,0 :: ?ICS_wheelInterruptCount [4]
0x16B0	0x00C800C8 ;?ICS_wheelInterruptCount+0
; end of ?ICS_wheelInterruptCount
;SelfParkingCars.c,0 :: ?ICS_faza2 [2]
0x16B4	0x0000 ;?ICS_faza2+0
; end of ?ICS_faza2
;SelfParkingCars.c,0 :: ?ICS_stepsRight [2]
0x16B6	0x0000 ;?ICS_stepsRight+0
; end of ?ICS_stepsRight
;SelfParkingCars.c,0 :: ?ICS_stepsLeft [2]
0x16B8	0x0000 ;?ICS_stepsLeft+0
; end of ?ICS_stepsLeft
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0284      [70]    _GPIO_Alternate_Function_Enable
0x02CC      [16]    _Get_Fosc_kHz
0x02DC      [28]    _PWM_TIM10_Init
0x02F8     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x0474      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x04BC     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x054C      [28]    _PWM_TIM11_Init
0x0568      [28]    _PWM_TIM10_Start
0x0584      [28]    _PWM_TIM11_Start
0x05A0     [168]    _GPIO_Clk_Enable
0x0648     [560]    _GPIO_Config
0x0878      [28]    _PWM_TIM4_Init
0x0894      [28]    _PWM_TIM4_Start
0x08B0      [72]    _InitFrontServoPWM_Timer11_CH1_PB9
0x08F8      [72]    _InitBackServoPWM_Timer10_CH1_PB8
0x0940      [28]    _PWM_TIM9_Init
0x095C      [28]    _PWM_TIM9_Start
0x0978      [32]    _PWM_TIM11_Set_Duty
0x0998      [32]    _PWM_TIM10_Set_Duty
0x09B8      [32]    _PWM_TIM4_Set_Duty
0x09D8      [32]    _PWM_TIM9_Set_Duty
0x09F8      [20]    ___CC2DW
0x0A0C      [52]    _AightSensors
0x0A40      [58]    ___FillZeros
0x0A7C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0AC8      [28]    _GetResultsInCM
0x0AE4      [22]    _PWM_TIM4_Set_Duty_Wrapper
0x0AFC     [120]    _NVIC_IntEnable
0x0B74      [52]    _Timer
0x0BA8      [24]    _GPIO_Digital_Input
0x0BC0      [22]    _PWM_TIM10_Set_Duty_Wrapper
0x0BD8      [22]    _PWM_TIM11_Set_Duty_Wrapper
0x0BF0     [144]    _InitExternIntRisingEdge_PC1_PC2
0x0C80      [22]    _PWM_TIM9_Set_Duty_Wrapper
0x0C98      [96]    _InitLeftWheelPWM_Timer4_CH1_PB6
0x0CF8      [28]    _GPIO_Digital_Output
0x0D14      [96]    _InitRightWheelPWM_Timer9_CH1_PE5
0x0D74     [132]    _ExtInt4
0x0DF8     [208]    _ExtInt3
0x0EC8     [108]    _LeftWheel_Interrupt
0x0F34      [44]    _RightWheel_Interrupt
0x0F60     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x12C0     [440]    _main
0x1478      [36]    __Lib_System_4XX_InitialSetUpFosc
0x149C      [42]    ___EnableFPU
0x14C8       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_AdjustWheelsPWM_distanceWheelLeft
0x0004       [4]    FARG_AdjustWheelsPWM_distanceWheelRight
0x20000000      [16]    _ChangeDuty
0x20000010       [4]    _wheelInterruptCount
0x20000014       [2]    _faza2
0x20000016       [2]    _stepsRight
0x20000018       [2]    _stepsLeft
0x2000001A       [8]    _pwmPeriod
0x20000022       [8]    _pwmDuty
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030       [4]    __VOLTAGE_RANGE
0x20000034       [4]    _merenje
0x20000038       [4]    _rez
0x2000003C       [4]    _merenjee
0x20000040       [4]    _rez2
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x14D0     [108]    __GPIO_MODULE_TIM10_CH1_PB8
0x153C     [108]    __GPIO_MODULE_TIM11_CH1_PB9
0x15A8     [108]    __GPIO_MODULE_TIM9_CH1_PE5
0x1614     [108]    __GPIO_MODULE_TIM4_CH1_PB6
0x1680      [30]    SelfParkingCars_sensorPositions
0x16A0      [16]    ?ICS_ChangeDuty
0x16B0       [4]    ?ICS_wheelInterruptCount
0x16B4       [2]    ?ICS_faza2
0x16B6       [2]    ?ICS_stepsRight
0x16B8       [2]    ?ICS_stepsLeft
