#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d93c6f9960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d93c6f8c90 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55d93c726bd0 .param/str "RAM_INIT_FILE" 0 3 4, "as.dump";
P_0x55d93c726c10 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55d93c74cf00_0 .net "active", 0 0, v0x55d93c749d90_0;  1 drivers
v0x55d93c74cfc0_0 .net "byteenable", 3 0, v0x55d93c74a500_0;  1 drivers
v0x55d93c74d0b0_0 .var "clk", 0 0;
v0x55d93c74d150_0 .net "mem_address", 31 0, L_0x55d93c75e330;  1 drivers
v0x55d93c74d240_0 .net "memread", 0 0, v0x55d93c743720_0;  1 drivers
v0x55d93c74d330_0 .net "memreaddata", 31 0, v0x55d93c73f490_0;  1 drivers
v0x55d93c74d3f0_0 .net "memwrite", 0 0, v0x55d93c743890_0;  1 drivers
v0x55d93c74d490_0 .net "memwritedata", 31 0, L_0x55d93c7266a0;  1 drivers
v0x55d93c74d5a0_0 .net "register_v0", 31 0, L_0x55d93c75ebc0;  1 drivers
v0x55d93c74d6f0_0 .var "reset", 0 0;
v0x55d93c74d790_0 .net "waitrequest", 0 0, v0x55d93c73f730_0;  1 drivers
S_0x55d93c6f5580 .scope module, "RAMInst" "mips_cpu_avalon_RAM" 3 22, 4 1 0, S_0x55d93c6f8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x55d93c676490 .param/str "RAM_INIT_FILE" 0 4 13, "as.dump";
L_0x7f3fea1bd018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d93c725af0_0 .net/2u *"_ivl_0", 31 0, L_0x7f3fea1bd018;  1 drivers
L_0x7f3fea1bd0a8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d93c7267c0_0 .net/2u *"_ivl_10", 31 0, L_0x7f3fea1bd0a8;  1 drivers
v0x55d93c7173e0_0 .net *"_ivl_2", 31 0, L_0x55d93c75d890;  1 drivers
v0x55d93c6fa4b0_0 .net *"_ivl_4", 31 0, L_0x55d93c75da70;  1 drivers
v0x55d93c7138b0_0 .net *"_ivl_6", 29 0, L_0x55d93c75d980;  1 drivers
L_0x7f3fea1bd060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c71c470_0 .net *"_ivl_8", 1 0, L_0x7f3fea1bd060;  1 drivers
v0x55d93c73f000_0 .net "address", 31 0, L_0x55d93c75e330;  alias, 1 drivers
v0x55d93c73f0e0_0 .net "byteenable", 3 0, v0x55d93c74a500_0;  alias, 1 drivers
v0x55d93c73f1c0_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  1 drivers
v0x55d93c73f310 .array "memory", 0 4095, 31 0;
v0x55d93c73f3d0_0 .net "read", 0 0, v0x55d93c743720_0;  alias, 1 drivers
v0x55d93c73f490_0 .var "readdata", 31 0;
v0x55d93c73f570_0 .net "sim_address", 31 0, L_0x55d93c75dbb0;  1 drivers
v0x55d93c73f650_0 .var/i "waitcycle", 31 0;
v0x55d93c73f730_0 .var "waitrequest", 0 0;
v0x55d93c73f7f0_0 .net "write", 0 0, v0x55d93c743890_0;  alias, 1 drivers
v0x55d93c73f8b0_0 .net "writedata", 31 0, L_0x55d93c7266a0;  alias, 1 drivers
E_0x55d93c664ae0 .event posedge, v0x55d93c73f1c0_0;
E_0x55d93c663f70 .event posedge, v0x55d93c73f7f0_0, v0x55d93c73f3d0_0;
L_0x55d93c75d890 .arith/sub 32, L_0x55d93c75e330, L_0x7f3fea1bd018;
L_0x55d93c75d980 .part L_0x55d93c75d890, 2, 30;
L_0x55d93c75da70 .concat [ 30 2 0 0], L_0x55d93c75d980, L_0x7f3fea1bd060;
L_0x55d93c75dbb0 .arith/mod 32, L_0x55d93c75da70, L_0x7f3fea1bd0a8;
S_0x55d93c6ed9e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 22, 4 22 0, S_0x55d93c6f5580;
 .timescale 0 0;
v0x55d93c728090_0 .var/2s "i", 31 0;
S_0x55d93c73fa90 .scope module, "cpuBusInst" "mips_cpu_bus" 3 33, 5 1 0, S_0x55d93c6f8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "mem_address";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "memwritedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "memreaddata";
L_0x55d93c7266a0 .functor BUFZ 32, v0x55d93c74bf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d93c747740_0 .net *"_ivl_1", 0 0, L_0x55d93c75dd20;  1 drivers
L_0x7f3fea1bd180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d93c747840_0 .net/2u *"_ivl_12", 15 0, L_0x7f3fea1bd180;  1 drivers
L_0x7f3fea1bd0f0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d93c747920_0 .net/2u *"_ivl_2", 15 0, L_0x7f3fea1bd0f0;  1 drivers
v0x55d93c7479e0_0 .net *"_ivl_21", 0 0, L_0x55d93c75e4f0;  1 drivers
L_0x7f3fea1bd1c8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x55d93c747ac0_0 .net/2u *"_ivl_22", 5 0, L_0x7f3fea1bd1c8;  1 drivers
v0x55d93c747bf0_0 .net *"_ivl_25", 0 0, L_0x55d93c75e5e0;  1 drivers
v0x55d93c747cd0_0 .net *"_ivl_26", 5 0, L_0x55d93c75e6d0;  1 drivers
L_0x7f3fea1bd210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d93c747db0_0 .net *"_ivl_29", 0 0, L_0x7f3fea1bd210;  1 drivers
v0x55d93c747e90_0 .net *"_ivl_30", 5 0, L_0x55d93c75e800;  1 drivers
L_0x7f3fea1bd258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d93c747f70_0 .net *"_ivl_33", 0 0, L_0x7f3fea1bd258;  1 drivers
v0x55d93c748050_0 .net *"_ivl_34", 5 0, L_0x55d93c75e9e0;  1 drivers
v0x55d93c748130_0 .net *"_ivl_36", 5 0, L_0x55d93c75eb20;  1 drivers
v0x55d93c748210_0 .net *"_ivl_4", 31 0, L_0x55d93c75de10;  1 drivers
v0x55d93c7482f0_0 .net *"_ivl_45", 0 0, L_0x55d93c75f150;  1 drivers
v0x55d93c7483d0_0 .net *"_ivl_47", 0 0, L_0x55d93c75f2d0;  1 drivers
v0x55d93c7484b0_0 .net *"_ivl_49", 0 0, L_0x55d93c75f370;  1 drivers
v0x55d93c748590_0 .net *"_ivl_50", 31 0, L_0x55d93c75f5e0;  1 drivers
v0x55d93c748780_0 .net *"_ivl_52", 29 0, L_0x55d93c75f540;  1 drivers
L_0x7f3fea1bd2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c748860_0 .net *"_ivl_54", 1 0, L_0x7f3fea1bd2a0;  1 drivers
v0x55d93c748940_0 .net *"_ivl_56", 31 0, L_0x55d93c75f4a0;  1 drivers
v0x55d93c748a20_0 .net *"_ivl_59", 0 0, L_0x55d93c75f870;  1 drivers
L_0x7f3fea1bd138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d93c748b00_0 .net/2u *"_ivl_6", 15 0, L_0x7f3fea1bd138;  1 drivers
L_0x7f3fea1bd2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d93c748be0_0 .net/2u *"_ivl_60", 31 0, L_0x7f3fea1bd2e8;  1 drivers
v0x55d93c748cc0_0 .net *"_ivl_62", 31 0, L_0x55d93c75f9d0;  1 drivers
v0x55d93c748da0_0 .net *"_ivl_64", 31 0, L_0x55d93c75fb60;  1 drivers
v0x55d93c748e80_0 .net *"_ivl_69", 0 0, L_0x55d93c75ff50;  1 drivers
v0x55d93c748f60_0 .net *"_ivl_71", 0 0, L_0x55d93c760120;  1 drivers
v0x55d93c749040_0 .net *"_ivl_73", 3 0, L_0x55d93c7601c0;  1 drivers
v0x55d93c749120_0 .net *"_ivl_74", 25 0, L_0x55d93c7603f0;  1 drivers
v0x55d93c749200_0 .net *"_ivl_76", 23 0, L_0x55d93c760350;  1 drivers
L_0x7f3fea1bd330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c7492e0_0 .net *"_ivl_78", 1 0, L_0x7f3fea1bd330;  1 drivers
v0x55d93c7493c0_0 .net *"_ivl_8", 31 0, L_0x55d93c75df50;  1 drivers
v0x55d93c7494a0_0 .net *"_ivl_80", 29 0, L_0x55d93c760630;  1 drivers
v0x55d93c749790_0 .net *"_ivl_82", 31 0, L_0x55d93c760770;  1 drivers
L_0x7f3fea1bd378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c749870_0 .net *"_ivl_85", 1 0, L_0x7f3fea1bd378;  1 drivers
v0x55d93c749950_0 .net *"_ivl_86", 31 0, L_0x55d93c7609c0;  1 drivers
v0x55d93c749a30_0 .net *"_ivl_89", 0 0, L_0x55d93c760b50;  1 drivers
v0x55d93c749b10_0 .net *"_ivl_90", 31 0, L_0x55d93c760da0;  1 drivers
L_0x7f3fea1bd3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d93c749bf0_0 .net/2u *"_ivl_94", 31 0, L_0x7f3fea1bd3c0;  1 drivers
v0x55d93c749cd0_0 .net *"_ivl_96", 0 0, L_0x55d93c761010;  1 drivers
v0x55d93c749d90_0 .var "active", 0 0;
v0x55d93c749e50_0 .net "alu_in_a", 31 0, L_0x55d93c75f0b0;  1 drivers
v0x55d93c749f10_0 .net "alu_in_b", 31 0, L_0x55d93c75fdc0;  1 drivers
v0x55d93c74a020_0 .var "alu_out", 31 0;
v0x55d93c74a100_0 .net "alu_result", 31 0, v0x55d93c741eb0_0;  1 drivers
v0x55d93c74a210_0 .net "aluop", 3 0, v0x55d93c742cb0_0;  1 drivers
v0x55d93c74a320_0 .net "aluouten", 0 0, v0x55d93c742dc0_0;  1 drivers
v0x55d93c74a3c0_0 .net "alusrca", 0 0, v0x55d93c742e60_0;  1 drivers
v0x55d93c74a460_0 .net "alusrcb", 2 0, v0x55d93c742f30_0;  1 drivers
v0x55d93c74a500_0 .var "byteenable", 3 0;
v0x55d93c74a5a0_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c74a640_0 .net "condition", 0 0, L_0x55d93c762140;  1 drivers
v0x55d93c74a6e0_0 .net "fncode", 5 0, L_0x55d93c7618b0;  1 drivers
v0x55d93c74a780_0 .net "immediate", 15 0, L_0x55d93c761730;  1 drivers
v0x55d93c74a850_0 .net "increment_pc", 31 0, L_0x55d93c760e40;  1 drivers
v0x55d93c74a8f0_0 .net "iord", 0 0, v0x55d93c743380_0;  1 drivers
v0x55d93c74a9c0_0 .net "ir_write", 0 0, v0x55d93c7434b0_0;  1 drivers
v0x55d93c74aab0_0 .net "jmp_address", 25 0, L_0x55d93c7617d0;  1 drivers
v0x55d93c74ab50_0 .net "jump", 0 0, v0x55d93c743570_0;  1 drivers
v0x55d93c74ac20_0 .var "jumpcondreg", 31 0;
v0x55d93c74acc0_0 .var "jumpdestreg", 31 0;
v0x55d93c74ada0_0 .net "mem_address", 31 0, L_0x55d93c75e330;  alias, 1 drivers
v0x55d93c74ae90_0 .var "mem_reg_current", 31 0;
v0x55d93c74af50_0 .net "memread", 0 0, v0x55d93c743720_0;  alias, 1 drivers
v0x55d93c74b040_0 .net "memreaddata", 31 0, v0x55d93c73f490_0;  alias, 1 drivers
v0x55d93c74b560_0 .net "memtoreg", 0 0, v0x55d93c7437f0_0;  1 drivers
v0x55d93c74b600_0 .net "memwrite", 0 0, v0x55d93c743890_0;  alias, 1 drivers
v0x55d93c74b6f0_0 .net "memwritedata", 31 0, L_0x55d93c7266a0;  alias, 1 drivers
v0x55d93c74b790_0 .net "muldivwrite", 0 0, v0x55d93c743960_0;  1 drivers
v0x55d93c74b830_0 .net "opcode", 5 0, L_0x55d93c7613d0;  1 drivers
v0x55d93c74b920_0 .net "pc_address_in", 31 0, L_0x55d93c761100;  1 drivers
v0x55d93c74b9e0_0 .net "pc_current_address", 31 0, v0x55d93c745950_0;  1 drivers
v0x55d93c74ba80_0 .net "pcsource", 1 0, v0x55d93c743bb0_0;  1 drivers
v0x55d93c74bb50_0 .net "pcwrite", 0 0, v0x55d93c743c90_0;  1 drivers
v0x55d93c74bc40_0 .net "pcwritecond", 0 0, v0x55d93c743d50_0;  1 drivers
v0x55d93c74bce0_0 .net "read_reg_1", 31 0, L_0x55d93c6fa390;  1 drivers
v0x55d93c74bdb0_0 .net "read_reg_2", 31 0, L_0x55d93c713790;  1 drivers
v0x55d93c74be80_0 .var "read_reg_a_current", 31 0;
v0x55d93c74bf20_0 .var "read_reg_b_current", 31 0;
v0x55d93c74c000_0 .net "reg_dest", 4 0, L_0x55d93c761600;  1 drivers
v0x55d93c74c0f0_0 .net "reg_source_1", 4 0, L_0x55d93c761470;  1 drivers
v0x55d93c74c1e0_0 .net "reg_source_2", 4 0, L_0x55d93c761560;  1 drivers
v0x55d93c74c2a0_0 .net "reg_write_address", 4 0, L_0x55d93c75ed20;  1 drivers
v0x55d93c74c360_0 .net "reg_write_data", 31 0, L_0x55d93c75ee60;  1 drivers
v0x55d93c74c430_0 .net "regdst", 1 0, v0x55d93c743e10_0;  1 drivers
v0x55d93c74c500_0 .net "register_v0", 31 0, L_0x55d93c75ebc0;  alias, 1 drivers
v0x55d93c74c5d0_0 .net "regwrite", 0 0, v0x55d93c743fd0_0;  1 drivers
v0x55d93c74c6c0_0 .net "reset", 0 0, v0x55d93c74d6f0_0;  1 drivers
v0x55d93c74c760_0 .net "shift", 4 0, L_0x55d93c7619e0;  1 drivers
v0x55d93c74c800_0 .net "sign_extended_immediate", 31 0, L_0x55d93c75e080;  1 drivers
v0x55d93c74c8e0_0 .var "state", 2 0;
v0x55d93c74c9f0_0 .net "threecycle", 0 0, v0x55d93c744170_0;  1 drivers
v0x55d93c74ca90_0 .net "toalu", 4 0, v0x55d93c742600_0;  1 drivers
v0x55d93c74cb80_0 .net "tomult", 2 0, v0x55d93c742700_0;  1 drivers
v0x55d93c74cc40_0 .net "waitrequest", 0 0, v0x55d93c73f730_0;  alias, 1 drivers
v0x55d93c74cce0_0 .net "zero_extended_immediate", 31 0, L_0x55d93c75e240;  1 drivers
L_0x55d93c75dd20 .part L_0x55d93c761730, 15, 1;
L_0x55d93c75de10 .concat [ 16 16 0 0], L_0x55d93c761730, L_0x7f3fea1bd0f0;
L_0x55d93c75df50 .concat [ 16 16 0 0], L_0x55d93c761730, L_0x7f3fea1bd138;
L_0x55d93c75e080 .functor MUXZ 32, L_0x55d93c75df50, L_0x55d93c75de10, L_0x55d93c75dd20, C4<>;
L_0x55d93c75e240 .concat [ 16 16 0 0], L_0x55d93c761730, L_0x7f3fea1bd180;
L_0x55d93c75e330 .functor MUXZ 32, v0x55d93c741eb0_0, v0x55d93c745950_0, v0x55d93c743380_0, C4<>;
L_0x55d93c75e4f0 .part v0x55d93c743e10_0, 1, 1;
L_0x55d93c75e5e0 .part v0x55d93c743e10_0, 0, 1;
L_0x55d93c75e6d0 .concat [ 5 1 0 0], L_0x55d93c761560, L_0x7f3fea1bd210;
L_0x55d93c75e800 .concat [ 5 1 0 0], L_0x55d93c761600, L_0x7f3fea1bd258;
L_0x55d93c75e9e0 .functor MUXZ 6, L_0x55d93c75e800, L_0x55d93c75e6d0, L_0x55d93c75e5e0, C4<>;
L_0x55d93c75eb20 .functor MUXZ 6, L_0x55d93c75e9e0, L_0x7f3fea1bd1c8, L_0x55d93c75e4f0, C4<>;
L_0x55d93c75ed20 .part L_0x55d93c75eb20, 0, 5;
L_0x55d93c75ee60 .functor MUXZ 32, v0x55d93c741eb0_0, v0x55d93c74ae90_0, v0x55d93c7437f0_0, C4<>;
L_0x55d93c75f0b0 .functor MUXZ 32, v0x55d93c74be80_0, v0x55d93c745950_0, v0x55d93c742e60_0, C4<>;
L_0x55d93c75f150 .part v0x55d93c742f30_0, 2, 1;
L_0x55d93c75f2d0 .part v0x55d93c742f30_0, 1, 1;
L_0x55d93c75f370 .part v0x55d93c742f30_0, 0, 1;
L_0x55d93c75f540 .part L_0x55d93c75e080, 0, 30;
L_0x55d93c75f5e0 .concat [ 2 30 0 0], L_0x7f3fea1bd2a0, L_0x55d93c75f540;
L_0x55d93c75f4a0 .functor MUXZ 32, L_0x55d93c75e080, L_0x55d93c75f5e0, L_0x55d93c75f370, C4<>;
L_0x55d93c75f870 .part v0x55d93c742f30_0, 0, 1;
L_0x55d93c75f9d0 .functor MUXZ 32, v0x55d93c74bf20_0, L_0x7f3fea1bd2e8, L_0x55d93c75f870, C4<>;
L_0x55d93c75fb60 .functor MUXZ 32, L_0x55d93c75f9d0, L_0x55d93c75f4a0, L_0x55d93c75f2d0, C4<>;
L_0x55d93c75fdc0 .functor MUXZ 32, L_0x55d93c75fb60, L_0x55d93c75e240, L_0x55d93c75f150, C4<>;
L_0x55d93c75ff50 .part v0x55d93c743bb0_0, 1, 1;
L_0x55d93c760120 .part v0x55d93c743bb0_0, 0, 1;
L_0x55d93c7601c0 .part v0x55d93c745950_0, 28, 4;
L_0x55d93c760350 .part L_0x55d93c7617d0, 0, 24;
L_0x55d93c7603f0 .concat [ 2 24 0 0], L_0x7f3fea1bd330, L_0x55d93c760350;
L_0x55d93c760630 .concat [ 26 4 0 0], L_0x55d93c7603f0, L_0x55d93c7601c0;
L_0x55d93c760770 .concat [ 30 2 0 0], L_0x55d93c760630, L_0x7f3fea1bd378;
L_0x55d93c7609c0 .functor MUXZ 32, L_0x55d93c760770, v0x55d93c74be80_0, L_0x55d93c760120, C4<>;
L_0x55d93c760b50 .part v0x55d93c743bb0_0, 0, 1;
L_0x55d93c760da0 .functor MUXZ 32, v0x55d93c741eb0_0, v0x55d93c74a020_0, L_0x55d93c760b50, C4<>;
L_0x55d93c760e40 .functor MUXZ 32, L_0x55d93c760da0, L_0x55d93c7609c0, L_0x55d93c75ff50, C4<>;
L_0x55d93c761010 .cmp/ne 32, v0x55d93c74ac20_0, L_0x7f3fea1bd3c0;
L_0x55d93c761100 .functor MUXZ 32, L_0x55d93c760e40, v0x55d93c74acc0_0, L_0x55d93c761010, C4<>;
S_0x55d93c73fc90 .scope module, "cpu_alu" "mips_cpu_alu" 5 190, 6 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "alu_func";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 5 "shift";
    .port_info 6 /INPUT 3 "mult_op";
    .port_info 7 /INPUT 1 "write";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "condition";
L_0x7f3fea1bd498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d93c741700_0 .net/2u *"_ivl_0", 31 0, L_0x7f3fea1bd498;  1 drivers
v0x55d93c741800_0 .net "a", 31 0, L_0x55d93c75f0b0;  alias, 1 drivers
v0x55d93c7418c0_0 .net "alu_func", 4 0, v0x55d93c742600_0;  alias, 1 drivers
v0x55d93c741960_0 .net "b", 31 0, L_0x55d93c75fdc0;  alias, 1 drivers
v0x55d93c741a20_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c741b10_0 .net "condition", 0 0, L_0x55d93c762140;  alias, 1 drivers
v0x55d93c741bb0_0 .net "hi", 31 0, v0x55d93c740790_0;  1 drivers
v0x55d93c741c70_0 .net "lo", 31 0, v0x55d93c740870_0;  1 drivers
v0x55d93c741d10_0 .net "mult_op", 2 0, v0x55d93c742700_0;  alias, 1 drivers
v0x55d93c741de0_0 .net "reset", 0 0, v0x55d93c74d6f0_0;  alias, 1 drivers
v0x55d93c741eb0_0 .var "result", 31 0;
v0x55d93c741f50_0 .net "shift", 4 0, L_0x55d93c7619e0;  alias, 1 drivers
v0x55d93c742030_0 .net "write", 0 0, v0x55d93c743960_0;  alias, 1 drivers
E_0x55d93c664670/0 .event anyedge, v0x55d93c740cd0_0, v0x55d93c740790_0, v0x55d93c740870_0, v0x55d93c7418c0_0;
E_0x55d93c664670/1 .event anyedge, v0x55d93c740340_0, v0x55d93c740440_0, v0x55d93c741f50_0;
E_0x55d93c664670 .event/or E_0x55d93c664670/0, E_0x55d93c664670/1;
L_0x55d93c762140 .cmp/eq 32, v0x55d93c741eb0_0, L_0x7f3fea1bd498;
S_0x55d93c73ffd0 .scope module, "alu_mult" "mips_cpu_alu_mult_div" 6 17, 7 1 0, S_0x55d93c73fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "hi";
    .port_info 7 /OUTPUT 32 "lo";
v0x55d93c740340_0 .net "a", 31 0, L_0x55d93c75f0b0;  alias, 1 drivers
v0x55d93c740440_0 .net "b", 31 0, L_0x55d93c75fdc0;  alias, 1 drivers
v0x55d93c740520_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c7405c0_0 .var "div", 63 0;
v0x55d93c740660_0 .var "div_u", 63 0;
v0x55d93c740790_0 .var "hi", 31 0;
v0x55d93c740870_0 .var "lo", 31 0;
v0x55d93c740950_0 .var "mag_a", 31 0;
v0x55d93c740a30_0 .var "mag_b", 31 0;
v0x55d93c740b10_0 .var "mult", 63 0;
v0x55d93c740bf0_0 .var "mult_u", 63 0;
v0x55d93c740cd0_0 .net "op", 2 0, v0x55d93c742700_0;  alias, 1 drivers
v0x55d93c740db0_0 .net "reset", 0 0, v0x55d93c74d6f0_0;  alias, 1 drivers
v0x55d93c740e70_0 .net "sign_a", 0 0, L_0x55d93c761ee0;  1 drivers
v0x55d93c740f30_0 .net "sign_b", 0 0, L_0x55d93c762010;  1 drivers
v0x55d93c740ff0_0 .var "sign_out", 0 0;
v0x55d93c7410b0_0 .var "signed_a", 31 0;
v0x55d93c7412a0_0 .var "signed_b", 31 0;
v0x55d93c741380_0 .var "unsigned_a", 31 0;
v0x55d93c741460_0 .var "unsigned_b", 31 0;
v0x55d93c741540_0 .net "write", 0 0, v0x55d93c743960_0;  alias, 1 drivers
E_0x55d93c64e650 .event anyedge, v0x55d93c740340_0, v0x55d93c740440_0, v0x55d93c740e70_0, v0x55d93c740f30_0;
L_0x55d93c761ee0 .part L_0x55d93c75f0b0, 31, 1;
L_0x55d93c762010 .part L_0x55d93c75fdc0, 31, 1;
S_0x55d93c742220 .scope module, "cpu_alu_control" "mips_cpu_alu_control" 5 203, 8 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "toAlu";
    .port_info 3 /OUTPUT 3 "toMult";
v0x55d93c742420_0 .net "aluOp", 3 0, v0x55d93c742cb0_0;  alias, 1 drivers
v0x55d93c742520_0 .net "funct", 5 0, L_0x55d93c7618b0;  alias, 1 drivers
v0x55d93c742600_0 .var "toAlu", 4 0;
v0x55d93c742700_0 .var "toMult", 2 0;
E_0x55d93c7282b0 .event anyedge, v0x55d93c742420_0, v0x55d93c742520_0;
S_0x55d93c742870 .scope module, "cpu_control" "mips_cpu_controller" 5 137, 9 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "fncode";
    .port_info 2 /INPUT 32 "memoryadress";
    .port_info 3 /INPUT 5 "regimm";
    .port_info 4 /INPUT 3 "state";
    .port_info 5 /OUTPUT 2 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "iord";
    .port_info 8 /OUTPUT 1 "irwrite";
    .port_info 9 /OUTPUT 1 "pcwrite";
    .port_info 10 /OUTPUT 2 "pcsource";
    .port_info 11 /OUTPUT 1 "pcwritecond";
    .port_info 12 /OUTPUT 1 "jump";
    .port_info 13 /OUTPUT 1 "threecycle";
    .port_info 14 /OUTPUT 1 "memread";
    .port_info 15 /OUTPUT 1 "memwrite";
    .port_info 16 /OUTPUT 4 "byteenable";
    .port_info 17 /OUTPUT 1 "memtoreg";
    .port_info 18 /OUTPUT 4 "aluop";
    .port_info 19 /OUTPUT 1 "muldivwrite";
    .port_info 20 /OUTPUT 1 "alusrca";
    .port_info 21 /OUTPUT 3 "alusrcb";
    .port_info 22 /OUTPUT 1 "aluouten";
v0x55d93c742cb0_0 .var "aluop", 3 0;
v0x55d93c742dc0_0 .var "aluouten", 0 0;
v0x55d93c742e60_0 .var "alusrca", 0 0;
v0x55d93c742f30_0 .var "alusrcb", 2 0;
v0x55d93c743010_0 .var "byteenable", 3 0;
v0x55d93c743140_0 .var "exec1", 0 0;
v0x55d93c743200_0 .var "exec2", 0 0;
v0x55d93c7432c0_0 .net "fncode", 5 0, L_0x55d93c7618b0;  alias, 1 drivers
v0x55d93c743380_0 .var "iord", 0 0;
v0x55d93c7434b0_0 .var "irwrite", 0 0;
v0x55d93c743570_0 .var "jump", 0 0;
v0x55d93c743630_0 .net "memoryadress", 31 0, v0x55d93c741eb0_0;  alias, 1 drivers
v0x55d93c743720_0 .var "memread", 0 0;
v0x55d93c7437f0_0 .var "memtoreg", 0 0;
v0x55d93c743890_0 .var "memwrite", 0 0;
v0x55d93c743960_0 .var "muldivwrite", 0 0;
v0x55d93c743a00_0 .net "opcode", 5 0, L_0x55d93c7613d0;  alias, 1 drivers
v0x55d93c743bb0_0 .var "pcsource", 1 0;
v0x55d93c743c90_0 .var "pcwrite", 0 0;
v0x55d93c743d50_0 .var "pcwritecond", 0 0;
v0x55d93c743e10_0 .var "regdst", 1 0;
v0x55d93c743ef0_0 .net "regimm", 4 0, L_0x55d93c761560;  alias, 1 drivers
v0x55d93c743fd0_0 .var "regwrite", 0 0;
v0x55d93c744090_0 .net "state", 2 0, v0x55d93c74c8e0_0;  1 drivers
v0x55d93c744170_0 .var "threecycle", 0 0;
E_0x55d93c7287e0/0 .event anyedge, v0x55d93c744090_0, v0x55d93c743a00_0, v0x55d93c742520_0, v0x55d93c743ef0_0;
E_0x55d93c7287e0/1 .event anyedge, v0x55d93c741eb0_0;
E_0x55d93c7287e0 .event/or E_0x55d93c7287e0/0, E_0x55d93c7287e0/1;
S_0x55d93c744510 .scope module, "cpu_instruction_register" "mips_cpu_instruction_reg" 5 162, 10 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /INPUT 32 "memory_output";
    .port_info 4 /OUTPUT 6 "control_input";
    .port_info 5 /OUTPUT 5 "source_1";
    .port_info 6 /OUTPUT 5 "source_2";
    .port_info 7 /OUTPUT 5 "dest";
    .port_info 8 /OUTPUT 16 "immediate";
    .port_info 9 /OUTPUT 26 "jmp_address";
    .port_info 10 /OUTPUT 6 "funct";
    .port_info 11 /OUTPUT 5 "shamt";
v0x55d93c744820_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c7448e0_0 .net "control_input", 5 0, L_0x55d93c7613d0;  alias, 1 drivers
v0x55d93c7449a0_0 .net "dest", 4 0, L_0x55d93c761600;  alias, 1 drivers
v0x55d93c744a70_0 .net "enable", 0 0, v0x55d93c7434b0_0;  alias, 1 drivers
v0x55d93c744b40_0 .net "funct", 5 0, L_0x55d93c7618b0;  alias, 1 drivers
v0x55d93c744c80_0 .net "immediate", 15 0, L_0x55d93c761730;  alias, 1 drivers
v0x55d93c744d60_0 .var "instruction", 31 0;
v0x55d93c744e40_0 .net "jmp_address", 25 0, L_0x55d93c7617d0;  alias, 1 drivers
v0x55d93c744f20_0 .net "memory_output", 31 0, v0x55d93c73f490_0;  alias, 1 drivers
v0x55d93c744fe0_0 .net "shamt", 4 0, L_0x55d93c7619e0;  alias, 1 drivers
v0x55d93c745080_0 .net "source_1", 4 0, L_0x55d93c761470;  alias, 1 drivers
v0x55d93c745140_0 .net "source_2", 4 0, L_0x55d93c761560;  alias, 1 drivers
v0x55d93c745230_0 .net "state", 2 0, v0x55d93c74c8e0_0;  alias, 1 drivers
L_0x55d93c7613d0 .part v0x55d93c744d60_0, 26, 6;
L_0x55d93c761470 .part v0x55d93c744d60_0, 21, 5;
L_0x55d93c761560 .part v0x55d93c744d60_0, 16, 5;
L_0x55d93c761600 .part v0x55d93c744d60_0, 11, 5;
L_0x55d93c761730 .part v0x55d93c744d60_0, 0, 16;
L_0x55d93c7617d0 .part v0x55d93c744d60_0, 0, 26;
L_0x55d93c7618b0 .part v0x55d93c744d60_0, 0, 6;
L_0x55d93c7619e0 .part v0x55d93c744d60_0, 6, 5;
S_0x55d93c745460 .scope module, "cpu_pc" "mips_cpu_pc" 5 129, 11 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jmp";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "pcin";
    .port_info 4 /OUTPUT 32 "pcout";
v0x55d93c745640_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c745790_0 .net "jmp", 0 0, v0x55d93c743c90_0;  alias, 1 drivers
v0x55d93c745880_0 .net "pcin", 31 0, L_0x55d93c761100;  alias, 1 drivers
v0x55d93c745950_0 .var "pcout", 31 0;
v0x55d93c745a10_0 .net "reset", 0 0, v0x55d93c74d6f0_0;  alias, 1 drivers
S_0x55d93c745ba0 .scope module, "cpu_register_file" "mips_cpu_register_file" 5 177, 12 1 0, S_0x55d93c73fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "read_data_v0";
v0x55d93c746c40_2 .array/port v0x55d93c746c40, 2;
L_0x55d93c75ebc0 .functor BUFZ 32, v0x55d93c746c40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d93c6fa390 .functor BUFZ 32, L_0x55d93c761ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d93c713790 .functor BUFZ 32, L_0x55d93c761c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d93c746180_0 .net *"_ivl_11", 31 0, L_0x55d93c761c60;  1 drivers
v0x55d93c746280_0 .net *"_ivl_13", 6 0, L_0x55d93c761d00;  1 drivers
L_0x7f3fea1bd450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c746360_0 .net *"_ivl_16", 1 0, L_0x7f3fea1bd450;  1 drivers
v0x55d93c746420_0 .net *"_ivl_3", 31 0, L_0x55d93c761ad0;  1 drivers
v0x55d93c746500_0 .net *"_ivl_5", 6 0, L_0x55d93c761b70;  1 drivers
L_0x7f3fea1bd408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d93c746630_0 .net *"_ivl_8", 1 0, L_0x7f3fea1bd408;  1 drivers
v0x55d93c746710_0 .net "clk", 0 0, v0x55d93c74d0b0_0;  alias, 1 drivers
v0x55d93c7467b0_0 .net "read_data_1", 31 0, L_0x55d93c6fa390;  alias, 1 drivers
v0x55d93c746890_0 .net "read_data_2", 31 0, L_0x55d93c713790;  alias, 1 drivers
v0x55d93c746a00_0 .net "read_data_v0", 31 0, L_0x55d93c75ebc0;  alias, 1 drivers
v0x55d93c746ae0_0 .net "read_reg_1", 4 0, L_0x55d93c761470;  alias, 1 drivers
v0x55d93c746ba0_0 .net "read_reg_2", 4 0, L_0x55d93c761560;  alias, 1 drivers
v0x55d93c746c40 .array "register", 0 31, 31 0;
v0x55d93c747210_0 .net "reset", 0 0, v0x55d93c74d6f0_0;  alias, 1 drivers
v0x55d93c7472b0_0 .net "write_data", 31 0, L_0x55d93c75ee60;  alias, 1 drivers
v0x55d93c747390_0 .net "write_enable", 0 0, v0x55d93c743fd0_0;  alias, 1 drivers
v0x55d93c747430_0 .net "write_reg", 4 0, L_0x55d93c75ed20;  alias, 1 drivers
L_0x55d93c761ad0 .array/port v0x55d93c746c40, L_0x55d93c761b70;
L_0x55d93c761b70 .concat [ 5 2 0 0], L_0x55d93c761470, L_0x7f3fea1bd408;
L_0x55d93c761c60 .array/port v0x55d93c746c40, L_0x55d93c761d00;
L_0x55d93c761d00 .concat [ 5 2 0 0], L_0x55d93c761560, L_0x7f3fea1bd450;
S_0x55d93c745e80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 28, 12 28 0, S_0x55d93c745ba0;
 .timescale 0 0;
v0x55d93c746080_0 .var/2s "i", 31 0;
    .scope S_0x55d93c6f5580;
T_0 ;
    %fork t_1, S_0x55d93c6ed9e0;
    %jmp t_0;
    .scope S_0x55d93c6ed9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d93c728090_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d93c728090_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55d93c728090_0;
    %store/vec4a v0x55d93c73f310, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d93c728090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d93c728090_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55d93c6f5580;
t_0 %join;
    %vpi_call/w 4 27 "$display", "Loading RAM contents from %s", P_0x55d93c676490 {0 0 0};
    %vpi_call/w 4 28 "$readmemh", P_0x55d93c676490, v0x55d93c73f310 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55d93c6f5580;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c73f730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d93c73f490_0, 0, 32;
    %vpi_func 4 38 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %store/vec4 v0x55d93c73f650_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55d93c6f5580;
T_2 ;
    %wait E_0x55d93c663f70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d93c73f730_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d93c6f5580;
T_3 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c73f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d93c73f650_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55d93c73f650_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55d93c73f650_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d93c73f650_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55d93c73f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %ix/getv 4, v0x55d93c73f000_0;
    %load/vec4a v0x55d93c73f310, 4;
    %assign/vec4 v0x55d93c73f490_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55d93c73f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55d93c73f0e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x55d93c73f8b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/getv 4, v0x55d93c73f000_0;
    %load/vec4a v0x55d93c73f310, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %load/vec4 v0x55d93c73f0e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x55d93c73f8b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/getv 4, v0x55d93c73f000_0;
    %load/vec4a v0x55d93c73f310, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d93c73f0e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x55d93c73f8b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %ix/getv 4, v0x55d93c73f000_0;
    %load/vec4a v0x55d93c73f310, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d93c73f0e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x55d93c73f8b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %ix/getv 4, v0x55d93c73f000_0;
    %load/vec4a v0x55d93c73f310, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55d93c73f000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d93c73f310, 0, 4;
T_3.8 ;
T_3.7 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55d93c73f650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d93c73f730_0, 0;
T_3.4 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d93c745460;
T_4 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c745a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d93c745950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d93c745790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d93c745880_0;
    %assign/vec4 v0x55d93c745950_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d93c742870;
T_5 ;
Ewait_0 .event/or E_0x55d93c7287e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55d93c744090_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d93c743140_0, 0, 1;
    %load/vec4 v0x55d93c744090_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d93c743200_0, 0, 1;
    %load/vec4 v0x55d93c744090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d93c744090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d93c743a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x55d93c7432c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x55d93c743ef0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_5.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %load/vec4 v0x55d93c743ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %load/vec4 v0x55d93c743140_0;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %load/vec4 v0x55d93c743200_0;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %load/vec4 v0x55d93c743200_0;
    %load/vec4 v0x55d93c743ef0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %mul;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %load/vec4 v0x55d93c743200_0;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
T_5.21 ;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.28, 9;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_5.29, 9;
T_5.28 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.30, 10;
    %pushi/vec4 6, 0, 5;
    %jmp/1 T_5.31, 10;
T_5.30 ; End of true expr.
    %pushi/vec4 5, 0, 5;
    %jmp/0 T_5.31, 10;
 ; End of false expr.
    %blend;
T_5.31;
    %jmp/0 T_5.29, 9;
 ; End of false expr.
    %blend;
T_5.29;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %pad/s 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 11, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.34, 9;
    %pushi/vec4 14, 0, 5;
    %jmp/1 T_5.35, 9;
T_5.34 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.36, 10;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_5.37, 10;
T_5.36 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.38, 11;
    %pushi/vec4 11, 0, 5;
    %jmp/1 T_5.39, 11;
T_5.38 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_5.39, 11;
 ; End of false expr.
    %blend;
T_5.39;
    %jmp/0 T_5.37, 10;
 ; End of false expr.
    %blend;
T_5.37;
    %jmp/0 T_5.35, 9;
 ; End of false expr.
    %blend;
T_5.35;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %pad/s 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %load/vec4 v0x55d93c743200_0;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %load/vec4 v0x55d93c743140_0;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743e10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7434b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d93c743bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c744170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c743890_0, 0, 1;
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 40, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.40, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_5.41, 8;
T_5.40 ; End of true expr.
    %load/vec4 v0x55d93c743a00_0;
    %cmpi/e 41, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.42, 9;
    %load/vec4 v0x55d93c743630_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_5.44, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_5.45, 10;
T_5.44 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_5.45, 10;
 ; End of false expr.
    %blend;
T_5.45;
    %jmp/1 T_5.43, 9;
T_5.42 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d93c743630_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %jmp/0 T_5.43, 9;
 ; End of false expr.
    %blend;
T_5.43;
    %jmp/0 T_5.41, 8;
 ; End of false expr.
    %blend;
T_5.41;
    %store/vec4 v0x55d93c743010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c7437f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d93c742cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d93c742f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d93c742dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c743960_0, 0, 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d93c744510;
T_6 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c744a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55d93c745230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55d93c744f20_0;
    %assign/vec4 v0x55d93c744d60_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d93c745ba0;
T_7 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c747210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x55d93c745e80;
    %jmp t_2;
    .scope S_0x55d93c745e80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d93c746080_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55d93c746080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d93c746080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d93c746c40, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d93c746080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d93c746080_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x55d93c745ba0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d93c747390_0;
    %load/vec4 v0x55d93c747430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d93c7472b0_0;
    %load/vec4 v0x55d93c747430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d93c746c40, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d93c73ffd0;
T_8 ;
Ewait_1 .event/or E_0x55d93c64e650, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55d93c740340_0;
    %store/vec4 v0x55d93c7410b0_0, 0, 32;
    %load/vec4 v0x55d93c740440_0;
    %store/vec4 v0x55d93c7412a0_0, 0, 32;
    %load/vec4 v0x55d93c740340_0;
    %store/vec4 v0x55d93c741380_0, 0, 32;
    %load/vec4 v0x55d93c740440_0;
    %store/vec4 v0x55d93c741460_0, 0, 32;
    %load/vec4 v0x55d93c740e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55d93c740340_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55d93c740340_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55d93c740950_0, 0, 32;
    %load/vec4 v0x55d93c740f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x55d93c740440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x55d93c740440_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x55d93c740a30_0, 0, 32;
    %load/vec4 v0x55d93c741380_0;
    %pad/u 64;
    %load/vec4 v0x55d93c741460_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55d93c740660_0, 0, 64;
    %load/vec4 v0x55d93c741380_0;
    %pad/u 64;
    %load/vec4 v0x55d93c741460_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d93c740bf0_0, 0, 64;
    %load/vec4 v0x55d93c740950_0;
    %pad/u 64;
    %load/vec4 v0x55d93c740a30_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55d93c7405c0_0, 0, 64;
    %load/vec4 v0x55d93c740950_0;
    %pad/u 64;
    %load/vec4 v0x55d93c740a30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d93c740b10_0, 0, 64;
    %load/vec4 v0x55d93c740e70_0;
    %load/vec4 v0x55d93c740f30_0;
    %add;
    %store/vec4 v0x55d93c740ff0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d93c73ffd0;
T_9 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c740db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d93c740790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d93c741540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55d93c740cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x55d93c740660_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55d93c740790_0, 0;
    %load/vec4 v0x55d93c740660_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x55d93c740bf0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55d93c740790_0, 0;
    %load/vec4 v0x55d93c740bf0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x55d93c740ff0_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d93c740790_0, 4, 5;
    %load/vec4 v0x55d93c7405c0_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d93c740790_0, 4, 5;
    %load/vec4 v0x55d93c7405c0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x55d93c740ff0_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d93c740790_0, 4, 5;
    %load/vec4 v0x55d93c740b10_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d93c740790_0, 4, 5;
    %load/vec4 v0x55d93c740b10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x55d93c740340_0;
    %assign/vec4 v0x55d93c740790_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x55d93c740340_0;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x55d93c740790_0;
    %assign/vec4 v0x55d93c740790_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x55d93c740870_0;
    %assign/vec4 v0x55d93c740870_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d93c73fc90;
T_10 ;
Ewait_2 .event/or E_0x55d93c664670, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55d93c741d10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55d93c741bb0_0;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d93c741d10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55d93c741c70_0;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55d93c7418c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.4 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %add;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.5 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %and;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.6 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %or;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.7 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %sub;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.8 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.9 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.10 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741f50_0;
    %shiftl 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.11 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741800_0;
    %shiftl 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.12 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741f50_0;
    %shiftr 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.13 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741800_0;
    %shiftr 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.14 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741f50_0;
    %shiftr/s 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.15 ;
    %load/vec4 v0x55d93c741960_0;
    %ix/getv 4, v0x55d93c741800_0;
    %shiftr/s 4;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.16 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %xor;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.17 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d93c741800_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d93c741800_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0x55d93c741800_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0x55d93c741800_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0x55d93c741800_0;
    %load/vec4 v0x55d93c741960_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55d93c741eb0_0, 0, 32;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d93c742220;
T_11 ;
Ewait_3 .event/or E_0x55d93c7282b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55d93c742420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0x55d93c742520_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0x55d93c742520_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.38 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d93c742700_0, 0, 3;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55d93c742600_0, 0, 5;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d93c73fa90;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d93c74c8e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c749d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d93c74ac20_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x55d93c73fa90;
T_13 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c74c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d93c74c8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d93c749d90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d93c74b9e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d93c74c8e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d93c74c8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d93c749d90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55d93c74cc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55d93c74c8e0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55d93c74c8e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d93c74c9f0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.6, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d93c74c8e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55d93c74c8e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d93c74c8e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d93c73fa90;
T_14 ;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c74b040_0;
    %assign/vec4 v0x55d93c74ae90_0, 0;
    %load/vec4 v0x55d93c74bce0_0;
    %assign/vec4 v0x55d93c74be80_0, 0;
    %load/vec4 v0x55d93c74bdb0_0;
    %assign/vec4 v0x55d93c74bf20_0, 0;
    %load/vec4 v0x55d93c74a640_0;
    %load/vec4 v0x55d93c74bc40_0;
    %and;
    %load/vec4 v0x55d93c74ab50_0;
    %or;
    %pad/u 32;
    %assign/vec4 v0x55d93c74ac20_0, 0;
    %load/vec4 v0x55d93c74a640_0;
    %load/vec4 v0x55d93c74bc40_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d93c74ab50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %load/vec4 v0x55d93c74a850_0;
    %assign/vec4 v0x55d93c74acc0_0, 0;
T_14.0 ;
    %load/vec4 v0x55d93c74a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55d93c74a100_0;
    %assign/vec4 v0x55d93c74a020_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d93c6f8c90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d93c74d0b0_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55d93c74d0b0_0;
    %nor/r;
    %store/vec4 v0x55d93c74d0b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55d93c74d0b0_0;
    %nor/r;
    %store/vec4 v0x55d93c74d0b0_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55d93c726c10 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55d93c6f8c90;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d93c74d6f0_0, 0;
    %wait E_0x55d93c664ae0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d93c74d6f0_0, 0;
    %wait E_0x55d93c664ae0;
    %load/vec4 v0x55d93c74cf00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 3 71 "$display", "TB: CPU did not set active=1 after reset." {0 0 0};
T_16.1 ;
    %vpi_call/w 3 85 "$display", "TB: INFO: register_v0 = %d", v0x55d93c74d5a0_0 {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_bus_tb.v";
    "test/mips_cpu_avalon_RAM.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_alu_mult_div.v";
    "rtl/mips_cpu_alu_control.v";
    "rtl/mips_cpu_controller.v";
    "rtl/mips_cpu_instruction_reg.v";
    "rtl/mips_cpu_pc.v";
    "rtl/mips_cpu_register_file.v";
