
---------- Begin Simulation Statistics ----------
final_tick                                57676713500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205062                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   327192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.02                       # Real time elapsed on the host
host_tick_rate                              789836716                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14974377                       # Number of instructions simulated
sim_ops                                      23892736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057677                       # Number of seconds simulated
sim_ticks                                 57676713500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.535342                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871004                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365540                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28451                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95383161                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086690                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313332                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu0.numCycles                       115353427                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970266                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     65                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4974376                       # Number of instructions committed
system.cpu1.committedOps                      9383368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.189520                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3100412                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     785444                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2039                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4749090                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18102                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       99690062                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.043123                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1961977                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                       115353391                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4426934     47.18%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.21% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.13%     49.40% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.42%     50.82% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.84% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4613070     49.16%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9383368                       # Class of committed instruction
system.cpu1.tickCycles                       15663329                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1497760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2996580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1539360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3078786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1486                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487151                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10609                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487909                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4495399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4495399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4495399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1498820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1498820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1498820                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9516104000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7821408750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302147                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11118                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11118                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11118                       # number of overall misses
system.cpu0.icache.overall_misses::total        11118                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    270538000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    270538000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    270538000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    270538000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313265                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313265                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313265                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313265                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004806                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004806                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004806                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004806                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24333.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24333.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24333.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24333.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11102                       # number of writebacks
system.cpu0.icache.writebacks::total            11102                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11118                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11118                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11118                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11118                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    259420000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    259420000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    259420000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    259420000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004806                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004806                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23333.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23333.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23333.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23333.333333                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11102                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    270538000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    270538000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24333.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24333.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11118                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11118                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    259420000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    259420000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23333.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23333.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11118                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.064850                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517238                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320243                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320243                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320243                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320243                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465599                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465599                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465599                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465599                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  99054523500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  99054523500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  99054523500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  99054523500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166814                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166814                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166814                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166814                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67586.374922                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67586.374922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67586.374922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67586.374922                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912930                       # number of writebacks
system.cpu0.dcache.writebacks::total           912930                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546019                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546019                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78872508000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78872508000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78872508000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78872508000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85770.142891                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85770.142891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85770.142891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85770.142891                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919563                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    330388500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    330388500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35245.199488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35245.199488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    307005000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    307005000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33960.730088                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33960.730088                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  98724135000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  98724135000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67794.561280                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67794.561280                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78565503000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78565503000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86284.515782                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86284.515782                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999775                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239822                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960429                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999775                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206315                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206315                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1953096                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1953096                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1953096                       # number of overall hits
system.cpu1.icache.overall_hits::total        1953096                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8838                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8838                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8838                       # number of overall misses
system.cpu1.icache.overall_misses::total         8838                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    295070500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    295070500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    295070500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    295070500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1961934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1961934                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1961934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1961934                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004505                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004505                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004505                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004505                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33386.569360                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33386.569360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33386.569360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33386.569360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8822                       # number of writebacks
system.cpu1.icache.writebacks::total             8822                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8838                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8838                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8838                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8838                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    286232500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    286232500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    286232500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    286232500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004505                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004505                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004505                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004505                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32386.569360                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32386.569360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32386.569360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32386.569360                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8822                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1953096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1953096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8838                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8838                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    295070500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    295070500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1961934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1961934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004505                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004505                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33386.569360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33386.569360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8838                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8838                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    286232500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    286232500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32386.569360                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32386.569360                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999749                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1961934                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8838                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           221.988459                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999749                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15704310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15704310                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4339032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4339032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4339032                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4339032                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1181355                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1181355                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1181355                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1181355                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 103459420500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 103459420500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 103459420500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 103459420500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5520387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5520387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5520387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5520387                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213999                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213999                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213999                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213999                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87576.909989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87576.909989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87576.909989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87576.909989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       585765                       # number of writebacks
system.cpu1.dcache.writebacks::total           585765                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       581465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       581465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       581465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       581465                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       599890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       599890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       599890                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       599890                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51383114000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51383114000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51383114000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51383114000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108668                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108668                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108668                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108668                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85654.226608                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85654.226608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85654.226608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85654.226608                       # average overall mshr miss latency
system.cpu1.dcache.replacements                599873                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       766503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         766503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16410                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16410                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    539638000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    539638000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       782913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       782913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32884.704449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32884.704449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    505359000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    505359000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020568                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020568                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 31382.910017                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31382.910017                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3572529                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3572529                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1164945                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1164945                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 102919782500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 102919782500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4737474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4737474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245900                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245900                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88347.331848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88347.331848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       581158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       581158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       583787                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       583787                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50877755000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50877755000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87151.229815                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87151.229815                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4938921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           599889                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.233058                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44762985                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44762985                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9382                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               17060                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40605                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9382                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7747                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6416                       # number of overall hits
system.l2.overall_hits::.cpu1.data              17060                       # number of overall hits
system.l2.overall_hits::total                   40605                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            582830                       # number of demand (read+write) misses
system.l2.demand_misses::total                1498821                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1736                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911833                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2422                       # number of overall misses
system.l2.overall_misses::.cpu1.data           582830                       # number of overall misses
system.l2.overall_misses::total               1498821                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    138888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77402341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    199273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50231975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127972479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    138888500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77402341500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    199273500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50231975500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127972479000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          599890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1539426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         599890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1539426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.156143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.274044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.971561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.156143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.274044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.971561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80004.896313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84886.532402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82276.424443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86186.324486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85382.096328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80004.896313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84886.532402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82276.424443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86186.324486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85382.096328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487151                       # number of writebacks
system.l2.writebacks::total                   1487151                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       582830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1498821                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       582830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1498821                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    121528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68284021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175053500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44403685500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112984289000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    121528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68284021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175053500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44403685500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112984289000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.156143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.274044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.971561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973623                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.156143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.274044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.971561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973623                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70004.896313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74886.543369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72276.424443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76186.341643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75382.109672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70004.896313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74886.543369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72276.424443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76186.341643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75382.109672                       # average overall mshr miss latency
system.l2.replacements                        1498582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498695                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498695                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19924                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19924                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6417                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         578780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487910                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77177850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49878287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127056137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       583787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1494327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84891.985195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86178.318187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85392.354040                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       578780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68086560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  44090497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112177057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74891.996194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76178.335464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75392.367482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    138888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    199273500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    338162000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.156143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.274044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.208358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80004.896313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82276.424443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81328.042328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    121528500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175053500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    296582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.156143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.274044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.208358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70004.896313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72276.424443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71328.042328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    224491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    353688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    578179500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.299004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.251506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83052.534221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87330.493827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85618.169702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    197461000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    313188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    510649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.299004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.251506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73052.534221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77330.493827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75618.169702                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.431752                       # Cycle average of tags in use
system.l2.tags.total_refs                     3078120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1499606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.052619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.283532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.876468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      891.289733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.558862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      127.423158                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.870400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26129894                       # Number of tag accesses
system.l2.tags.data_accesses                 26129894                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        111104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58357248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        155008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37301056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95924416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       111104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       155008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        266112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95177664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95177664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         582829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1498819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1926323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1011799121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2687532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        646726447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1663139423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1926323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2687532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4613855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1650192222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1650192222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1650192222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1926323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1011799121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2687532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       646726447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3313331645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1487114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    582710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000205997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92723                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92723                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4152275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1396816                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1498820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487151                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93082                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22813188000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7493405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50913456750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15222.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33972.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390120                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1386201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  777646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  139768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.346283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.018146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.790623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5029      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6770      3.23%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5253      2.51%      8.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5069      2.42%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5075      2.42%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4873      2.33%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4889      2.33%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5337      2.55%     20.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167152     79.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.162905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.066130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.167965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92612     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            51      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            19      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92723                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.380627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91695     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      0.13%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      0.07%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              324      0.35%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              328      0.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              187      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92723                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95915584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95173696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95924480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95177664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1662.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1650.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1663.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1650.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57676691500                       # Total gap between requests
system.mem_ctrls.avgGap                      19315.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       111104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58356032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       155008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37293440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95173696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1926323.350584113970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1011778037.595710158348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2687531.771379449405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 646594400.702113509178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1650123424.594919204712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       582830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487151                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     50329000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30639768250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75494000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20147865500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1468498194250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28991.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33602.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31170.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34569.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    987457.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            747265260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            397173315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5348952420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3879504000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4552638480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21948620070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3664809600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40538963145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        702.865345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9161556250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1925820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46589337250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            748200600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            397678050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5351629920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3883100580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4552638480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21928488810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3681762240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40543498680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        702.943982                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9211268250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1925820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46539625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2985846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19924                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1494327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1494325                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1799652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4618210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1422080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117280576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1130240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     75881856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195714752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1498582                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95177664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3038008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022111                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3036522     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1486      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3038008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3058012000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         899855456                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13312387                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379424387                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16692466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57676713500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
