git clone --depth 1 --no-tags https://github.com/LayzRay/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/728568962
git clone --depth 1 --no-tags https://github.com/RephlexZero/Digital-Systems-Design-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/727429005
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/722689943
git clone --depth 1 --no-tags https://github.com/saijulukose/UVM_PRACTICE.git f:/verilog_sva_gh_scraper/data/full_repos/721226837
git clone --depth 1 --no-tags https://github.com/ekansh21044/CA.git f:/verilog_sva_gh_scraper/data/full_repos/726142271
git clone --depth 1 --no-tags https://github.com/gvesic96/fv.git f:/verilog_sva_gh_scraper/data/full_repos/727920414
git clone --depth 1 --no-tags https://github.com/MyWurger/5.2.-APB-Traffic-light-control.git f:/verilog_sva_gh_scraper/data/full_repos/722232199
git clone --depth 1 --no-tags https://github.com/AshwinKTyagi/ECE-111-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/722337527
git clone --depth 1 --no-tags https://github.com/ArthurMdrs/SystemVerilog_Playground.git f:/verilog_sva_gh_scraper/data/full_repos/721721098
git clone --depth 1 --no-tags https://github.com/davidpoul2/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717324377
git clone --depth 1 --no-tags https://github.com/SANJEEV306/FIFO_asyn_VERILOG-TB.git f:/verilog_sva_gh_scraper/data/full_repos/717754858
git clone --depth 1 --no-tags https://github.com/soheilnazari2001/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/718131335
git clone --depth 1 --no-tags https://github.com/JunsangYooUSC/loop_pipeline_vitis2intel.git f:/verilog_sva_gh_scraper/data/full_repos/716889083
git clone --depth 1 --no-tags https://github.com/JoaoPi314/pga_verification.git f:/verilog_sva_gh_scraper/data/full_repos/718319373
git clone --depth 1 --no-tags https://github.com/zelo-415/FPGA-Music-Player.git f:/verilog_sva_gh_scraper/data/full_repos/723562435
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPS2IRKB.git f:/verilog_sva_gh_scraper/data/full_repos/721201934
git clone --depth 1 --no-tags https://github.com/Hatemxiv/Arm-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/725692574
git clone --depth 1 --no-tags https://github.com/arkeks/axis_async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/724083962
git clone --depth 1 --no-tags https://github.com/arunachalamrangarj/uvm_example.git f:/verilog_sva_gh_scraper/data/full_repos/725431006
git clone --depth 1 --no-tags https://github.com/asmara30/Chipyard-Generated-Files.git f:/verilog_sva_gh_scraper/data/full_repos/725389905
git clone --depth 1 --no-tags https://github.com/mattrfrancis/cocosorter.git f:/verilog_sva_gh_scraper/data/full_repos/724872135
git clone --depth 1 --no-tags https://github.com/rodrigoruz/ee271_project.git f:/verilog_sva_gh_scraper/data/full_repos/715851409
git clone --depth 1 --no-tags https://github.com/ojeengammah/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/729877194
git clone --depth 1 --no-tags https://github.com/Daxting/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/729660295
git clone --depth 1 --no-tags https://github.com/AmirHamzah00/4thYearProject.git f:/verilog_sva_gh_scraper/data/full_repos/730524554
git clone --depth 1 --no-tags https://github.com/saltyee1/riscV_single_cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/730588643
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/Multiplier-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git f:/verilog_sva_gh_scraper/data/full_repos/730653568
git clone --depth 1 --no-tags https://github.com/vasavbnair/FPGA_Drum_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/730454732
git clone --depth 1 --no-tags https://github.com/asierbf80/ISDIGI.git f:/verilog_sva_gh_scraper/data/full_repos/731133559
git clone --depth 1 --no-tags https://github.com/Micchi19/Accelerator_VRSMwithDMA.git f:/verilog_sva_gh_scraper/data/full_repos/722720160
git clone --depth 1 --no-tags https://github.com/YulunWu1102/Pipelined-RISCV-32i.git f:/verilog_sva_gh_scraper/data/full_repos/731724582
git clone --depth 1 --no-tags https://github.com/Jonathan-L-Davis/459D-final.git f:/verilog_sva_gh_scraper/data/full_repos/718859783
git clone --depth 1 --no-tags https://github.com/brycepollack/cse140l-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/722233153
git clone --depth 1 --no-tags https://github.com/semlee/CNN_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/717583142
git clone --depth 1 --no-tags https://github.com/Rutherther/verilog-riscv-semestral-project.git f:/verilog_sva_gh_scraper/data/full_repos/720436454
git clone --depth 1 --no-tags https://github.com/sjb565/fpga-video-enhancement.git f:/verilog_sva_gh_scraper/data/full_repos/732276753
git clone --depth 1 --no-tags https://github.com/Yehia404/EDA_ATM.git f:/verilog_sva_gh_scraper/data/full_repos/731307549
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Designing-Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/729642114
git clone --depth 1 --no-tags https://github.com/m3aldabb/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/726372138
git clone --depth 1 --no-tags https://github.com/jgaztelu/arriskv.git f:/verilog_sva_gh_scraper/data/full_repos/716270523
git clone --depth 1 --no-tags https://github.com/VARZero/VZ16_SuperScalar.git f:/verilog_sva_gh_scraper/data/full_repos/729469129
git clone --depth 1 --no-tags https://github.com/shinolab/autd3-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/728973651
git clone --depth 1 --no-tags https://github.com/SREE1949/SV.git f:/verilog_sva_gh_scraper/data/full_repos/722680243
git clone --depth 1 --no-tags https://github.com/Shreyast27/git_tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/718528496
git clone --depth 1 --no-tags https://github.com/Shruti-Tajne/HardwareGenerationTool.git f:/verilog_sva_gh_scraper/data/full_repos/716871074
git clone --depth 1 --no-tags https://github.com/xingyuwu821/UCSD_ECE111.git f:/verilog_sva_gh_scraper/data/full_repos/716415960
git clone --depth 1 --no-tags https://github.com/nijie001/tryout_design.git f:/verilog_sva_gh_scraper/data/full_repos/719960652
git clone --depth 1 --no-tags https://github.com/Locvo1/prelab-4.git f:/verilog_sva_gh_scraper/data/full_repos/720063138
git clone --depth 1 --no-tags https://github.com/kjstanford/ee271_a2.git f:/verilog_sva_gh_scraper/data/full_repos/720278123
git clone --depth 1 --no-tags https://github.com/Keio-CSG/cpu-experiment-2023.git f:/verilog_sva_gh_scraper/data/full_repos/720999602
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/Serial_to_Parelle_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/721770121
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/Full_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/721767355
git clone --depth 1 --no-tags https://github.com/0K-Chinmay/risc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/722100276
git clone --depth 1 --no-tags https://github.com/makac1896/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/720658188
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/New-files.git f:/verilog_sva_gh_scraper/data/full_repos/723351121
git clone --depth 1 --no-tags https://github.com/Qurqi/BOIIii.git f:/verilog_sva_gh_scraper/data/full_repos/724381147
git clone --depth 1 --no-tags https://github.com/ronnielsajol/hdl-hands-on.git f:/verilog_sva_gh_scraper/data/full_repos/724694505
git clone --depth 1 --no-tags https://github.com/floAfentaki/floAfentaki-MICRO20.git f:/verilog_sva_gh_scraper/data/full_repos/729266014
git clone --depth 1 --no-tags https://github.com/kele14x/prach_long.git f:/verilog_sva_gh_scraper/data/full_repos/724108170
git clone --depth 1 --no-tags https://github.com/MyWurger/5.1.-APB-master-and-slave-for-writing-and-reading.git f:/verilog_sva_gh_scraper/data/full_repos/716671961
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/axi_team_task.git f:/verilog_sva_gh_scraper/data/full_repos/725541584
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Memory-System-Verilog-Class-based-Testing-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/716816745
git clone --depth 1 --no-tags https://github.com/SREE1949/FV.git f:/verilog_sva_gh_scraper/data/full_repos/721682068
git clone --depth 1 --no-tags https://github.com/khktseng/HE-acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/721465861
git clone --depth 1 --no-tags https://github.com/Tonr01/Arithmetic-Expression-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/717394976
git clone --depth 1 --no-tags https://github.com/SeamusXie03/Simple_iPod.git f:/verilog_sva_gh_scraper/data/full_repos/717671150
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/git.git f:/verilog_sva_gh_scraper/data/full_repos/719444973
git clone --depth 1 --no-tags https://github.com/jastikai/Digital-Techniques-2.git f:/verilog_sva_gh_scraper/data/full_repos/719584417
git clone --depth 1 --no-tags https://github.com/BrunoGaribaldi/Arquitectura-de-computadoras-1.git f:/verilog_sva_gh_scraper/data/full_repos/720055376
git clone --depth 1 --no-tags https://github.com/Amr-Ahmed-Elmasry/Pipleine-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/720452177
git clone --depth 1 --no-tags https://github.com/Lauti00/Arquitectura-1.git f:/verilog_sva_gh_scraper/data/full_repos/720807303
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/Single-port-RAM-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/721272925
git clone --depth 1 --no-tags https://github.com/Noah-DuVal/ECE-385---Digital-Systems-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/721392244
git clone --depth 1 --no-tags https://github.com/eduard-gp/ahb2wb_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/722982495
git clone --depth 1 --no-tags https://github.com/Nramand/RISCV_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/732033190
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/eth-idma.git f:/verilog_sva_gh_scraper/data/full_repos/725787974
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/UVM-for-Inferred_Single_Port_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/729359101
git clone --depth 1 --no-tags https://github.com/monistode/ISA_accum.git f:/verilog_sva_gh_scraper/data/full_repos/726726094
git clone --depth 1 --no-tags https://github.com/vakeesank99/Matrix_multiplication_ip.git f:/verilog_sva_gh_scraper/data/full_repos/732353782
git clone --depth 1 --no-tags https://github.com/Fatim-Sohail/RISC-V-CSR.git f:/verilog_sva_gh_scraper/data/full_repos/726918734
git clone --depth 1 --no-tags https://github.com/gautamkhatik/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/730078210
git clone --depth 1 --no-tags https://github.com/James-Jagielski/cyclic-codes.git f:/verilog_sva_gh_scraper/data/full_repos/728747811
git clone --depth 1 --no-tags https://github.com/davidepanzino/LAB3A_DeepLearning.git f:/verilog_sva_gh_scraper/data/full_repos/727715106
git clone --depth 1 --no-tags https://github.com/DemetrioGurgel/ULA_project.git f:/verilog_sva_gh_scraper/data/full_repos/731326094
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/assignment.git f:/verilog_sva_gh_scraper/data/full_repos/731282781
git clone --depth 1 --no-tags https://github.com/anlit75/SV-TBLab.git f:/verilog_sva_gh_scraper/data/full_repos/715927157
git clone --depth 1 --no-tags https://github.com/devadutt-github/ANN-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/729391720
git clone --depth 1 --no-tags https://github.com/kitune-san/KF6845.git f:/verilog_sva_gh_scraper/data/full_repos/723706464
git clone --depth 1 --no-tags https://github.com/javi-18/USM-ARQUI.git f:/verilog_sva_gh_scraper/data/full_repos/729299895
git clone --depth 1 --no-tags https://github.com/Maani02/AXI_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/731899647
git clone --depth 1 --no-tags https://github.com/CsehPeter/Sylox.git f:/verilog_sva_gh_scraper/data/full_repos/719682336
git clone --depth 1 --no-tags https://github.com/ika-musume/IKA87AD.git f:/verilog_sva_gh_scraper/data/full_repos/730813624
git clone --depth 1 --no-tags https://github.com/BlacksmithsHammer/some_good_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/730009764
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Avalon.git f:/verilog_sva_gh_scraper/data/full_repos/720038597
git clone --depth 1 --no-tags https://github.com/PathNaresh/SV_UVM_TestBench_-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/719693936
git clone --depth 1 --no-tags https://github.com/VacheBarkhanajyan/combinational_adder.git f:/verilog_sva_gh_scraper/data/full_repos/724703387
git clone --depth 1 --no-tags https://github.com/vishalvp123/Asynchronous-FIFO-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/725138640
git clone --depth 1 --no-tags https://github.com/joe82512/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/723710710
git clone --depth 1 --no-tags https://github.com/JakobFinci/VerilogGoodies.git f:/verilog_sva_gh_scraper/data/full_repos/718433860
git clone --depth 1 --no-tags https://github.com/alanlicz/EE271.git f:/verilog_sva_gh_scraper/data/full_repos/725994952
