name: integration_lib
files:
  # Components
  - ../chipsalliance/caliptra-rtl/src/libs/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/ahb_lite_bus/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/riscv_core/veer_el2/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/sha512/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/sha256/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/doe/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/hmac/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/soc_ifc/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/hmac_drbg/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/ecc/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/keyvault/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/pcrvault/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/datavault/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/integration/asserts/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/sha512_masked/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/axi/config/compile.yml
  # -- Start RNG --
  - ../chipsalliance/caliptra-rtl/src/caliptra_prim_generic/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/caliptra_prim/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/lc_ctrl/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/aes/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/edn/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/kmac/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/entropy_src/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/csrng/config/compile.yml
  # -- End RNG --

  # UVMF TBs
# - ../chipsalliance/caliptra-rtl/src/aes_secworks/uvmf_cbc_AllKAT/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/ecc/uvmf_ecc/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/hmac/uvmf_2022/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/keyvault/uvmf_kv/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/pcrvault/uvmf_pv/config/compile.yml
# - ../chipsalliance/caliptra-rtl/src/sha256/uvmf_sha256/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/sha512/uvmf_sha512/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/soc_ifc/uvmf_soc_ifc/config/compile.yml
  - ../chipsalliance/caliptra-rtl/src/integration/uvmf_caliptra_top/config/compile.yml

  # Adams Bridge
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/abr_libs/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/abr_prim_generic/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/abr_prim/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/abr_sha3/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/rej_sampler/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/rej_bounded/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/exp_mask/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sample_in_ball/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/decompose/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sk_encode/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sk_decode/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/makehint/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/norm_check/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sig_encode_z/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sig_decode_z/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/sigdecode_h/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/pk_decode/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/power2round/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/mldsa_sampler_top/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/ntt_top/config/compile.yml
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/mldsa_top/config/compile.yml
  # UVMF TBs
  - ../chipsalliance/caliptra-rtl/submodules/adams-bridge/src/mldsa_top/uvmf/config/compile.yml

  # Subsystem FIXME remove this once the sim-tools/spec parser issue is resolved
  - ../chipsalliance/caliptra-ss/src/mcu/config/compile.yml
  - ../chipsalliance/caliptra-ss/src/riscv_core/veer_el2/config/compile.yml
  - ../chipsalliance/caliptra-ss/src/i3c-core/config/compile.yml

  # Please add your next file/folder above not below the line
  - ../chipsalliance/caliptra-rtl/src/integration/config/compile.yml
  # Subsystem FIXME remove this once the sim-tools/spec parser issue is resolved
  - ../chipsalliance/caliptra-ss/src/integration/config/compile.yml
