<stg><name>lookup_and_insert</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %nextCode_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %nextCode

]]></Node>
<StgValue><ssdm name="nextCode_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1 %key_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %key

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %assoc_mem_fill_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %assoc_mem_fill_read

]]></Node>
<StgValue><ssdm name="assoc_mem_fill_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="20">
<![CDATA[
:3 %key_quarter_0 = trunc i20 %key_read

]]></Node>
<StgValue><ssdm name="key_quarter_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="20">
<![CDATA[
:4 %zext_ln10 = zext i20 %key_read

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 %add_ln12, void %.split2, i5 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %hashed_2 = phi i32 %hashed_5, void %.split2, i32 0, void

]]></Node>
<StgValue><ssdm name="hashed_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln12 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln12 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln12 = br i1 %icmp_ln12, void %.split2, void %_Z7my_hashm.exit.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
.split2:0 %i_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:2 %lshr_ln13 = lshr i64 %zext_ln10, i64 %i_cast

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
.split2:3 %trunc_ln13 = trunc i64 %lshr_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1">
<![CDATA[
.split2:4 %zext_ln13 = zext i1 %trunc_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:5 %hashed_3 = add i32 %hashed_2, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="hashed_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:6 %shl_ln14 = shl i32 %hashed_3, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %hashed_4 = add i32 %shl_ln14, i32 %hashed_3

]]></Node>
<StgValue><ssdm name="hashed_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:8 %lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="26">
<![CDATA[
.split2:9 %zext_ln15 = zext i26 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:10 %hashed_5 = xor i32 %zext_ln15, i32 %hashed_4

]]></Node>
<StgValue><ssdm name="hashed_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.split2:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:0 %empty_53 = trunc i32 %hashed_2

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:1 %trunc_ln17 = trunc i32 %hashed_2

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_Z7my_hashm.exit.i:2 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:3 %trunc_ln17_2 = trunc i32 %hashed_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:4 %trunc_ln17_4 = trunc i32 %hashed_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_Z7my_hashm.exit.i:5 %trunc_ln17_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_4, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z7my_hashm.exit.i:6 %hashed = add i26 %shl_ln, i26 %empty_53

]]></Node>
<StgValue><ssdm name="hashed"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z7my_hashm.exit.i:7 %add_ln11 = add i15 %trunc_ln17_1, i15 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:8 %trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z7my_hashm.exit.i:9 %hashed_12 = xor i15 %trunc_ln3, i15 %add_ln11

]]></Node>
<StgValue><ssdm name="hashed_12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i:10 %zext_ln42 = zext i15 %hashed_12

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z7my_hashm.exit.i:11 %hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="hash_table_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i:12 %lookup = load i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i:12 %lookup = load i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="33">
<![CDATA[
_Z7my_hashm.exit.i:13 %stored_key = trunc i33 %lookup

]]></Node>
<StgValue><ssdm name="stored_key"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:14 %value = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_Z7my_hashm.exit.i:15 %valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32

]]></Node>
<StgValue><ssdm name="valid"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_Z7my_hashm.exit.i:16 %icmp_ln47 = icmp_eq  i20 %stored_key, i20 %key_read

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7my_hashm.exit.i:17 %and_ln47 = and i1 %valid, i1 %icmp_ln47

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z7my_hashm.exit.i:18 %br_ln47 = br i1 %and_ln47, void %_Z11hash_lookupPmjPbPj.exit, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:0 %key_quarter_1 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="key_quarter_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:1 %key_quarter_2 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 10, i32 14

]]></Node>
<StgValue><ssdm name="key_quarter_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:2 %key_quarter_3 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="key_quarter_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:3 %zext_ln116 = zext i5 %key_quarter_0

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:4 %assoc_mem_quarter_0_addr = getelementptr i64 %assoc_mem_quarter_0, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="assoc_mem_quarter_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:5 %match_quarter_0 = load i5 %assoc_mem_quarter_0_addr

]]></Node>
<StgValue><ssdm name="match_quarter_0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:6 %zext_ln117 = zext i5 %key_quarter_1

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:7 %assoc_mem_quarter_1_addr = getelementptr i64 %assoc_mem_quarter_1, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="assoc_mem_quarter_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:8 %match_quarter_1 = load i5 %assoc_mem_quarter_1_addr

]]></Node>
<StgValue><ssdm name="match_quarter_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:9 %zext_ln118 = zext i5 %key_quarter_2

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:10 %assoc_mem_quarter_2_addr = getelementptr i64 %assoc_mem_quarter_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="assoc_mem_quarter_2_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:11 %match_quarter_2 = load i5 %assoc_mem_quarter_2_addr

]]></Node>
<StgValue><ssdm name="match_quarter_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:12 %zext_ln119 = zext i5 %key_quarter_3

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:13 %assoc_mem_quarter_3_addr = getelementptr i64 %assoc_mem_quarter_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="assoc_mem_quarter_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:14 %match_quarter_3 = load i5 %assoc_mem_quarter_3_addr

]]></Node>
<StgValue><ssdm name="match_quarter_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:5 %match_quarter_0 = load i5 %assoc_mem_quarter_0_addr

]]></Node>
<StgValue><ssdm name="match_quarter_0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:8 %match_quarter_1 = load i5 %assoc_mem_quarter_1_addr

]]></Node>
<StgValue><ssdm name="match_quarter_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:11 %match_quarter_2 = load i5 %assoc_mem_quarter_2_addr

]]></Node>
<StgValue><ssdm name="match_quarter_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:14 %match_quarter_3 = load i5 %assoc_mem_quarter_3_addr

]]></Node>
<StgValue><ssdm name="match_quarter_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:15 %and_ln121 = and i64 %match_quarter_0, i64 %match_quarter_2

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:16 %and_ln121_1 = and i64 %match_quarter_1, i64 %match_quarter_3

]]></Node>
<StgValue><ssdm name="and_ln121_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:17 %match = and i64 %and_ln121_1, i64 %and_ln121

]]></Node>
<StgValue><ssdm name="match"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:18 %icmp_ln93 = icmp_eq  i64 %match, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hash_lookupPmjPbPj.exit:19 %br_ln93 = br i1 %icmp_ln93, void %.preheader.preheader, void %.critedge50

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln99 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0 %upper_ptr = phi i32 %upper_ptr_1, void, i32 64, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="upper_ptr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1 %lower_ptr = phi i32 %lower_ptr_2, void, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="lower_ptr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2 %icmp_ln99 = icmp_sgt  i32 %upper_ptr, i32 %lower_ptr

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3 %br_ln99 = br i1 %icmp_ln99, void %_Z14one_hot_decodem.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln101 = add i32 %lower_ptr, i32 %upper_ptr

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln101, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %sub_ln101 = sub i32 0, i32 %add_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln101_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln101, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln101_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="31">
<![CDATA[
:6 %zext_ln101 = zext i31 %lshr_ln101_1

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %sub_ln101_1 = sub i32 0, i32 %zext_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %lshr_ln101_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln101, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln101_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="31">
<![CDATA[
:9 %zext_ln101_1 = zext i31 %lshr_ln101_2

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %ptr = select i1 %tmp, i32 %sub_ln101_1, i32 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="ptr"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:11 %tobool_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %match, i32 %ptr

]]></Node>
<StgValue><ssdm name="tobool_i_i"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %lower_ptr_1 = add i32 %ptr, i32 1

]]></Node>
<StgValue><ssdm name="lower_ptr_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13 %upper_ptr_1 = select i1 %tobool_i_i, i32 %upper_ptr, i32 %ptr

]]></Node>
<StgValue><ssdm name="upper_ptr_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %lower_ptr_2 = select i1 %tobool_i_i, i32 %lower_ptr_1, i32 %lower_ptr

]]></Node>
<StgValue><ssdm name="lower_ptr_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln99 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32">
<![CDATA[
_Z14one_hot_decodem.exit.i:0 %trunc_ln96 = trunc i32 %upper_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z14one_hot_decodem.exit.i:1 %addr = add i6 %trunc_ln96, i6 63

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14one_hot_decodem.exit.i:2 %icmp_ln124 = icmp_eq  i32 %upper_ptr, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14one_hot_decodem.exit.i:3 %br_ln124 = br i1 %icmp_ln124, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, void %.critedge50

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.critedge50:0 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="6">
<![CDATA[
_Z12assoc_lookupP11assoc_mem_tjPjPb.exit:0 %zext_ln128 = zext i6 %addr

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z12assoc_lookupP11assoc_mem_tjPjPb.exit:1 %assoc_mem_value_addr = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="assoc_mem_value_addr"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="6">
<![CDATA[
_Z12assoc_lookupP11assoc_mem_tjPjPb.exit:2 %assoc_mem_value_load = load i6 %assoc_mem_value_addr

]]></Node>
<StgValue><ssdm name="assoc_mem_value_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="6">
<![CDATA[
_Z12assoc_lookupP11assoc_mem_tjPjPb.exit:2 %assoc_mem_value_load = load i6 %assoc_mem_value_addr

]]></Node>
<StgValue><ssdm name="assoc_mem_value_load"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
_Z12assoc_lookupP11assoc_mem_tjPjPb.exit:3 %br_ln151 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i5 %add_ln12_1, void %.split, i5 0, void %.critedge50

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %hashed_8 = phi i32 %hashed_11, void %.split, i32 0, void %.critedge50

]]></Node>
<StgValue><ssdm name="hashed_8"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln12_1 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln12_1 = icmp_eq  i5 %i_1, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln12 = br i1 %icmp_ln12_1, void %.split, void %_Z7my_hashm.exit.i39

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %i_1_cast = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:2 %lshr_ln13_1 = lshr i64 %zext_ln10, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln13_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64">
<![CDATA[
.split:3 %trunc_ln13_1 = trunc i64 %lshr_ln13_1

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1">
<![CDATA[
.split:4 %zext_ln13_1 = zext i1 %trunc_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %hashed_9 = add i32 %hashed_8, i32 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="hashed_9"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %shl_ln14_1 = shl i32 %hashed_9, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %hashed_10 = add i32 %shl_ln14_1, i32 %hashed_9

]]></Node>
<StgValue><ssdm name="hashed_10"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:8 %lshr_ln15_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln15_1"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="26">
<![CDATA[
.split:9 %zext_ln15_1 = zext i26 %lshr_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %hashed_11 = xor i32 %zext_ln15_1, i32 %hashed_10

]]></Node>
<StgValue><ssdm name="hashed_11"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:0 %empty_55 = trunc i32 %hashed_8

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="23" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:1 %trunc_ln17_5 = trunc i32 %hashed_8

]]></Node>
<StgValue><ssdm name="trunc_ln17_5"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_Z7my_hashm.exit.i39:2 %shl_ln17_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:3 %trunc_ln17_6 = trunc i32 %hashed_8

]]></Node>
<StgValue><ssdm name="trunc_ln17_6"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:4 %trunc_ln17_7 = trunc i32 %hashed_8

]]></Node>
<StgValue><ssdm name="trunc_ln17_7"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_Z7my_hashm.exit.i39:5 %trunc_ln17_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_7, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln17_3"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z7my_hashm.exit.i39:6 %hashed_6 = add i26 %shl_ln17_1, i26 %empty_55

]]></Node>
<StgValue><ssdm name="hashed_6"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z7my_hashm.exit.i39:7 %add_ln11_1 = add i15 %trunc_ln17_3, i15 %trunc_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:8 %trunc_ln18_1 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed_6, i32 11, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z7my_hashm.exit.i39:9 %hashed_13 = xor i15 %trunc_ln18_1, i15 %add_ln11_1

]]></Node>
<StgValue><ssdm name="hashed_13"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i39:10 %zext_ln28 = zext i15 %hashed_13

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z7my_hashm.exit.i39:11 %hash_table_addr_1 = getelementptr i33 %hash_table, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="hash_table_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i39:12 %lookup_1 = load i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="lookup_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="15">
<![CDATA[
_Z7my_hashm.exit.i39:12 %lookup_1 = load i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="lookup_1"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_Z7my_hashm.exit.i39:13 %valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_1, i32 32

]]></Node>
<StgValue><ssdm name="valid_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z7my_hashm.exit.i39:14 %br_ln31 = br i1 %valid_1, void %.critedge51, void %_Z11hash_insertPmjjPb.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="12" op_3_bw="20">
<![CDATA[
.critedge51:0 %or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i20, i1 1, i12 %nextCode_read, i20 %key_read

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="33" op_1_bw="15" op_2_bw="0">
<![CDATA[
.critedge51:1 %store_ln34 = store i33 %or_ln, i15 %hash_table_addr_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.critedge51:2 %br_ln0 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11hash_insertPmjjPb.exit:0 %tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %assoc_mem_fill_read_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11hash_insertPmjjPb.exit:1 %icmp_ln79 = icmp_eq  i26 %tmp_4, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hash_insertPmjjPb.exit:2 %br_ln79 = br i1 %icmp_ln79, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln80 = zext i32 %assoc_mem_fill_read_1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %shl_ln80 = shl i64 1, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="shl_ln80"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %or_ln80 = or i64 %match_quarter_0, i64 %shl_ln80

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:3 %store_ln80 = store i64 %or_ln80, i5 %assoc_mem_quarter_0_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %or_ln81 = or i64 %match_quarter_1, i64 %shl_ln80

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:5 %store_ln81 = store i64 %or_ln81, i5 %assoc_mem_quarter_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %or_ln82 = or i64 %match_quarter_2, i64 %shl_ln80

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:7 %store_ln82 = store i64 %or_ln82, i5 %assoc_mem_quarter_2_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %or_ln83 = or i64 %match_quarter_3, i64 %shl_ln80

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:9 %store_ln83 = store i64 %or_ln83, i5 %assoc_mem_quarter_3_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %assoc_mem_value_addr_1 = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="assoc_mem_value_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
:11 %store_ln84 = store i12 %nextCode_read, i6 %assoc_mem_value_addr_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %add_ln85 = add i32 %assoc_mem_fill_read_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln124" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="and_ln47" val="0"/>
<literal name="icmp_ln93" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln87 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:0 %result_write_assign = phi i12 0, void %.critedge51, i12 0, void, i12 0, void %_Z11hash_insertPmjjPb.exit, i12 %assoc_mem_value_load, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i12 %value, void %_Z7my_hashm.exit.i

]]></Node>
<StgValue><ssdm name="result_write_assign"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:1 %hit_write_assign = phi i1 0, void %.critedge51, i1 0, void, i1 0, void %_Z11hash_insertPmjjPb.exit, i1 1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i1 1, void %_Z7my_hashm.exit.i

]]></Node>
<StgValue><ssdm name="hit_write_assign"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:2 %phi_ln158 = phi i32 %assoc_mem_fill_read_1, void %.critedge51, i32 %add_ln85, void, i32 %assoc_mem_fill_read_1, void %_Z11hash_insertPmjjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z7my_hashm.exit.i

]]></Node>
<StgValue><ssdm name="phi_ln158"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="12">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:3 %zext_ln145 = zext i12 %result_write_assign

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="65" op_0_bw="65" op_1_bw="32">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:4 %mrv_s = insertvalue i65 <undef>, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="65" op_0_bw="65" op_1_bw="1">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:5 %mrv_1 = insertvalue i65 %mrv_s, i1 %hit_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="65" op_0_bw="65" op_1_bw="32">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:6 %mrv_2 = insertvalue i65 %mrv_1, i32 %phi_ln158

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="65">
<![CDATA[
_Z12assoc_insertP11assoc_mem_tjjPb.exit:7 %ret_ln158 = ret i65 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln158"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
