// Seed: 2776951400
module module_0 (
    input logic id_0,
    output id_1
    , id_18,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output logic id_15,
    input logic id_16,
    output id_17
);
  logic id_19;
  assign id_8 = id_19;
  always @(id_0 or id_18) id_2 <= 1'b0;
  supply1 id_20, id_21;
  logic id_22;
  initial begin
    id_2 <= 1;
  end
  logic id_23;
  assign id_20[1] = id_5;
endmodule
