{"vcs1":{"timestamp_begin":1769498708.700903611, "rt":6.87, "ut":6.53, "st":0.19}}
{"vcselab":{"timestamp_begin":1769498715.621716194, "rt":0.35, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769498716.012181004, "rt":0.23, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498708.441521211}
{"VCS_COMP_START_TIME": 1769498708.441521211}
{"VCS_COMP_END_TIME": 1769498716.324823398}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350972}}
{"vcselab": {"peak_mem": 173708}}
