{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708456562211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708456562211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 19:16:02 2024 " "Processing started: Tue Feb 20 19:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708456562211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456562211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor_anpr -c mkr_vidor_anpr " "Command: quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor_anpr -c mkr_vidor_anpr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456562212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708456562464 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1708456562464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.sv(157) " "Verilog HDL warning at sdram_controller.sv(157): extended using \"x\" or \"z\"" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708456567558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.sv(351) " "Verilog HDL warning at sdram_controller.sv(351): extended using \"x\" or \"z\"" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708456567559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/ip/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomsm/source/repos/proj300/fpga/ip/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456567560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456567560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/ip/as4c4m16sa_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomsm/source/repos/proj300/fpga/ip/as4c4m16sa_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 as4c4m16sa_controller " "Found entity 1: as4c4m16sa_controller" {  } { { "../ip/as4c4m16sa_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/as4c4m16sa_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456567561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456567561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/rtl/mkr_vidor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomsm/source/repos/proj300/fpga/rtl/mkr_vidor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mkr_vidor " "Found entity 1: mkr_vidor" {  } { { "../rtl/mkr_vidor.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/rtl/mkr_vidor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456567562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456567562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkr_vidor_anpr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mkr_vidor_anpr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mkr_vidor_anpr " "Found entity 1: mkr_vidor_anpr" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456567563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456567563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mkr_vidor_anpr " "Elaborating entity \"mkr_vidor_anpr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708456567588 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDRAM_CLK " "Pin \"SDRAM_CLK\" is missing source" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 408 1072 1248 424 "SDRAM_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1708456567588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as4c4m16sa_controller as4c4m16sa_controller:inst1 " "Elaborating entity \"as4c4m16sa_controller\" for hierarchy \"as4c4m16sa_controller:inst1\"" {  } { { "mkr_vidor_anpr.bdf" "inst1" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 360 656 928 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708456567589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller as4c4m16sa_controller:inst1\|sdram_controller:sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"as4c4m16sa_controller:inst1\|sdram_controller:sdram_controller\"" {  } { { "../ip/as4c4m16sa_controller.sv" "sdram_controller" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/as4c4m16sa_controller.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708456567590 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dqm sdram_controller.sv(49) " "Output port \"dqm\" at sdram_controller.sv(49) has no driver" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708456567591 "|mkr_vidor_anpr|as4c4m16sa_controller:inst1|sdram_controller:sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkr_vidor mkr_vidor:inst " "Elaborating entity \"mkr_vidor\" for hierarchy \"mkr_vidor:inst\"" {  } { { "mkr_vidor_anpr.bdf" "inst" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 56 672 912 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708456567592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mkr_vidor.sv(42) " "Verilog HDL assignment warning at mkr_vidor.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/mkr_vidor.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/rtl/mkr_vidor.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708456567593 "|mkr_vidor_anpr|mkr_vidor:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sam_int_out mkr_vidor.sv(4) " "Output port \"sam_int_out\" at mkr_vidor.sv(4) has no driver" {  } { { "../rtl/mkr_vidor.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/rtl/mkr_vidor.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708456567594 "|mkr_vidor_anpr|mkr_vidor:inst"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[7\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[6\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[5\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[4\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[3\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[2\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[1\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MKR_GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"MKR_GPIO\[0\]\" and its non-tri-state driver." {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708456567940 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1708456567940 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_AREF " "bidirectional pin \"MKR_AREF\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 80 1072 1248 96 "MKR_AREF" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_ANALOG " "bidirectional pin \"MKR_ANALOG\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG\[6..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MKR_GPIO " "bidirectional pin \"MKR_GPIO\" has no driver" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708456567940 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708456567940 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MKR_GPIO~synth " "Node \"MKR_GPIO~synth\"" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO\[14..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708456568008 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1708456568008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CLK GND " "Pin \"SDRAM_CLK\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 408 1072 1248 424 "SDRAM_CLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[11\] GND " "Pin \"SDRAM_ADDR\[11\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[9\] GND " "Pin \"SDRAM_ADDR\[9\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[8\] GND " "Pin \"SDRAM_ADDR\[8\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[7\] GND " "Pin \"SDRAM_ADDR\[7\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[6\] GND " "Pin \"SDRAM_ADDR\[6\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[3\] GND " "Pin \"SDRAM_ADDR\[3\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[2\] GND " "Pin \"SDRAM_ADDR\[2\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[1\] GND " "Pin \"SDRAM_ADDR\[1\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[0\] GND " "Pin \"SDRAM_ADDR\[0\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 480 1072 1268 496 "SDRAM_ADDR\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 456 1072 1248 472 "SDRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 456 1072 1248 472 "SDRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[1\] GND " "Pin \"SDRAM_DQM\[1\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 600 1072 1258 616 "SDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[0\] GND " "Pin \"SDRAM_DQM\[0\]\" is stuck at GND" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 600 1072 1258 616 "SDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708456568008 "|mkr_vidor_anpr|SDRAM_DQM[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708456568008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708456568051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708456568353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.map.smsg " "Generated suppressed messages file C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456568380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708456568448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708456568448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708456568485 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708456568485 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708456568485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708456568485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708456568485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708456568500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 19:16:08 2024 " "Processing ended: Tue Feb 20 19:16:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708456568500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708456568500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708456568500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456568500 ""}
