# system info core on 2020.01.14.08:15:56
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1578986136
#
#
# Files generated for core on 2020.01.14.08:15:56
files:
filepath,kind,attributes,module,is_top
simulation/core.vhd,VHDL,,core,true
simulation/core_rst_controller.vhd,VHDL,,core,false
simulation/core_rst_controller_001.vhd,VHDL,,core,false
simulation/submodules/core_JTAG_console.vhd,VHDL,,core_JTAG_console,false
simulation/submodules/controle_onduleur.vhd,VHDL,,controle_onduleur,false
simulation/submodules/controle_hps_fpga.vhd,VHDL,,controle_onduleur,false
simulation/submodules/counter.vhd,VHDL,,controle_onduleur,false
simulation/submodules/lock_data.vhd,VHDL,,controle_onduleur,false
simulation/submodules/MLI.vhd,VHDL,,controle_onduleur,false
simulation/submodules/core_hps_0.v,VERILOG,,core_hps_0,false
simulation/submodules/core_identifiant_sys.v,VERILOG,,core_identifiant_sys,false
simulation/submodules/core_pio_led.vhd,VHDL,,core_pio_led,false
simulation/submodules/core_mm_interconnect_0.v,VERILOG,,core_mm_interconnect_0,false
simulation/submodules/core_irq_mapper.sv,SYSTEM_VERILOG,,core_irq_mapper,false
simulation/submodules/core_irq_mapper_001.sv,SYSTEM_VERILOG,,core_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/core_JTAG_console_timing_adt.sv,SYSTEM_VERILOG,,core_JTAG_console_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/core_JTAG_console_b2p_adapter.sv,SYSTEM_VERILOG,,core_JTAG_console_b2p_adapter,false
simulation/submodules/core_JTAG_console_p2b_adapter.sv,SYSTEM_VERILOG,,core_JTAG_console_p2b_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,core_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,core_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,core_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/core_hps_0_fpga_interfaces_f2h_cold_reset_req.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/core_hps_0_fpga_interfaces_h2f_mpu_events.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/core_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,core_hps_0_fpga_interfaces,false
simulation/submodules/core_hps_0_hps_io.v,VERILOG,,core_hps_0_hps_io,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/core_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_router,false
simulation/submodules/core_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_router_003,false
simulation/submodules/core_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/core_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_cmd_demux,false
simulation/submodules/core_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_cmd_mux,false
simulation/submodules/core_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_rsp_demux,false
simulation/submodules/core_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/core_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,core_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/core_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,core_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,core_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,core_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,core_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/core_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/core_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/core_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,core_hps_0_hps_io_border,false
simulation/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
core.JTAG_console,core_JTAG_console
core.JTAG_console.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
core.JTAG_console.timing_adt,core_JTAG_console_timing_adt
core.JTAG_console.fifo,altera_avalon_sc_fifo
core.JTAG_console.b2p,altera_avalon_st_bytes_to_packets
core.JTAG_console.p2b,altera_avalon_st_packets_to_bytes
core.JTAG_console.transacto,altera_avalon_packets_to_master
core.JTAG_console.b2p_adapter,core_JTAG_console_b2p_adapter
core.JTAG_console.p2b_adapter,core_JTAG_console_p2b_adapter
core.JTAG_console.rst_controller,altera_reset_controller
core.controle_onduleur_0,controle_onduleur
core.hps_0,core_hps_0
core.hps_0.fpga_interfaces,core_hps_0_fpga_interfaces
core.hps_0.hps_io,core_hps_0_hps_io
core.hps_0.hps_io.border,core_hps_0_hps_io_border
core.identifiant_sys,core_identifiant_sys
core.pio_led,core_pio_led
core.mm_interconnect_0,core_mm_interconnect_0
core.mm_interconnect_0.JTAG_console_master_translator,altera_merlin_master_translator
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_translator,altera_merlin_slave_translator
core.mm_interconnect_0.identifiant_sys_control_slave_translator,altera_merlin_slave_translator
core.mm_interconnect_0.pio_led_s1_translator,altera_merlin_slave_translator
core.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
core.mm_interconnect_0.JTAG_console_master_agent,altera_merlin_master_agent
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_agent,altera_merlin_slave_agent
core.mm_interconnect_0.identifiant_sys_control_slave_agent,altera_merlin_slave_agent
core.mm_interconnect_0.pio_led_s1_agent,altera_merlin_slave_agent
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.identifiant_sys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.identifiant_sys_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.pio_led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.pio_led_s1_agent_rdata_fifo,altera_avalon_sc_fifo
core.mm_interconnect_0.router,core_mm_interconnect_0_router
core.mm_interconnect_0.router_001,core_mm_interconnect_0_router
core.mm_interconnect_0.router_002,core_mm_interconnect_0_router
core.mm_interconnect_0.router_003,core_mm_interconnect_0_router_003
core.mm_interconnect_0.router_004,core_mm_interconnect_0_router_004
core.mm_interconnect_0.router_005,core_mm_interconnect_0_router_004
core.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
core.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
core.mm_interconnect_0.JTAG_console_master_limiter,altera_merlin_traffic_limiter
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
core.mm_interconnect_0.identifiant_sys_control_slave_burst_adapter,altera_merlin_burst_adapter
core.mm_interconnect_0.pio_led_s1_burst_adapter,altera_merlin_burst_adapter
core.mm_interconnect_0.cmd_demux,core_mm_interconnect_0_cmd_demux
core.mm_interconnect_0.cmd_demux_001,core_mm_interconnect_0_cmd_demux
core.mm_interconnect_0.cmd_demux_002,core_mm_interconnect_0_cmd_demux
core.mm_interconnect_0.cmd_mux,core_mm_interconnect_0_cmd_mux
core.mm_interconnect_0.cmd_mux_001,core_mm_interconnect_0_cmd_mux
core.mm_interconnect_0.cmd_mux_002,core_mm_interconnect_0_cmd_mux
core.mm_interconnect_0.rsp_demux,core_mm_interconnect_0_rsp_demux
core.mm_interconnect_0.rsp_demux_001,core_mm_interconnect_0_rsp_demux
core.mm_interconnect_0.rsp_demux_002,core_mm_interconnect_0_rsp_demux
core.mm_interconnect_0.rsp_mux,core_mm_interconnect_0_rsp_mux
core.mm_interconnect_0.rsp_mux_001,core_mm_interconnect_0_rsp_mux
core.mm_interconnect_0.rsp_mux_002,core_mm_interconnect_0_rsp_mux
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
core.mm_interconnect_0.controle_onduleur_0_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
core.mm_interconnect_0.avalon_st_adapter,core_mm_interconnect_0_avalon_st_adapter
core.mm_interconnect_0.avalon_st_adapter.error_adapter_0,core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
core.mm_interconnect_0.avalon_st_adapter_001,core_mm_interconnect_0_avalon_st_adapter_001
core.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
core.mm_interconnect_0.avalon_st_adapter_002,core_mm_interconnect_0_avalon_st_adapter_001
core.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
core.irq_mapper,core_irq_mapper
core.irq_mapper_001,core_irq_mapper_001
core.rst_controller,altera_reset_controller
core.rst_controller_001,altera_reset_controller
core.rst_controller_002,altera_reset_controller
core.rst_controller,altera_reset_controller
core.rst_controller_001,altera_reset_controller
