HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.||top.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd'.||top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.||top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.||top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.||top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/52||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/83||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/85||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/87||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/89||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/91||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/93||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/95||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/97||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/99||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/101||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/103||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/105||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/107||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/109||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/115||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/117||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/125||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/127||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/129||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/131||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/133||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/135||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/137||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/141||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/143||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/145||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/147||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/149||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/151||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/153||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/155||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/157||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/159||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/161||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/163||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/165||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/167||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/169||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/171||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/173||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/175||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/177||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/179||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/181||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/183||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/185||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/187||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/189||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/191||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/193||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/195||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/197||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/199||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/201||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/203||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/205||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/207||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/209||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/211||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/213||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/215||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/217||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/219||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/221||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/223||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/261||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/263||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/265||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/267||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/269||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/271||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/273||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/275||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/277||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/279||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/281||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/283||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/285||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/287||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/289||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/291||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/293||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/295||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/297||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/299||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/301||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/303||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/305||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/307||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/309||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/311||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/313||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/315||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/317||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/319||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/321||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/323||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/325||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/327||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/329||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/331||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/333||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/335||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/337||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/339||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/341||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/343||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/345||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/347||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/351||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/353||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/355||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/357||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/359||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/361||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/363||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/365||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/367||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/369||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/371||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/373||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/375||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/377||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/379||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/381||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/383||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/385||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/387||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/389||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/391||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/393||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/395||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/397||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/399||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/401||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG238||@W:Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/433||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/442||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/443||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/444||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/445||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/446||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/447||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/448||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=8||top.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/450||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/451||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/452||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CG794||@N: Using module cmn_uart from library work||top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/474||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CL169||@W:Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.||top.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/482||CLK_GEN.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=8||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of rgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CL169||@W:Pruning unused register startb_d1. Make sure that there are no unused intermediate registers.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||OSCILLATOR_COUNTER.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/149
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||OSCILLATOR_COUNTER.v(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/124
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/509||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/510||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/511||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/518||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/519||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/520||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/521||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/523||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/524||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CG794||@N: Using module serial_eeprom_if from library work||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||EEPROM_OPB_IF.v(99);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/99
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 16 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=24||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=24||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=24||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GPIO_FREE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||GPIO.v(522);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/522
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DEBUG_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||GPIO.v(508);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/508
Implementation;Synthesis||CL113||@W:Feedback mux created for signal ADCSELMUX_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||GPIO.v(499);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/499
Implementation;Synthesis||CL177||@W:Sharing sequential element ADCSELMUX_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||GPIO.v(499);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/499
Implementation;Synthesis||CL113||@W:Feedback mux created for signal CCHL_IF_REG[31:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||GPIO.v(484);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/484
Implementation;Synthesis||CL113||@W:Feedback mux created for signal EXT_BRAKE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||GPIO.v(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/475
Implementation;Synthesis||CL177||@W:Sharing sequential element EXT_BRAKE_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||GPIO.v(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/475
Implementation;Synthesis||CL113||@W:Feedback mux created for signal MAINS_LEVEL_IF_REG[31:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||GPIO.v(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/464
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SERVICE_PENDANT_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||GPIO.v(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/455
Implementation;Synthesis||CL177||@W:Sharing sequential element SERVICE_PENDANT_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/607||GPIO.v(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/455
Implementation;Synthesis||CL113||@W:Feedback mux created for signal STAND_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||GPIO.v(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/443
Implementation;Synthesis||CL113||@W:Feedback mux created for signal LIFT_96V_IF_REG[30:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||GPIO.v(424);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/424
Implementation;Synthesis||CL113||@W:Feedback mux created for signal LIFT_MOTOR_SENSOR_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||GPIO.v(410);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/410
Implementation;Synthesis||CL177||@W:Sharing sequential element LIFT_MOTOR_SENSOR_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||GPIO.v(410);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/410
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SPD_EMOPS_IF_REG[31:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||GPIO.v(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/392
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SPD_DMD_IF_REG[31:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||GPIO.v(376);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/376
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_BRAKE_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||GPIO.v(362);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/362
Implementation;Synthesis||CL177||@W:Sharing sequential element GANTRY_BRAKE_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/615||GPIO.v(362);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/362
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_96V_IF_REG[30:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||GPIO.v(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/306
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_EMOPS_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||GPIO.v(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/294
Implementation;Synthesis||CL177||@W:Sharing sequential element GANTRY_EMOPS_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||GPIO.v(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/294
Implementation;Synthesis||CL113||@W:Feedback mux created for signal POWER_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||GPIO.v(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/281
Implementation;Synthesis||CL177||@W:Sharing sequential element POWER_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||GPIO.v(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/281
Implementation;Synthesis||CL250||@W:All reachable assignments to GANTRY_96V_IF_REG[30:24] assign 0, register removed by optimization||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||GPIO.v(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/306
Implementation;Synthesis||CL250||@W:All reachable assignments to SPD_DMD_IF_REG[31:22] assign 0, register removed by optimization||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||GPIO.v(376);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/376
Implementation;Synthesis||CL250||@W:All reachable assignments to SPD_EMOPS_IF_REG[31:24] assign 0, register removed by optimization||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||GPIO.v(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/392
Implementation;Synthesis||CL250||@W:All reachable assignments to LIFT_96V_IF_REG[30:21] assign 0, register removed by optimization||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||GPIO.v(424);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/424
Implementation;Synthesis||CL250||@W:All reachable assignments to STAND_IF_REG[31:18] assign 0, register removed by optimization||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/625||GPIO.v(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/443
Implementation;Synthesis||CL250||@W:All reachable assignments to MAINS_LEVEL_IF_REG[31:17] assign 0, register removed by optimization||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||GPIO.v(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/464
Implementation;Synthesis||CL250||@W:All reachable assignments to CCHL_IF_REG[31:21] assign 0, register removed by optimization||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/627||GPIO.v(484);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/484
Implementation;Synthesis||CL250||@W:All reachable assignments to DEBUG_IF_REG[31:20] assign 0, register removed by optimization||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||GPIO.v(508);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/508
Implementation;Synthesis||CL250||@W:All reachable assignments to GPIO_FREE_IF_REG[31:16] assign 0, register removed by optimization||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||GPIO.v(522);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/522
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||GPIO.v(540);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/540
Implementation;Synthesis||CG238||@W:Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||MSSB_IF.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/262
Implementation;Synthesis||CG794||@N: Using module cmn_uart from library work||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/641||MSSB_IF.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/643||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/646||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/647||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/648||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/649||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/650||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/651||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/655||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/657||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/658||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/659||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/661||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/662||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/663||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/664||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/665||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/667||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/669||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/671||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 2 of mssb_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/673||MSSB_IF.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/210
Implementation;Synthesis||CG794||@N: Using module cmn_pwm from library work||top.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/680||cmn_pwm_wrapper.v(303);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/303
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/682||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/683||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/684||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/685||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/686||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/687||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/688||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/689||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/691||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/693||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/697||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/705||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of sync_cntr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/711||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||cmn_pwm_wrapper.v(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/200
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||cmn_pwm_wrapper.v(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/200
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/719||cmn_pwm_wrapper.v(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/722||MSSB_IF.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||MSSB_IF.v(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/30
Implementation;Synthesis||CL159||@N: Input SHUNT_EN_CNT_RE is unused.||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/730||GPIO.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/55
Implementation;Synthesis||CL190||@W:Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/733||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/734||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL159||@N: Input OPB_CLK is unused.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/735||FPGA_WD.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/20
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/738||DAC_DACx0504_IF.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/745||DAC_DACx0504_IF.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/19
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||DAC_DACx0504_IF.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit conv_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/753||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL190||@W:Optimizing register bit conv_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/754||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/755||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/756||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of time_out_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of conv_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine status||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/768||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||top.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/795||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/796||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/797||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/798||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/799||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/800||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/801||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL169||@W:Pruning unused register time_out_count[5:0]. Make sure that there are no unused intermediate registers.||top.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/802||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/803||ADC_ADS8864_IF.v(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||ADC_ADS8864_IF.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/60
Implementation;Synthesis||CL246||@W:Input port bits 27 to 24 of EEP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/809||EEPROM_OPB_IF.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input EEP_RE is unused.||top.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/810||EEPROM_OPB_IF.v(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/8
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/815||OSCILLATOR_COUNTER.v(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/820||CLK_GEN.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/821||CLK_GEN.v(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/828||opb_emu_target.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\opb_emu_target.v'/linenumber/130
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/836||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/839||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/840||msg_write.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/74
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.||top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/884||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/885||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.||top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/886||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd'.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.||top.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/888||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.||top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/889||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/892||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_pwm.rtl.||top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/893||cmn_pwm.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/24
Implementation;Synthesis||CD326||@W:Port half_period_strobe of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/894||cmn_pwm.vhd(236);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/236
Implementation;Synthesis||CD638||@W:Signal enable is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/895||cmn_pwm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/896||cmn_pwm.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal pd_pwm6_out_n is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/897||cmn_pwm.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal en_pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/898||cmn_pwm.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal not_used is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/899||cmn_pwm.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/67
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_deadband.rtl.||top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/900||cmn_deadband.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/45
Implementation;Synthesis||CD231||@N: Using onehot encoding for type db_state_type. For example, enumeration db_state_00 is mapped to "10000".||top.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/901||cmn_deadband.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing work.ph_pwm.behavioral.||top.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/905||PH_PWM.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.simple_ph_pwm.behavioral.||top.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/909||SIMPLE_PH_PWM.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_debouncer.rtl.||top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/913||cmn_debouncer.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register sync_mot_pwm_param45_3(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/919||cmn_pwm.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/195
Implementation;Synthesis||CL169||@W:Pruning unused register sync_mot_pwm_param23_3(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/920||cmn_pwm.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/195
Implementation;Synthesis||CL169||@W:Pruning unused register sync_mot_pwm_param01_3(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/921||cmn_pwm.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/195
Implementation;Synthesis||CL169||@W:Pruning unused register valid_mot_pwm_param45_4(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/922||cmn_pwm.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/167
Implementation;Synthesis||CL169||@W:Pruning unused register valid_mot_pwm_param23_4(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/923||cmn_pwm.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/167
Implementation;Synthesis||CL169||@W:Pruning unused register valid_mot_pwm_param01_6(9 downto 0). Make sure that there are no unused intermediate registers.||top.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/924||cmn_pwm.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/167
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_uart.rtl.||top.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/928||cmn_uart.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/42
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".||top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/929||cmn_uart.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/127
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_states.||top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/930||cmn_uart.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/142
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/931||cmn_uart.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/280
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/932||cmn_uart.vhd(468);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/468
Implementation;Synthesis||CL169||@W:Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/935||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/936||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CD630||@N: Synthesizing work.serial_eeprom_if.rtl.||top.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/938||serial_eeprom_if.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/28
Implementation;Synthesis||CD231||@N: Using onehot encoding for type eeprom_cycle_state_type. For example, enumeration idle is mapped to "100000000000".||top.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/939||serial_eeprom_if.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/53
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/940||serial_eeprom_if.vhd(298);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/298
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_uart.rtl.||top.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/946||cmn_uart.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/42
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".||top.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/947||cmn_uart.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/127
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_states.||top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/948||cmn_uart.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/142
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/949||cmn_uart.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/280
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/950||cmn_uart.vhd(468);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/468
Implementation;Synthesis||CL169||@W:Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/953||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/954||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_rx_state.||top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/957||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_rx_state||top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/964||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_tx_state.||top.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/965||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_tx_state||top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/973||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL159||@N: Input uart_active is unused.||top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/974||cmn_uart.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/67
Implementation;Synthesis||CL190||@W:Optimizing register bit bit_cntr(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/977||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of bit_cntr(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/978||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register eeprom_cycle_state.||top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/979||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine eeprom_cycle_state||top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/994||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of eeprom_inst(3 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/995||serial_eeprom_if.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/40
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_rx_state.||top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/998||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_rx_state||top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1005||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_tx_state.||top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1006||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_tx_state||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1014||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL159||@N: Input uart_active is unused.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1015||cmn_uart.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/67
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of debounce_cntr(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1020||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of debounce_cntr(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1021||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1022||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of debounce_cntr(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1023||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1024||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of debounce_cntr(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1025||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register DB_STATE.||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1032||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||CL159||@N: Input pulse_200us is unused.||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1042||cmn_pwm.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input mot_pwm_param01 is unused.||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1043||cmn_pwm.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input mot_pwm_param23 is unused.||top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1044||cmn_pwm.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input mot_pwm_param45 is unused.||top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1045||cmn_pwm.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/48
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1165||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1166||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1185||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1186||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. ||top.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1187||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. ||top.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1188||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. ||top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1189||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1190||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_counter[5:0] is being ignored due to limitations in architecture. ||top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1191||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1192||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1193||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1194||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. ||top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1195||cmn_uart.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. ||top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1196||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. ||top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1197||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. ||top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1198||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. ||top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1199||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. ||top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1200||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1201||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1202||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance eeprom_0.eeprom_if_0.bit_cntr[3:0] is being ignored due to limitations in architecture. ||top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1203||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_aq_low[1:0] is being ignored due to limitations in architecture. ||top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1204||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_aq_high[1:0] is being ignored due to limitations in architecture. ||top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1205||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ram_wr_pt[9:0] is being ignored due to limitations in architecture. ||top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1206||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ram_wr_clk is being ignored due to limitations in architecture. ||top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1207||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.data_count[10:0] is being ignored due to limitations in architecture. ||top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1208||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ADC_CNVST is being ignored due to limitations in architecture. ||top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1209||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ADC_SCLK_en is being ignored due to limitations in architecture. ||top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1210||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.sdout_buf[15:0] is being ignored due to limitations in architecture. ||top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1211||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.conv_count[5:0] is being ignored due to limitations in architecture. ||top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1212||adc_ads8864_if.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_div_sd[15:0] is being ignored due to limitations in architecture. ||top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1213||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_div_aq[15:0] is being ignored due to limitations in architecture. ||top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1214||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.data_length[11:0] is being ignored due to limitations in architecture. ||top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1215||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance dac_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1216||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance dac_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1217||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. ||top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1218||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. ||top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1219||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. ||top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1220||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1221||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1222||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_counter[2:0] is being ignored due to limitations in architecture. ||top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1223||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1224||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1225||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. ||top.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1226||cmn_uart.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. ||top.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1227||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. ||top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1228||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. ||top.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1229||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. ||top.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1230||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. ||top.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1231||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15:0] is being ignored due to limitations in architecture. ||top.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1232||simple_ph_pwm.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/87
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15:0] is being ignored due to limitations in architecture. ||top.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1233||simple_ph_pwm.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/60
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[15:0] is being ignored due to limitations in architecture. ||top.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1234||simple_ph_pwm.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/33
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction3 is being ignored due to limitations in architecture. ||top.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1235||simple_ph_pwm.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/87
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction2 is being ignored due to limitations in architecture. ||top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1236||simple_ph_pwm.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/60
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction1 is being ignored due to limitations in architecture. ||top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1237||simple_ph_pwm.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/33
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.pwm_out[2:0] is being ignored due to limitations in architecture. ||top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1238||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||FX1171||@N: Found instance lift_mot_if_0.pwm_0.i_brk_pwm.start_timer[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1239||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO156||@W:RAM ram_1[15:0] removed due to constant propagation. ||top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1246||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance PA_RADDR[9:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1253||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1254||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance mem[7:0] (in view: work.afifo_8s_2s_8s_2s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1255||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1_reg[15:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1256||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1[23:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1257||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1258||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1259||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1260||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1261||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1262||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1263||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1264||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1265||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1266||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1267||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1268||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1269||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1270||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1271||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1272||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1273||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1274||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1275||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN115||@N: Removing instance pulse200khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1276||clk_gen.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance clk_16khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1277||clk_gen.v(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/131
Implementation;Synthesis||BN115||@N: Removing instance pulse2mhz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1278||clk_gen.v(101);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/101
Implementation;Synthesis||BN362||@N: Removing sequential instance PA_RADDR[3:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1279||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN115||@N: Removing instance i_brk_deadband (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.||top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1280||cmn_pwm.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1281||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1282||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1283||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1284||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1285||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1286||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1287||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1288||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1289||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1290||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1291||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1292||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1293||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1294||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1295||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1296||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1297||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1298||cmn_pwm.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/213
Implementation;Synthesis||BN115||@N: Removing instance i_brk_deadband (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.||top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1299||cmn_pwm.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1300||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1301||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1302||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1303||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1304||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1305||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1306||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1307||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1308||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1309||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1310||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1311||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1312||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1313||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1314||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1315||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1316||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1317||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1318||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1319||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN115||@N: Removing instance i_brk_filt (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.||top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1320||cmn_pwm.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/108
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1321||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1322||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1323||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1324||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1325||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1326||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1327||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1328||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1329||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1330||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1331||cmn_pwm.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1332||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_brk_filt (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.||top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1333||cmn_pwm.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/108
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1334||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1335||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1336||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1337||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1338||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1339||simple_ph_pwm.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/114
Implementation;Synthesis||FP130||@N: Promoting Net RESET_N_arst on CLKINT  I_1 ||top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1340||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FPGA_100M_CLK on CLKINT  I_2 ||top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1341||null;null
Implementation;Synthesis||FP130||@N: Promoting Net lift_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1342||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1343||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk2_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1344||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk3_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1345||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk3_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1346||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk1_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1347||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk1_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1348||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk2_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1349||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dac_0.sclk.clkout on CLKINT  I_2 ||top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1350||null;null
Implementation;Synthesis||FP130||@N: Promoting Net adc_0.sclk.CLK_OUT on CLKINT  I_2 ||top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1351||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_gen_0.pulse2khz_div.CLK_OUT on CLKINT  I_2 ||top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1352||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DBUG_HEADER10 on CLKINT  I_3 ||top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1353||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_gen_0.wdclk_div.CLK_OUT on CLKINT  I_2 ||top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1354||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist top ||top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1355||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top|FPGA_100M_CLK which controls 4076 sequential elements including clkgen_2khz.cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1425||clk_div.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_DIV.V'/linenumber/37
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock which controls 183 sequential elements including lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1426||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock which controls 105 sequential elements including gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1427||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock which controls 105 sequential elements including gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1428||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock which controls 105 sequential elements including gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1429||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock which controls 105 sequential elements including gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1430||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock which controls 105 sequential elements including gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1431||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock which controls 105 sequential elements including gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1432||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_10|N_17_inferred_clock which controls 183 sequential elements including gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1433||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_9|N_17_inferred_clock which controls 102 sequential elements including dac_0.data_in_ram.ram[23:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1434||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MT530||@W:Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock which controls 16 sequential elements including adc_0.data_in_ram.ram[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1435||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MT530||@W:Found inferred clock top|DBUG_HEADER10 which controls 13 sequential elements including osc_counter_0.opb_fifo_inst.o_rempty. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1436||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1438||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.||top.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1497||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)); safe FSM implementation is not required.||top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1504||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_1(verilog)); safe FSM implementation is not required.||top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1516||mssb_if.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/92
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)); safe FSM implementation is not required.||top.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1523||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_0(verilog)); safe FSM implementation is not required.||top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1535||mssb_if.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/92
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_8(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1543||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1551||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1559||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1572||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1585||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1598||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1611||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1624||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1637||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1650||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1658||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1666||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1692||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1757||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1758||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1760||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1761||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1763||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1765||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1766||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1768||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1769||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1770||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1772||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1773||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1775||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1776||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1777||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1779||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1780||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1782||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1783||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1784||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1786||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1787||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1789||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1790||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1791||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1793||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1794||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1796||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1797||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1798||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1800||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1801||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1803||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1804||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1805||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1807||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1808||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1810||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1811||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1813||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1814||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1816||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1818||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1819||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||MO231||@N: Found counter in view:work.OSCILLATOR_COUNTER(verilog) instance count_data[15:0] ||top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1824||oscillator_counter.v(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/65
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_ADS8864_IF(verilog) instance data_count[10:0] ||top.srr(1872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1872||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_ADS8864_IF(verilog) instance conv_count[5:0] ||top.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1873||adc_ads8864_if.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||FX107||@W:RAM data_in_ram.ram[15:0] (in view: work.ADC_ADS8864_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1874||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[9] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1875||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[6] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1876||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[2] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1877||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[4] because it is equivalent to instance adc_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1878||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[12] because it is equivalent to instance adc_0.sp[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1879||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.||top.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1886||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||MO231||@N: Found counter in view:work.DAC_DACx0504_IF(verilog) instance bit_count[4:0] ||top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1887||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||FX107||@W:RAM opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1888||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)).||top.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1889||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance opb_fifo_inst.mem[23:0]||top.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1890||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX107||@W:RAM data_in_ram.ram[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1891||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MO231||@N: Found counter in view:work.GPIO(verilog) instance LFT_SHUNT_EN_CNT[31:0] ||top.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1892||gpio.v(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/347
Implementation;Synthesis||MO231||@N: Found counter in view:work.GPIO(verilog) instance GNT_SHUNT_EN_CNT[31:0] ||top.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1893||gpio.v(334);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/334
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF(verilog)); safe FSM implementation is not required.||top.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1898||mssb_if.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/92
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance mssb_error_bytes[31:0] ||top.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1899||mssb_if.v(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/196
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance mssb_recv_bytes[31:0] ||top.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1900||mssb_if.v(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/172
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance actual_trans_bytes[19:0] ||top.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1901||mssb_if.v(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/144
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_OUT_EXPECTED[7:0] ||top.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1902||mssb_if.v(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/184
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_IN[7:0] ||top.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1903||mssb_if.v(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/119
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1910||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_7(verilog) instance act_test_duration[15:0] ||top.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1923||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_7(verilog))||top.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1924||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1932||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_0(behavioral) instance PWM_counter[8:0]  ||top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1933||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.SIMPLE_PH_PWM_0(behavioral) instance counter1[15:0]  ||top.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1934||simple_ph_pwm.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/33
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_1_0(rtl) instance debounce_cntr[27:0] ||top.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1935||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_6(verilog) instance act_test_duration[15:0] ||top.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1941||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_6(verilog))||top.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1942||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_1(behavioral) instance PWM_counter[8:0]  ||top.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1943||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1951||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_1(rtl) instance debounce_cntr[27:0] ||top.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1952||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_5(verilog) instance act_test_duration[15:0] ||top.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1958||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_5(verilog))||top.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1959||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_2(behavioral) instance PWM_counter[8:0]  ||top.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1960||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1968||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_2(rtl) instance debounce_cntr[27:0] ||top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1969||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_4(verilog) instance act_test_duration[15:0] ||top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1975||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_4(verilog))||top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1976||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_3(behavioral) instance PWM_counter[8:0]  ||top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1977||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1985||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_3(rtl) instance debounce_cntr[27:0] ||top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1986||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_3(verilog) instance act_test_duration[15:0] ||top.srr(1992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1992||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_3(verilog))||top.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1993||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_4(behavioral) instance PWM_counter[8:0]  ||top.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1994||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2002||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_4(rtl) instance debounce_cntr[27:0] ||top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2003||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_2(verilog) instance act_test_duration[15:0] ||top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2009||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_2(verilog))||top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2010||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_5(behavioral) instance PWM_counter[8:0]  ||top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2011||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2019||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_5(rtl) instance debounce_cntr[27:0] ||top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2020||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_1(verilog) instance act_test_duration[15:0] ||top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2026||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_1(verilog))||top.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2027||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_6(behavioral) instance PWM_counter[8:0]  ||top.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2028||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2036||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_6(rtl) instance debounce_cntr[27:0] ||top.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2037||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_0(verilog) instance act_test_duration[15:0] ||top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2043||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_0(verilog))||top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2044||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2052||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_3_7(behavioral) instance PWM_counter[8:0]  ||top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2053||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.SIMPLE_PH_PWM_7(behavioral) instance counter1[15:0]  ||top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2054||simple_ph_pwm.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\SIMPLE_PH_PWM.vhd'/linenumber/33
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_1_7(rtl) instance debounce_cntr[27:0] ||top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2055||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2056||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).||top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2057||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2058||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2059||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).||top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2060||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2061||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] ||top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2067||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] ||top.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2077||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2084||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||BN132||@W:Removing instance adder_decode_0.ILIM_DAC_RE_d1 because it is equivalent to instance dac_0.opb_dummy_re. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2095||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.SHUNT_EN_CNT_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2104||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.GPIO_FREE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2105||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEBUG_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2106||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.ADCSELMUX_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2107||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.EXT_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2108||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.CCHL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2109||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.SERVICE_PENDANT_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2110||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.MAINS_LEVEL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2111||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.STAND_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2112||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.LIFT_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2113||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.SPD_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2114||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.LIFT_MOTOR_SENSOR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2115||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.SPD_DMD_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2116||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.GANTRY_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2117||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.GANTRY_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2118||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.GANTRY_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2119||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.PWR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2120||addr_decoder.v(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/265
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk1_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2124||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk2_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2125||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2126||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk1_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2127||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk2_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2128||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2129||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[21] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.||top.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2149||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[20] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.||top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2150||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[9] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.||top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2151||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.||top.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2152||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[7] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.||top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2153||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[8] (in view: work.top(verilog)) with 13 loads 1 time to improve timing.||top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2154||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[2] (in view: work.top(verilog)) with 99 loads 3 times to improve timing.||top.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2155||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[11] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.||top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2156||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[12] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.||top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2157||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[3] (in view: work.top(verilog)) with 64 loads 2 times to improve timing.||top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2158||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[1] (in view: work.top(verilog)) with 41 loads 3 times to improve timing.||top.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2159||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2196||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2197||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2198||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2199||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2200||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2201||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2202||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2203||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2204||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2205||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2206||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2207||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|FPGA_100M_CLK with period 10.00ns. Please declare a user-defined clock on port FPGA_100M_CLK.||top.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2217||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net lift_mot_if_0.clk_16khz_div.N_17_9.||top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2218||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_ret_if_0.clk_16khz_div.N_17_8.||top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2219||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_ret_if_0.clk_16khz_div.N_17_7.||top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2220||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_ret_if_0.clk_16khz_div.N_17_6.||top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2221||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_if_0.clk_16khz_div.N_17_5.||top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2222||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_if_0.clk_16khz_div.N_17_4.||top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2223||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_if_0.clk_16khz_div.N_17_3.||top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2224||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_10|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_mot_if_0.clk_16khz_div.N_17_2.||top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2225||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_9|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net dac_0.sclk.N_17_1.||top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2226||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net adc_0.ram_wr_clk.||top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2227||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.||top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2228||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 5 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
