{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678689926307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678689926309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:45:26 2023 " "Processing started: Mon Mar 13 14:45:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678689926309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678689926309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3 -c FPGA_EXP3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678689926309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678689926673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feqdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feqdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feqdev-behave " "Found design unit 1: feqdev-behave" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP3/feqdev.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927301 ""} { "Info" "ISGN_ENTITY_NAME" "1 feqdev " "Found entity 1: feqdev" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP3/feqdev.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4to7-behave " "Found design unit 1: decod4to7-behave" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP3/decoder4to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927319 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod4to7 " "Found entity 1: decod4to7" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP3/decoder4to7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behave " "Found design unit 1: counter-behave" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP3/counter0to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927336 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP3/counter0to7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod3to8-behave " "Found design unit 1: decod3to8-behave" {  } { { "decoder3to8.vhd" "" { Text "E:/FPGA_EXP3/decoder3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927353 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod3to8 " "Found entity 1: decod3to8" {  } { { "decoder3to8.vhd" "" { Text "E:/FPGA_EXP3/decoder3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "locker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file locker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 locker-behave " "Found design unit 1: locker-behave" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927381 ""} { "Info" "ISGN_ENTITY_NAME" "1 locker " "Found entity 1: locker" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3-bahave " "Found design unit 1: FPGA_EXP3-bahave" {  } { { "FPGA_EXP3.vhd" "" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927405 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3 " "Found entity 1: FPGA_EXP3" {  } { { "FPGA_EXP3.vhd" "" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_EXP3_tb-arch " "Found design unit 1: fpga_EXP3_tb-arch" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "E:/FPGA_EXP3/FPGA_EXP3_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927424 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_EXP3_tb " "Found entity 1: fpga_EXP3_tb" {  } { { "FPGA_EXP3_tb.vhd" "" { Text "E:/FPGA_EXP3/FPGA_EXP3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678689927424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678689927424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3 " "Elaborating entity \"FPGA_EXP3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678689927490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqdev feqdev:f " "Elaborating entity \"feqdev\" for hierarchy \"feqdev:f\"" {  } { { "FPGA_EXP3.vhd" "f" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678689927545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "FPGA_EXP3.vhd" "c" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678689927603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3to8 decod3to8:d1 " "Elaborating entity \"decod3to8\" for hierarchy \"decod3to8:d1\"" {  } { { "FPGA_EXP3.vhd" "d1" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678689927605 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "three decoder3to8.vhd(16) " "VHDL Process Statement warning at decoder3to8.vhd(16): signal \"three\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder3to8.vhd" "" { Text "E:/FPGA_EXP3/decoder3to8.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927611 "|FPGA_EXP3|decod3to8:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "locker locker:l " "Elaborating entity \"locker\" for hierarchy \"locker:l\"" {  } { { "FPGA_EXP3.vhd" "l" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678689927613 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf0 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf0\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf1 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf1\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf2 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf2\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf3 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf3\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf4 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf4\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf5 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf5\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927614 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf6 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf6\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_buf7 locker.vhd(18) " "VHDL Process Statement warning at locker.vhd(18): inferring latch(es) for signal or variable \"dat_buf7\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf0 locker.vhd(37) " "VHDL Process Statement warning at locker.vhd(37): signal \"dat_buf0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf1 locker.vhd(38) " "VHDL Process Statement warning at locker.vhd(38): signal \"dat_buf1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf2 locker.vhd(39) " "VHDL Process Statement warning at locker.vhd(39): signal \"dat_buf2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf3 locker.vhd(40) " "VHDL Process Statement warning at locker.vhd(40): signal \"dat_buf3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf4 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): signal \"dat_buf4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927618 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf5 locker.vhd(42) " "VHDL Process Statement warning at locker.vhd(42): signal \"dat_buf5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf6 locker.vhd(43) " "VHDL Process Statement warning at locker.vhd(43): signal \"dat_buf6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_buf7 locker.vhd(44) " "VHDL Process Statement warning at locker.vhd(44): signal \"dat_buf7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf7\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf7\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf7\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf7\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf7\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf7\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf7\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf7\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf6\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf6\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf6\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf6\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf6\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf6\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf6\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf6\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927620 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf5\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf5\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf5\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf5\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf5\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf5\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf5\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf5\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf4\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf4\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf4\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf4\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf4\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf4\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf4\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf4\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf3\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf3\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf3\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf3\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf3\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf3\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf3\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf3\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf2\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf2\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf2\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf2\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927622 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf2\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf2\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927624 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf2\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf2\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf1\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf1\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf1\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf1\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf1\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf1\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf1\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf1\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf0\[0\] locker.vhd(18) " "Inferred latch for \"dat_buf0\[0\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf0\[1\] locker.vhd(18) " "Inferred latch for \"dat_buf0\[1\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf0\[2\] locker.vhd(18) " "Inferred latch for \"dat_buf0\[2\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_buf0\[3\] locker.vhd(18) " "Inferred latch for \"dat_buf0\[3\]\" at locker.vhd(18)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP3/locker.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678689927625 "|FPGA_EXP3|locker:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4to7 decod4to7:d2 " "Elaborating entity \"decod4to7\" for hierarchy \"decod4to7:d2\"" {  } { { "FPGA_EXP3.vhd" "d2" { Text "E:/FPGA_EXP3/FPGA_EXP3.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678689927626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four decoder4to7.vhd(16) " "VHDL Process Statement warning at decoder4to7.vhd(16): signal \"four\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP3/decoder4to7.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678689927630 "|FPGA_EXP3|decod4to7:d2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678689928532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678689929561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678689929561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678689929813 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678689929813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678689929813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678689929813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678689930193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:45:30 2023 " "Processing ended: Mon Mar 13 14:45:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678689930193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678689930193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678689930193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678689930193 ""}
