

================================================================
== Vivado HLS Report for 'my_NN'
================================================================
* Date:           Sat Aug 26 16:58:51 2023

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sc_NN
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z100ffg1156-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  200.00|     29.93|       25.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    3|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                     |                |  Latency  |  Interval | Pipeline|
        |               Instance              |     Module     | min | max | min | max |   Type  |
        +-------------------------------------+----------------+-----+-----+-----+-----+---------+
        |StgValue_231_my_NN_NN_func_fu_2420   |my_NN_NN_func   |    0|    0|    0|    0|   none  |
        |StgValue_237_my_NN_out_func_fu_2870  |my_NN_out_func  |    0|    0|    0|    0|   none  |
        +-------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     48|       0|    3980|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|      75|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     48|      75|    4025|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------+---------+-------+---+------+
    |               Instance              |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +-------------------------------------+----------------+---------+-------+---+------+
    |StgValue_231_my_NN_NN_func_fu_2420   |my_NN_NN_func   |        0|     40|  0|  3980|
    |StgValue_237_my_NN_out_func_fu_2870  |my_NN_out_func  |        0|      8|  0|     0|
    +-------------------------------------+----------------+---------+-------+---+------+
    |Total                                |                |        0|     48|  0|  3980|
    +-------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |my_NN_n_V  |   9|          2|    3|          6|
    |x0         |   9|          2|   18|         36|
    |x1         |   9|          2|   18|         36|
    |x2         |   9|          2|   18|         36|
    |x3         |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |  45|         10|   75|        150|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |my_NN_n_V  |   3|   0|    3|          0|
    |x0         |  18|   0|   18|          0|
    |x1         |  18|   0|   18|          0|
    |x2         |  18|   0|   18|          0|
    |x3         |  18|   0|   18|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  75|   0|   75|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|U0        |  in |   18|   ap_none  |      U0      |    pointer   |
|U1        |  in |   18|   ap_none  |      U1      |    pointer   |
|U2        |  in |   18|   ap_none  |      U2      |    pointer   |
|CLK       |  in |    1| ap_ctrl_hs | my_NN::my_NN | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | my_NN::my_NN | return value |
|Y0        | out |   18|   ap_vld   |      Y0      |    pointer   |
|Y1        | out |   18|   ap_vld   |      Y1      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

