

================================================================
== Vivado HLS Report for 'sin_cos_range_redux_s'
================================================================
* Date:           Sun Oct 18 23:04:55 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  240|  940|  240|  940|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_big_mult_v3_94_17_s_fu_296  |big_mult_v3_94_17_s  |  529|  529|  529|  529|   none  |
        |grp_big_mult_v3small_fu_301     |big_mult_v3small     |  169|  169|  169|  169|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  234|  234|         3|          -|          -|    78|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   6397|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|     17|    1587|  10428|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    409|
|Register         |        -|      -|    2052|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       13|     17|    3639|  17234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      7|       3|     32|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+------+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+---------------------+---------+-------+-----+------+
    |grp_big_mult_v3_94_17_s_fu_296  |big_mult_v3_94_17_s  |        1|      4|  764|  5614|
    |grp_big_mult_v3small_fu_301     |big_mult_v3small     |        0|     13|  823|  4814|
    +--------------------------------+---------------------+---------+-------+-----+------+
    |Total                           |                     |        1|     17| 1587| 10428|
    +--------------------------------+---------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |hls_ref_4oPi_table_s_U  |sin_cos_range_redhbi  |        8|  0|   0|    10|  256|     1|         2560|
    |hls_cordic_ctab_tab_U   |sin_cos_range_redibs  |        4|  0|   0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |       12|  0|   0|   138|  382|     2|        18688|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |addr_V_fu_351_p2        |     +    |      0|  0|   12|          11|          12|
    |exp_fu_337_p2           |     +    |      0|  0|   12|          11|          12|
    |k_fu_527_p2             |     +    |      0|  0|    7|           7|           1|
    |p_Val2_27_fu_840_p2     |     +    |      0|  0|   76|          76|          76|
    |shift_1_fu_927_p2       |     +    |      0|  0|    7|          32|          32|
    |shift_2_fu_937_p2       |     +    |      0|  0|   32|          32|          32|
    |shift_5_fu_1033_p2      |     +    |      0|  0|    7|          32|           5|
    |shift_6_fu_1043_p2      |     +    |      0|  0|    7|          32|          32|
    |shift_7_fu_1053_p2      |     +    |      0|  0|   32|          32|          32|
    |shift_fu_917_p2         |     +    |      0|  0|    7|          32|           5|
    |tmp_13_fu_1165_p2       |     +    |      0|  0|   11|          11|           5|
    |tmp_6_fu_1122_p2        |     +    |      0|  0|   11|          11|           5|
    |tx_V_fu_794_p2          |     +    |      0|  0|   79|          79|          79|
    |ty_V_fu_812_p2          |     +    |      0|  0|   79|          79|          79|
    |tz_V_fu_866_p2          |     +    |      0|  0|   79|          79|          79|
    |op2_assign_fu_386_p2    |     -    |      0|  0|   12|          10|          12|
    |p_Val2_i3_fu_800_p2     |     -    |      0|  0|   79|           1|          79|
    |p_Val2_i9_fu_849_p2     |     -    |      0|  0|   77|           1|          77|
    |p_Val2_i_fu_782_p2      |     -    |      0|  0|   79|           1|          79|
    |phitmp_i1_fu_1177_p2    |     -    |      0|  0|   11|          10|          11|
    |phitmp_i_fu_1134_p2     |     -    |      0|  0|   11|          10|          11|
    |tmp_185_i_fu_473_p2     |     -    |      0|  0|   79|          78|          79|
    |sel_tmp1_i1_fu_1065_p2  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp1_i_fu_949_p2    |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_i1_fu_1160_p2  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_i_fu_1117_p2   |    and   |      0|  0|    1|           1|           1|
    |tmp15_fu_1059_p2        |    and   |      0|  0|    1|           1|           1|
    |tmp5_fu_943_p2          |    and   |      0|  0|    1|           1|           1|
    |x_s_V_fu_543_p2         |   ashr   |      0|  0|  242|          79|          79|
    |y_s_V_fu_537_p2         |   ashr   |      0|  0|  242|          79|          79|
    |c1_1_fu_1002_p3         |   ctlz   |      0|  0|   48|          32|           0|
    |c1_fu_886_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c2_1_fu_731_p3          |   ctlz   |      0|  0|   48|          32|           0|
    |c2_fu_655_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c3_1_fu_739_p3          |   ctlz   |      0|  0|   48|          32|           0|
    |c3_fu_663_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c4_1_fu_1010_p3         |   ctlz   |      0|  0|   48|          32|           0|
    |c4_fu_894_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |exitcond_i_fu_521_p2    |   icmp   |      0|  0|    3|           7|           7|
    |sel_tmp10_fu_1451_p2    |   icmp   |      0|  0|    2|           3|           1|
    |sel_tmp2_fu_1399_p2     |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp4_fu_1412_p2     |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp6_fu_1425_p2     |   icmp   |      0|  0|    2|           3|           4|
    |sel_tmp8_fu_1438_p2     |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp_fu_1386_p2      |   icmp   |      0|  0|    2|           3|           2|
    |tmp_197_i1_fu_1027_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_197_i_fu_911_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_200_i1_fu_1038_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_200_i_fu_922_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_203_i1_fu_1048_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_203_i_fu_932_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_206_i1_fu_1099_p2   |   icmp   |      0|  0|   27|          78|           1|
    |tmp_206_i_fu_983_p2     |   icmp   |      0|  0|   27|          78|           1|
    |tmp_26_fu_764_p2        |   icmp   |      0|  0|    4|          11|           2|
    |tmp_27_fu_769_p2        |   icmp   |      0|  0|    4|          11|          10|
    |tmp_fu_554_p2           |   icmp   |      0|  0|   26|          76|           1|
    |tmp_223_i_i_fu_400_p2   |   lshr   |      0|  0|  239|          78|          78|
    |ap_return               |  select  |      0|  0|   64|           1|          63|
    |loc_V_3_fu_1259_p3      |  select  |      0|  0|   52|           1|          52|
    |loc_V_4_fu_1335_p3      |  select  |      0|  0|   52|           1|          52|
    |out_exp_V_1_fu_1183_p3  |  select  |      0|  0|   11|           1|           1|
    |out_exp_V_fu_1140_p3    |  select  |      0|  0|   11|           1|           1|
    |p_Val2_13_fu_583_p3     |  select  |      0|  0|   78|           1|           1|
    |p_Val2_16_fu_591_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_23_fu_787_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_24_fu_805_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_s_fu_855_p3      |  select  |      0|  0|   77|           1|          77|
    |s_out_fu_1456_p3        |  select  |      0|  0|   64|           1|          64|
    |sel_fu_757_p3           |  select  |      0|  0|    3|           1|           3|
    |sel_tmp1_fu_1391_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp3_fu_1404_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp5_fu_1417_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp7_fu_1430_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp9_fu_1443_p3     |  select  |      0|  0|   64|           1|          64|
    |t_in_s_out_fu_1464_p3   |  select  |      0|  0|   64|           1|          64|
    |tmp_11_fu_1252_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_135_i_fu_499_p3     |  select  |      0|  0|   78|           1|          78|
    |tmp_14_fu_1170_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_17_fu_963_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_19_fu_975_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_1_fu_1127_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_21_fu_1328_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_32_fu_1236_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_36_fu_1079_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_38_fu_1091_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_41_fu_1312_p3       |  select  |      0|  0|   52|           1|          52|
    |r_V_6_fu_417_p2         |    shl   |      0|  0|  823|         256|         256|
    |tmp_199_i1_fu_1150_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_199_i_fu_1107_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_202_i1_fu_1269_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_202_i_fu_1193_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_205_i1_fu_1277_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_205_i_fu_1201_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_i1_35_fu_906_p2     |    shl   |      0|  0|  239|          78|          78|
    |tmp_i2_fu_1022_p2       |    shl   |      0|  0|  239|          78|          78|
    |sel_tmp5_i1_fu_1155_p2  |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp5_i_fu_1112_p2   |    xor   |      0|  0|    2|           1|           2|
    |tmp_23_fu_751_p2        |    xor   |      0|  0|    5|           3|           2|
    |tmp_245_neg_fu_1376_p2  |    xor   |      0|  0|   89|          64|          65|
    |tmp_246_neg_fu_1366_p2  |    xor   |      0|  0|   89|          64|          65|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 6397|        2678|        3446|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   6|         12|    1|         12|
    |dout_V_phi_fu_245_p4  |  78|          2|   78|        156|
    |dout_V_reg_242        |  78|          2|   78|        156|
    |k_V_reg_230           |   3|          2|    3|          6|
    |p_Val2_5_reg_273      |  79|          2|   79|        158|
    |p_Val2_6_reg_261      |  79|          2|   79|        158|
    |p_Val2_7_reg_251      |  79|          2|   79|        158|
    |sh_assign_reg_285     |   7|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 409|         26|  404|        818|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |   11|   0|   11|          0|
    |ap_reg_grp_big_mult_v3_94_17_s_fu_296_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_big_mult_v3small_fu_301_ap_start     |    1|   0|    1|          0|
    |c2_1_reg_1628                                   |   32|   0|   32|          0|
    |c2_reg_1599                                     |   32|   0|   32|          0|
    |c3_1_reg_1635                                   |   32|   0|   32|          0|
    |c3_reg_1606                                     |   32|   0|   32|          0|
    |c4_1_reg_1729                                   |   32|   0|   32|          0|
    |c4_reg_1692                                     |   32|   0|   32|          0|
    |d_V_reg_1667                                    |    1|   0|    1|          0|
    |dout_V_reg_242                                  |   78|   0|   78|          0|
    |h_fract_V_reg_1527                              |   78|   0|   78|          0|
    |k_V_reg_230                                     |    3|   0|    3|          0|
    |k_reg_1555                                      |    7|   0|    7|          0|
    |loc_V_1_reg_1493                                |   52|   0|   52|          0|
    |loc_V_3_reg_1798                                |   52|   0|   52|          0|
    |loc_V_4_reg_1803                                |   52|   0|   52|          0|
    |loc_V_reg_1487                                  |   11|   0|   11|          0|
    |out_exp_V_1_reg_1793                            |   11|   0|   11|          0|
    |out_exp_V_reg_1777                              |   11|   0|   11|          0|
    |p_Result_8_i1_reg_1623                          |   16|   0|   16|          0|
    |p_Result_8_i_reg_1594                           |   16|   0|   16|          0|
    |p_Result_i1_reg_1589                            |   16|   0|   16|          0|
    |p_Result_i2_reg_1618                            |   16|   0|   16|          0|
    |p_Result_s_reg_1482                             |    1|   0|    1|          0|
    |p_Val2_13_reg_1577                              |   77|   0|   78|          1|
    |p_Val2_16_reg_1583                              |   77|   0|   78|          1|
    |p_Val2_27_reg_1682                              |   76|   0|   76|          0|
    |p_Val2_5_reg_273                                |   79|   0|   79|          0|
    |p_Val2_6_reg_261                                |   79|   0|   79|          0|
    |p_Val2_7_reg_251                                |   79|   0|   79|          0|
    |p_Val2_9_reg_1532                               |    3|   0|    3|          0|
    |r_V_5_reg_1517                                  |   52|   0|   53|          1|
    |r_V_7_reg_1542                                  |   76|   0|   76|          0|
    |ret_V_5_reg_1522                                |  125|   0|  125|          0|
    |sel_reg_1647                                    |    3|   0|    3|          0|
    |sel_tmp1_i1_reg_1751                            |    1|   0|    1|          0|
    |sel_tmp1_i_reg_1714                             |    1|   0|    1|          0|
    |sel_tmp6_i1_reg_1788                            |    1|   0|    1|          0|
    |sel_tmp6_i_reg_1772                             |    1|   0|    1|          0|
    |sh_assign_reg_285                               |    7|   0|    7|          0|
    |tmp_197_i1_reg_1740                             |    1|   0|    1|          0|
    |tmp_197_i_reg_1703                              |    1|   0|    1|          0|
    |tmp_199_i1_reg_1782                             |   78|   0|   78|          0|
    |tmp_199_i_reg_1766                              |   78|   0|   78|          0|
    |tmp_19_reg_1719                                 |   11|   0|   11|          0|
    |tmp_200_i1_reg_1746                             |    1|   0|    1|          0|
    |tmp_200_i_reg_1709                              |    1|   0|    1|          0|
    |tmp_206_i1_reg_1761                             |    1|   0|    1|          0|
    |tmp_206_i_reg_1724                              |    1|   0|    1|          0|
    |tmp_26_reg_1657                                 |    1|   0|    1|          0|
    |tmp_27_reg_1662                                 |    1|   0|    1|          0|
    |tmp_33_reg_1642                                 |   11|   0|   11|          0|
    |tmp_38_reg_1756                                 |   11|   0|   11|          0|
    |tmp_3_reg_1498                                  |    1|   0|    1|          0|
    |tmp_4_reg_1507                                  |    7|   0|    7|          0|
    |tmp_5_reg_1537                                  |    1|   0|    1|          0|
    |tmp_9_reg_1613                                  |   11|   0|   11|          0|
    |tmp_i1_35_reg_1697                              |   78|   0|   78|          0|
    |tmp_i2_reg_1734                                 |   78|   0|   78|          0|
    |tx_V_reg_1672                                   |   79|   0|   79|          0|
    |ty_V_reg_1677                                   |   79|   0|   79|          0|
    |x_s_V_reg_1566                                  |   79|   0|   79|          0|
    |y_s_V_reg_1560                                  |   79|   0|   79|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 2052|   0| 2055|          3|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_3)
	4  / (tmp_3)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	8  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
* FSM state operations: 

 <State 1>: 7.00ns
ST_1: t_in_read (4)  [1/1] 0.00ns
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in)

ST_1: p_Val2_3 (5)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:583
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %p_Val2_3 = bitcast double %t_in_read to i64

ST_1: p_Result_s (6)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:583
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 63)

ST_1: loc_V (7)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:583
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 62)

ST_1: loc_V_1 (8)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:303->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %loc_V_1 = trunc i64 %p_Val2_3 to i52

ST_1: tmp_i_cast (9)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:583
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_i_cast = zext i11 %loc_V to i12

ST_1: exp (10)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:304->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %exp = add i12 -1023, %tmp_i_cast

ST_1: tmp_3 (11)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:309->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %exp, i32 11)

ST_1: StgValue_20 (12)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:309->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZrsILi78ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br i1 %tmp_3, label %0, label %_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i

ST_1: addr_V (15)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:273->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:1  %addr_V = add i12 -947, %tmp_i_cast

ST_1: p_Result_i_i (16)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:274->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:2  %p_Result_i_i = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %addr_V, i32 7, i32 10)

ST_1: tmp_i_i (17)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:274->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:3  %tmp_i_i = zext i4 %p_Result_i_i to i64

ST_1: hls_ref_4oPi_table_s (18)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:274->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:4  %hls_ref_4oPi_table_s = getelementptr [10 x i256]* @hls_ref_4oPi_table_s, i64 0, i64 %tmp_i_i

ST_1: table_256_V (19)  [2/2] 2.39ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:274->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %table_256_V = load i256* %hls_ref_4oPi_table_s, align 32

ST_1: tmp_4 (20)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:275->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:6  %tmp_4 = trunc i12 %addr_V to i7

ST_1: r_V (36)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:228->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:0  %r_V = call i78 @_ssdm_op_BitConcatenate.i78.i1.i52.i25(i1 true, i52 %loc_V_1, i25 0)

ST_1: op2_assign (37)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:229->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:1  %op2_assign = sub i12 1022, %tmp_i_cast

ST_1: op2_assign_i_cast (38)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:229->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:2  %op2_assign_i_cast = sext i12 %op2_assign to i32

ST_1: tmp_222_i_i (39)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:229->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:3  %tmp_222_i_i = zext i32 %op2_assign_i_cast to i78

ST_1: tmp_223_i_i (40)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:229->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:4  %tmp_223_i_i = lshr i78 %r_V, %tmp_222_i_i

ST_1: StgValue_32 (41)  [1/1] 1.57ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:229->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:340->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
:5  br label %"range_redux_payne_hanek<16, 78, double>.exit"


 <State 2>: 6.79ns
ST_2: r_V_5 (14)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:323->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:0  %r_V_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)

ST_2: table_256_V (19)  [1/2] 2.39ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:274->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %table_256_V = load i256* %hls_ref_4oPi_table_s, align 32

ST_2: tmp_199_i_i (21)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:275->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:7  %tmp_199_i_i = zext i7 %tmp_4 to i256

ST_2: r_V_6 (22)  [1/1] 4.40ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:275->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:8  %r_V_6 = shl i256 %table_256_V, %tmp_199_i_i

ST_2: ret_V_5 (23)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:275->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:324->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:9  %ret_V_5 = call i125 @_ssdm_op_PartSelect.i125.i256.i32.i32(i256 %r_V_6, i32 131, i32 255)

ST_2: p_Val2_11 (24)  [2/2] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:326->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:10  %p_Val2_11 = call fastcc i178 @big_mult_v3small(i125 %ret_V_5, i53 %r_V_5)


 <State 3>: 2.39ns
ST_3: p_Val2_11 (24)  [1/2] 2.39ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:326->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:10  %p_Val2_11 = call fastcc i178 @big_mult_v3small(i125 %ret_V_5, i53 %r_V_5)

ST_3: h_fract_V (25)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:329->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:11  %h_fract_V = call i78 @_ssdm_op_PartSelect.i78.i178.i32.i32(i178 %p_Val2_11, i32 44, i32 121)

ST_3: p_Val2_9 (26)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:330->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:12  %p_Val2_9 = call i3 @_ssdm_op_PartSelect.i3.i178.i32.i32(i178 %p_Val2_11, i32 122, i32 124)

ST_3: m_m_V (27)  [2/2] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:306->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:318->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:341->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:332->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:13  %m_m_V = call fastcc i188 @"big_mult_v3<94, 17>"(i78 %h_fract_V)

ST_3: tmp_5 (29)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:335->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i178.i32(i178 %p_Val2_11, i32 122)


 <State 4>: 8.39ns
ST_4: m_m_V (27)  [1/2] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:306->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:318->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:341->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:332->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:13  %m_m_V = call fastcc i188 @"big_mult_v3<94, 17>"(i78 %h_fract_V)

ST_4: prod_adj_V (28)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:334->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:14  %prod_adj_V = call i79 @_ssdm_op_PartSelect.i79.i188.i32.i32(i188 %m_m_V, i32 77, i32 155)

ST_4: tmp_185_i (30)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:335->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:16  %tmp_185_i = sub i79 -129718850602772264754589, %prod_adj_V

ST_4: tmp_133_i (31)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:337->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:17  %tmp_133_i = call i78 @_ssdm_op_PartSelect.i78.i188.i32.i32(i188 %m_m_V, i32 78, i32 155)

ST_4: tmp_134_i (32)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:337->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:18  %tmp_134_i = call i78 @_ssdm_op_PartSelect.i78.i79.i32.i32(i79 %tmp_185_i, i32 1, i32 78)

ST_4: tmp_135_i (33)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:335->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:19  %tmp_135_i = select i1 %tmp_5, i78 %tmp_134_i, i78 %tmp_133_i

ST_4: StgValue_50 (34)  [1/1] 1.57ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:338->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  br label %"range_redux_payne_hanek<16, 78, double>.exit"

ST_4: k_V (43)  [1/1] 0.00ns
range_redux_payne_hanek<16, 78, double>.exit:0  %k_V = phi i3 [ %p_Val2_9, %_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ], [ 0, %0 ]

ST_4: dout_V (44)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:335->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:588
range_redux_payne_hanek<16, 78, double>.exit:1  %dout_V = phi i78 [ %tmp_135_i, %_ZlsILi53ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ], [ %tmp_223_i_i, %0 ]

ST_4: r_V_7 (45)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:591
range_redux_payne_hanek<16, 78, double>.exit:2  %r_V_7 = call i76 @_ssdm_op_PartSelect.i76.i78.i32.i32(i78 %dout_V, i32 2, i32 77)

ST_4: loc_V_2 (46)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:598
range_redux_payne_hanek<16, 78, double>.exit:3  %loc_V_2 = zext i76 %r_V_7 to i79

ST_4: StgValue_55 (47)  [1/1] 1.57ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:234->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
range_redux_payne_hanek<16, 78, double>.exit:4  br label %1


 <State 5>: 7.35ns
ST_5: p_Val2_7 (49)  [1/1] 0.00ns
:0  %p_Val2_7 = phi i79 [ %loc_V_2, %"range_redux_payne_hanek<16, 78, double>.exit" ], [ %tz_V, %"operator>>.exit100.i" ]

ST_5: p_Val2_6 (50)  [1/1] 0.00ns
:1  %p_Val2_6 = phi i79 [ 0, %"range_redux_payne_hanek<16, 78, double>.exit" ], [ %ty_V, %"operator>>.exit100.i" ]

ST_5: p_Val2_5 (51)  [1/1] 0.00ns
:2  %p_Val2_5 = phi i79 [ 45882734510562557198175, %"range_redux_payne_hanek<16, 78, double>.exit" ], [ %tx_V, %"operator>>.exit100.i" ]

ST_5: sh_assign (52)  [1/1] 0.00ns
:3  %sh_assign = phi i7 [ 0, %"range_redux_payne_hanek<16, 78, double>.exit" ], [ %k, %"operator>>.exit100.i" ]

ST_5: exitcond_i (53)  [1/1] 1.97ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:234->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
:4  %exitcond_i = icmp eq i7 %sh_assign, -50

ST_5: empty (54)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)

ST_5: k (55)  [1/1] 1.72ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:234->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
:6  %k = add i7 %sh_assign, 1

ST_5: StgValue_63 (56)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:234->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
:7  br i1 %exitcond_i, label %"cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv", label %"operator>>.exit100.i"

ST_5: tmp_s (59)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:254->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:1  %tmp_s = zext i7 %sh_assign to i79

ST_5: y_s_V (60)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:254->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:2  %y_s_V = ashr i79 %p_Val2_6, %tmp_s

ST_5: x_s_V (67)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:256->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:9  %x_s_V = ashr i79 %p_Val2_5, %tmp_s

ST_5: tmp_28 (74)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:16  %tmp_28 = zext i7 %sh_assign to i64

ST_5: hls_cordic_ctab_tab (75)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:17  %hls_cordic_ctab_tab = getelementptr [128 x i126]* @hls_cordic_ctab_tab, i64 0, i64 %tmp_28

ST_5: p_Val2_25 (76)  [2/2] 2.39ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:18  %p_Val2_25 = load i126* %hls_cordic_ctab_tab, align 16

ST_5: tmp (91)  [1/1] 2.83ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:615
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:0  %tmp = icmp eq i76 %r_V_7, 0

ST_5: tmp_7 (92)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:257->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:1  %tmp_7 = trunc i79 %p_Val2_6 to i77

ST_5: r_V_8 (93)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:616
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:2  %r_V_8 = call i78 @_ssdm_op_BitConcatenate.i78.i77.i1(i77 %tmp_7, i1 false)

ST_5: tmp_8 (94)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:255->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:3  %tmp_8 = trunc i79 %p_Val2_5 to i77

ST_5: r_V_9 (95)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:617
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:4  %r_V_9 = call i78 @_ssdm_op_BitConcatenate.i78.i77.i1(i77 %tmp_8, i1 false)

ST_5: p_Val2_13 (96)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:615
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:5  %p_Val2_13 = select i1 %tmp, i78 0, i78 %r_V_8

ST_5: p_Val2_16 (97)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:615
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:6  %p_Val2_16 = select i1 %tmp, i78 -151115727451828646838272, i78 %r_V_9

ST_5: p_Result_i1 (98)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:160->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:7  %p_Result_i1 = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_13, i32 62, i32 77)

ST_5: p_Result_4_i (100)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:161->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:9  %p_Result_4_i = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_13, i32 46, i32 61)

ST_5: p_Result_3 (101)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:161->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:10  %p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_4_i, i16 -32768)

ST_5: p_Result_6_i (102)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:162->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:11  %p_Result_6_i = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_13, i32 30, i32 45)

ST_5: p_Result_4 (103)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:162->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:12  %p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_6_i, i16 -32768)

ST_5: p_Result_8_i (104)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:163->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:13  %p_Result_8_i = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_13, i32 14, i32 29)

ST_5: c2 (107)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:16  %c2 = call i32 @llvm.ctlz.i32(i32 %p_Result_3, i1 true)

ST_5: c3 (108)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:167->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:17  %c3 = call i32 @llvm.ctlz.i32(i32 %p_Result_4, i1 true)

ST_5: tmp_9 (113)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:22  %tmp_9 = trunc i32 %c2 to i11

ST_5: p_Result_i2 (148)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:160->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:57  %p_Result_i2 = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_16, i32 62, i32 77)

ST_5: p_Result_4_i1 (150)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:161->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:59  %p_Result_4_i1 = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_16, i32 46, i32 61)

ST_5: p_Result_8 (151)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:161->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:60  %p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_4_i1, i16 -32768)

ST_5: p_Result_6_i1 (152)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:162->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:61  %p_Result_6_i1 = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_16, i32 30, i32 45)

ST_5: p_Result_9 (153)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:162->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:62  %p_Result_9 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_6_i1, i16 -32768)

ST_5: p_Result_8_i1 (154)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:163->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:63  %p_Result_8_i1 = call i16 @_ssdm_op_PartSelect.i16.i78.i32.i32(i78 %p_Val2_16, i32 14, i32 29)

ST_5: c2_1 (157)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:66  %c2_1 = call i32 @llvm.ctlz.i32(i32 %p_Result_8, i1 true)

ST_5: c3_1 (158)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:167->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:67  %c3_1 = call i32 @llvm.ctlz.i32(i32 %p_Result_9, i1 true)

ST_5: tmp_33 (163)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:72  %tmp_33 = trunc i32 %c2_1 to i11

ST_5: tmp_23 (198)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (grouped into LUT with out node sel)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:107  %tmp_23 = xor i3 %k_V, -1

ST_5: sel (199)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:108  %sel = select i1 %p_Result_s, i3 %tmp_23, i3 %k_V

ST_5: tmp_26 (216)  [1/1] 2.11ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:668
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:125  %tmp_26 = icmp eq i11 %loc_V, -1

ST_5: tmp_27 (217)  [1/1] 2.11ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:671
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:126  %tmp_27 = icmp ult i11 %loc_V, 999


 <State 6>: 7.76ns
ST_6: d_V (58)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:245->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:0  %d_V = call i1 @_ssdm_op_BitSelect.i1.i79.i32(i79 %p_Val2_7, i32 77)

ST_6: rbegin (61)  [1/1] 0.00ns
operator>>.exit100.i:3  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_1)

ST_6: StgValue_101 (62)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:255->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_6: p_Val2_i (63)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:255->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:5  %p_Val2_i = sub i79 0, %y_s_V

ST_6: p_Val2_23 (64)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:255->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (grouped into LUT with out node tx_V)
operator>>.exit100.i:6  %p_Val2_23 = select i1 %d_V, i79 %y_s_V, i79 %p_Val2_i

ST_6: tx_V (65)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:255->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (out node of the LUT)
operator>>.exit100.i:7  %tx_V = add i79 %p_Val2_5, %p_Val2_23

ST_6: rend (66)  [1/1] 0.00ns
operator>>.exit100.i:8  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_1, i32 %rbegin)

ST_6: rbegin1 (68)  [1/1] 0.00ns
operator>>.exit100.i:10  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD)

ST_6: StgValue_107 (69)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:257->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:11  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_6: p_Val2_i3 (70)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:257->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:12  %p_Val2_i3 = sub i79 0, %x_s_V

ST_6: p_Val2_24 (71)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:257->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (grouped into LUT with out node ty_V)
operator>>.exit100.i:13  %p_Val2_24 = select i1 %d_V, i79 %p_Val2_i3, i79 %x_s_V

ST_6: ty_V (72)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:257->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (out node of the LUT)
operator>>.exit100.i:14  %ty_V = add i79 %p_Val2_6, %p_Val2_24

ST_6: rend2 (73)  [1/1] 0.00ns
operator>>.exit100.i:15  %rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD, i32 %rbegin1)

ST_6: p_Val2_25 (76)  [1/2] 2.39ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:18  %p_Val2_25 = load i126* %hls_cordic_ctab_tab, align 16

ST_6: p_Val2_17_cast (77)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:19  %p_Val2_17_cast = call i76 @_ssdm_op_PartSelect.i76.i126.i32.i32(i126 %p_Val2_25, i32 50, i32 125)

ST_6: tmp_43 (78)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:20  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_25, i32 49)

ST_6: tmp_188_cast (79)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:21  %tmp_188_cast = zext i1 %tmp_43 to i76

ST_6: p_Val2_27 (80)  [1/1] 3.76ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:22  %p_Val2_27 = add i76 %tmp_188_cast, %p_Val2_17_cast


 <State 7>: 7.64ns
ST_7: p_Val2_18_cast (81)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:258->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:23  %p_Val2_18_cast = zext i76 %p_Val2_27 to i77

ST_7: rbegin7 (82)  [1/1] 0.00ns
operator>>.exit100.i:24  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_2)

ST_7: StgValue_119 (83)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:259->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:25  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_7: p_Val2_i9 (84)  [1/1] 3.76ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:259->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:26  %p_Val2_i9 = sub i77 0, %p_Val2_18_cast

ST_7: p_Val2_s (85)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:259->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (grouped into LUT with out node tz_V)
operator>>.exit100.i:27  %p_Val2_s = select i1 %d_V, i77 %p_Val2_18_cast, i77 %p_Val2_i9

ST_7: p_Val2_cast (86)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:259->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (grouped into LUT with out node tz_V)
operator>>.exit100.i:28  %p_Val2_cast = sext i77 %p_Val2_s to i79

ST_7: tz_V (87)  [1/1] 3.88ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:259->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599 (out node of the LUT)
operator>>.exit100.i:29  %tz_V = add i79 %p_Val2_7, %p_Val2_cast

ST_7: rend8 (88)  [1/1] 0.00ns
operator>>.exit100.i:30  %rend8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_2, i32 %rbegin7)

ST_7: StgValue_125 (89)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:234->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:599
operator>>.exit100.i:31  br label %1


 <State 8>: 8.42ns
ST_8: p_Result_2 (99)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:160->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:8  %p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_i1, i16 -32768)

ST_8: p_Result_5 (105)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:163->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:14  %p_Result_5 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_8_i, i16 -32768)

ST_8: c1 (106)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:165->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:15  %c1 = call i32 @llvm.ctlz.i32(i32 %p_Result_2, i1 true)

ST_8: c4 (109)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:168->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:18  %c4 = call i32 @llvm.ctlz.i32(i32 %p_Result_5, i1 true)

ST_8: tmp_i1 (110)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:171->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:19  %tmp_i1 = zext i32 %c1 to i78

ST_8: tmp_i1_35 (111)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:171->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:20  %tmp_i1_35 = shl i78 %p_Val2_13, %tmp_i1

ST_8: tmp_197_i (112)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:21  %tmp_197_i = icmp eq i32 %c1, 16

ST_8: shift (114)  [1/1] 1.97ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:173->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:23  %shift = add nsw i32 %c2, 16

ST_8: tmp_200_i (117)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:26  %tmp_200_i = icmp eq i32 %c2, 16

ST_8: shift_1 (118)  [1/1] 1.97ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:177->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:27  %shift_1 = add nsw i32 %c3, %shift

ST_8: tmp_203_i (121)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:179->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:30  %tmp_203_i = icmp eq i32 %c3, 16

ST_8: shift_2 (122)  [1/1] 2.44ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:180->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:31  %shift_2 = add nsw i32 %c4, %shift_1

ST_8: tmp5 (125)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node sel_tmp1_i)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:34  %tmp5 = and i1 %tmp_200_i, %tmp_203_i

ST_8: sel_tmp1_i (126)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:35  %sel_tmp1_i = and i1 %tmp5, %tmp_197_i

ST_8: tmp_12 (130)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:180->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_19)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:39  %tmp_12 = trunc i32 %shift_2 to i11

ST_8: tmp_15 (131)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:177->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_19)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:40  %tmp_15 = trunc i32 %shift_1 to i11

ST_8: tmp_17 (132)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_19)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:41  %tmp_17 = select i1 %sel_tmp1_i, i11 %tmp_12, i11 %tmp_15

ST_8: tmp_18 (133)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:165->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_19)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:42  %tmp_18 = trunc i32 %c1 to i11

ST_8: tmp_19 (134)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:43  %tmp_19 = select i1 %tmp_197_i, i11 %tmp_17, i11 %tmp_18

ST_8: tmp_206_i (143)  [1/1] 2.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:52  %tmp_206_i = icmp eq i78 %p_Val2_13, 0

ST_8: p_Result_7 (149)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:160->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:58  %p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_i2, i16 -32768)

ST_8: p_Result_10 (155)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:163->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:64  %p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Result_8_i1, i16 -32768)

ST_8: c1_1 (156)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:165->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:65  %c1_1 = call i32 @llvm.ctlz.i32(i32 %p_Result_7, i1 true)

ST_8: c4_1 (159)  [1/1] 3.16ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:168->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:68  %c4_1 = call i32 @llvm.ctlz.i32(i32 %p_Result_10, i1 true)

ST_8: tmp_i (160)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:171->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:69  %tmp_i = zext i32 %c1_1 to i78

ST_8: tmp_i2 (161)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:171->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:70  %tmp_i2 = shl i78 %p_Val2_16, %tmp_i

ST_8: tmp_197_i1 (162)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:71  %tmp_197_i1 = icmp eq i32 %c1_1, 16

ST_8: shift_5 (164)  [1/1] 1.97ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:173->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:73  %shift_5 = add nsw i32 %c2_1, 16

ST_8: tmp_200_i1 (167)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:76  %tmp_200_i1 = icmp eq i32 %c2_1, 16

ST_8: shift_6 (168)  [1/1] 1.97ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:177->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:77  %shift_6 = add nsw i32 %c3_1, %shift_5

ST_8: tmp_203_i1 (171)  [1/1] 2.52ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:179->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:80  %tmp_203_i1 = icmp eq i32 %c3_1, 16

ST_8: shift_7 (172)  [1/1] 2.44ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:180->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:81  %shift_7 = add nsw i32 %c4_1, %shift_6

ST_8: tmp15 (175)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node sel_tmp1_i1)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:84  %tmp15 = and i1 %tmp_200_i1, %tmp_203_i1

ST_8: sel_tmp1_i1 (176)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:85  %sel_tmp1_i1 = and i1 %tmp15, %tmp_197_i1

ST_8: tmp_34 (180)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:180->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_38)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:89  %tmp_34 = trunc i32 %shift_7 to i11

ST_8: tmp_35 (181)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:177->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_38)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:90  %tmp_35 = trunc i32 %shift_6 to i11

ST_8: tmp_36 (182)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_38)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:91  %tmp_36 = select i1 %sel_tmp1_i1, i11 %tmp_34, i11 %tmp_35

ST_8: tmp_37 (183)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:165->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_38)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:92  %tmp_37 = trunc i32 %c1_1 to i11

ST_8: tmp_38 (184)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:93  %tmp_38 = select i1 %tmp_197_i1, i11 %tmp_36, i11 %tmp_37

ST_8: tmp_206_i1 (193)  [1/1] 2.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:102  %tmp_206_i1 = icmp eq i78 %p_Val2_16, 0


 <State 9>: 5.05ns
ST_9: tmp_198_i (115)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:174->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:24  %tmp_198_i = zext i32 %c2 to i78

ST_9: tmp_199_i (116)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:174->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:25  %tmp_199_i = shl i78 %tmp_i1_35, %tmp_198_i

ST_9: sel_tmp5_i (127)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node sel_tmp6_i)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:36  %sel_tmp5_i = xor i1 %tmp_200_i, true

ST_9: sel_tmp6_i (128)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:37  %sel_tmp6_i = and i1 %tmp_197_i, %sel_tmp5_i

ST_9: tmp_6 (129)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:38  %tmp_6 = add i11 %tmp_9, 16

ST_9: tmp_1 (135)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node phitmp_i)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:44  %tmp_1 = select i1 %sel_tmp6_i, i11 %tmp_6, i11 %tmp_19

ST_9: phitmp_i (144)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:53  %phitmp_i = sub i11 1023, %tmp_1

ST_9: out_exp_V (145)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:54  %out_exp_V = select i1 %tmp_206_i, i11 0, i11 %phitmp_i

ST_9: tmp_198_i1 (165)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:174->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:74  %tmp_198_i1 = zext i32 %c2_1 to i78

ST_9: tmp_199_i1 (166)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:174->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:75  %tmp_199_i1 = shl i78 %tmp_i2, %tmp_198_i1

ST_9: sel_tmp5_i1 (177)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:175->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node sel_tmp6_i1)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:86  %sel_tmp5_i1 = xor i1 %tmp_200_i1, true

ST_9: sel_tmp6_i1 (178)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:87  %sel_tmp6_i1 = and i1 %tmp_197_i1, %sel_tmp5_i1

ST_9: tmp_13 (179)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:166->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:88  %tmp_13 = add i11 %tmp_33, 16

ST_9: tmp_14 (185)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:172->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node phitmp_i1)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:94  %tmp_14 = select i1 %sel_tmp6_i1, i11 %tmp_13, i11 %tmp_38

ST_9: phitmp_i1 (194)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:103  %phitmp_i1 = sub i11 1023, %tmp_14

ST_9: out_exp_V_1 (195)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:188->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:104  %out_exp_V_1 = select i1 %tmp_206_i1, i11 0, i11 %phitmp_i1


 <State 10>: 8.55ns
ST_10: tmp_201_i (119)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:178->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:28  %tmp_201_i = zext i32 %c3 to i78

ST_10: tmp_202_i (120)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:178->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:29  %tmp_202_i = shl i78 %tmp_199_i, %tmp_201_i

ST_10: tmp_204_i (123)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:181->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:32  %tmp_204_i = zext i32 %c4 to i78

ST_10: tmp_205_i (124)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:181->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:33  %tmp_205_i = shl i78 %tmp_202_i, %tmp_204_i

ST_10: tmp_2 (136)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node loc_V_3)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:45  %tmp_2 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_199_i, i32 25, i32 76)

ST_10: tmp_22 (137)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:46  %tmp_22 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_205_i, i32 25, i32 76)

ST_10: tmp_31 (138)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:47  %tmp_31 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_202_i, i32 25, i32 76)

ST_10: tmp_32 (139)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:48  %tmp_32 = select i1 %sel_tmp1_i, i52 %tmp_22, i52 %tmp_31

ST_10: tmp_10 (140)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node tmp_11)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:49  %tmp_10 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_i1_35, i32 25, i32 76)

ST_10: tmp_11 (141)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:50  %tmp_11 = select i1 %tmp_197_i, i52 %tmp_32, i52 %tmp_10

ST_10: loc_V_3 (142)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:51  %loc_V_3 = select i1 %sel_tmp6_i, i52 %tmp_2, i52 %tmp_11

ST_10: tmp_201_i1 (169)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:178->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:78  %tmp_201_i1 = zext i32 %c3_1 to i78

ST_10: tmp_202_i1 (170)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:178->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:79  %tmp_202_i1 = shl i78 %tmp_199_i1, %tmp_201_i1

ST_10: tmp_204_i1 (173)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:181->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:82  %tmp_204_i1 = zext i32 %c4_1 to i78

ST_10: tmp_205_i1 (174)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:181->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:83  %tmp_205_i1 = shl i78 %tmp_202_i1, %tmp_204_i1

ST_10: tmp_16 (186)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node loc_V_4)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:95  %tmp_16 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_199_i1, i32 25, i32 76)

ST_10: tmp_39 (187)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:96  %tmp_39 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_205_i1, i32 25, i32 76)

ST_10: tmp_40 (188)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:97  %tmp_40 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_202_i1, i32 25, i32 76)

ST_10: tmp_41 (189)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:98  %tmp_41 = select i1 %sel_tmp1_i1, i52 %tmp_39, i52 %tmp_40

ST_10: tmp_20 (190)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (grouped into LUT with out node tmp_21)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:99  %tmp_20 = call i52 @_ssdm_op_PartSelect.i52.i78.i32.i32(i78 %tmp_i2, i32 25, i32 76)

ST_10: tmp_21 (191)  [1/1] 3.59ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:100  %tmp_21 = select i1 %tmp_197_i1, i52 %tmp_41, i52 %tmp_20

ST_10: loc_V_4 (192)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:187->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:101  %loc_V_4 = select i1 %sel_tmp6_i1, i52 %tmp_16, i52 %tmp_21


 <State 11>: 7.10ns
ST_11: p_Result_6 (146)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:190->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:55  %p_Result_6 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %loc_V_3)

ST_11: tmp_s_out (147)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:190->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:626 (grouped into LUT with out node sel_tmp3)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:56  %tmp_s_out = bitcast i64 %p_Result_6 to double

ST_11: p_Result_11 (196)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:190->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:105  %p_Result_11 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V_1, i52 %loc_V_4)

ST_11: tmp_c_out (197)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_range_redux.h:190->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:627
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:106  %tmp_c_out = bitcast i64 %p_Result_11 to double

ST_11: tmp_246_neg (200)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:660
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:109  %tmp_246_neg = xor i64 %p_Result_6, -9223372036854775808

ST_11: tmp_24 (201)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:660
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:110  %tmp_24 = bitcast i64 %tmp_246_neg to double

ST_11: tmp_245_neg (202)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:656
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:111  %tmp_245_neg = xor i64 %p_Result_11, -9223372036854775808

ST_11: tmp_25 (203)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:656
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:112  %tmp_25 = bitcast i64 %tmp_245_neg to double

ST_11: sel_tmp (204)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:113  %sel_tmp = icmp eq i3 %sel, -1

ST_11: sel_tmp1 (205)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (grouped into LUT with out node sel_tmp3)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:114  %sel_tmp1 = select i1 %sel_tmp, double %tmp_24, double %tmp_s_out

ST_11: sel_tmp2 (206)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:115  %sel_tmp2 = icmp eq i3 %sel, -2

ST_11: sel_tmp3 (207)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:116  %sel_tmp3 = select i1 %sel_tmp2, double %tmp_25, double %sel_tmp1

ST_11: sel_tmp4 (208)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:117  %sel_tmp4 = icmp eq i3 %sel, -3

ST_11: sel_tmp5 (209)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (grouped into LUT with out node sel_tmp7)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:118  %sel_tmp5 = select i1 %sel_tmp4, double %tmp_25, double %sel_tmp3

ST_11: sel_tmp6 (210)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:119  %sel_tmp6 = icmp eq i3 %sel, -4

ST_11: sel_tmp7 (211)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:120  %sel_tmp7 = select i1 %sel_tmp6, double %tmp_24, double %sel_tmp5

ST_11: sel_tmp8 (212)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:121  %sel_tmp8 = icmp eq i3 %sel, 2

ST_11: sel_tmp9 (213)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (grouped into LUT with out node s_out)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:122  %sel_tmp9 = select i1 %sel_tmp8, double %tmp_c_out, double %sel_tmp7

ST_11: sel_tmp10 (214)  [1/1] 1.62ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:123  %sel_tmp10 = icmp eq i3 %sel, 1

ST_11: s_out (215)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:629 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:124  %s_out = select i1 %sel_tmp10, double %tmp_c_out, double %sel_tmp9

ST_11: t_in_s_out (218)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:671 (grouped into LUT with out node s_out_write_assign)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:127  %t_in_s_out = select i1 %tmp_27, double %t_in_read, double %s_out

ST_11: s_out_write_assign (219)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:577 (out node of the LUT)
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:128  %s_out_write_assign = select i1 %tmp_26, double 0x7FFFFFFFFFFFFFFF, double %t_in_s_out

ST_11: StgValue_226 (220)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:577
cordic_circ_v1<78, 0, 0, 0, 79, 3, 79, 3>.exit_ifconv:129  ret double %s_out_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hls_ref_4oPi_table_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_cordic_ctab_tab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read            (read             ) [ 001111111111]
p_Val2_3             (bitcast          ) [ 000000000000]
p_Result_s           (bitselect        ) [ 001111110000]
loc_V                (partselect       ) [ 001111110000]
loc_V_1              (trunc            ) [ 001000000000]
tmp_i_cast           (zext             ) [ 000000000000]
exp                  (add              ) [ 000000000000]
tmp_3                (bitselect        ) [ 011110000000]
StgValue_20          (br               ) [ 000000000000]
addr_V               (add              ) [ 000000000000]
p_Result_i_i         (partselect       ) [ 000000000000]
tmp_i_i              (zext             ) [ 000000000000]
hls_ref_4oPi_table_s (getelementptr    ) [ 001000000000]
tmp_4                (trunc            ) [ 001000000000]
r_V                  (bitconcatenate   ) [ 000000000000]
op2_assign           (sub              ) [ 000000000000]
op2_assign_i_cast    (sext             ) [ 000000000000]
tmp_222_i_i          (zext             ) [ 000000000000]
tmp_223_i_i          (lshr             ) [ 011110000000]
StgValue_32          (br               ) [ 011110000000]
r_V_5                (bitconcatenate   ) [ 000100000000]
table_256_V          (load             ) [ 000000000000]
tmp_199_i_i          (zext             ) [ 000000000000]
r_V_6                (shl              ) [ 000000000000]
ret_V_5              (partselect       ) [ 000100000000]
p_Val2_11            (call             ) [ 000000000000]
h_fract_V            (partselect       ) [ 000010000000]
p_Val2_9             (partselect       ) [ 010010000000]
tmp_5                (bitselect        ) [ 000010000000]
m_m_V                (call             ) [ 000000000000]
prod_adj_V           (partselect       ) [ 000000000000]
tmp_185_i            (sub              ) [ 000000000000]
tmp_133_i            (partselect       ) [ 000000000000]
tmp_134_i            (partselect       ) [ 000000000000]
tmp_135_i            (select           ) [ 000000000000]
StgValue_50          (br               ) [ 000000000000]
k_V                  (phi              ) [ 001111110000]
dout_V               (phi              ) [ 000010000000]
r_V_7                (partselect       ) [ 000001110000]
loc_V_2              (zext             ) [ 000011110000]
StgValue_55          (br               ) [ 000011110000]
p_Val2_7             (phi              ) [ 000001110000]
p_Val2_6             (phi              ) [ 000001100000]
p_Val2_5             (phi              ) [ 000001100000]
sh_assign            (phi              ) [ 000001000000]
exitcond_i           (icmp             ) [ 000001110000]
empty                (speclooptripcount) [ 000000000000]
k                    (add              ) [ 000011110000]
StgValue_63          (br               ) [ 000000000000]
tmp_s                (zext             ) [ 000000000000]
y_s_V                (ashr             ) [ 000000100000]
x_s_V                (ashr             ) [ 000000100000]
tmp_28               (zext             ) [ 000000000000]
hls_cordic_ctab_tab  (getelementptr    ) [ 000000100000]
tmp                  (icmp             ) [ 000000000000]
tmp_7                (trunc            ) [ 000000000000]
r_V_8                (bitconcatenate   ) [ 000000000000]
tmp_8                (trunc            ) [ 000000000000]
r_V_9                (bitconcatenate   ) [ 000000000000]
p_Val2_13            (select           ) [ 000000001000]
p_Val2_16            (select           ) [ 000000001000]
p_Result_i1          (partselect       ) [ 000000001000]
p_Result_4_i         (partselect       ) [ 000000000000]
p_Result_3           (bitconcatenate   ) [ 000000000000]
p_Result_6_i         (partselect       ) [ 000000000000]
p_Result_4           (bitconcatenate   ) [ 000000000000]
p_Result_8_i         (partselect       ) [ 000000001000]
c2                   (ctlz             ) [ 000000001100]
c3                   (ctlz             ) [ 000000001110]
tmp_9                (trunc            ) [ 000000001100]
p_Result_i2          (partselect       ) [ 000000001000]
p_Result_4_i1        (partselect       ) [ 000000000000]
p_Result_8           (bitconcatenate   ) [ 000000000000]
p_Result_6_i1        (partselect       ) [ 000000000000]
p_Result_9           (bitconcatenate   ) [ 000000000000]
p_Result_8_i1        (partselect       ) [ 000000001000]
c2_1                 (ctlz             ) [ 000000001100]
c3_1                 (ctlz             ) [ 000000001110]
tmp_33               (trunc            ) [ 000000001100]
tmp_23               (xor              ) [ 000000000000]
sel                  (select           ) [ 000000001111]
tmp_26               (icmp             ) [ 000000001111]
tmp_27               (icmp             ) [ 000000001111]
d_V                  (bitselect        ) [ 000000010000]
rbegin               (specregionbegin  ) [ 000000000000]
StgValue_101         (speclatency      ) [ 000000000000]
p_Val2_i             (sub              ) [ 000000000000]
p_Val2_23            (select           ) [ 000000000000]
tx_V                 (add              ) [ 000011010000]
rend                 (specregionend    ) [ 000000000000]
rbegin1              (specregionbegin  ) [ 000000000000]
StgValue_107         (speclatency      ) [ 000000000000]
p_Val2_i3            (sub              ) [ 000000000000]
p_Val2_24            (select           ) [ 000000000000]
ty_V                 (add              ) [ 000011010000]
rend2                (specregionend    ) [ 000000000000]
p_Val2_25            (load             ) [ 000000000000]
p_Val2_17_cast       (partselect       ) [ 000000000000]
tmp_43               (bitselect        ) [ 000000000000]
tmp_188_cast         (zext             ) [ 000000000000]
p_Val2_27            (add              ) [ 000000010000]
p_Val2_18_cast       (zext             ) [ 000000000000]
rbegin7              (specregionbegin  ) [ 000000000000]
StgValue_119         (speclatency      ) [ 000000000000]
p_Val2_i9            (sub              ) [ 000000000000]
p_Val2_s             (select           ) [ 000000000000]
p_Val2_cast          (sext             ) [ 000000000000]
tz_V                 (add              ) [ 000011110000]
rend8                (specregionend    ) [ 000000000000]
StgValue_125         (br               ) [ 000011110000]
p_Result_2           (bitconcatenate   ) [ 000000000000]
p_Result_5           (bitconcatenate   ) [ 000000000000]
c1                   (ctlz             ) [ 000000000000]
c4                   (ctlz             ) [ 000000000110]
tmp_i1               (zext             ) [ 000000000000]
tmp_i1_35            (shl              ) [ 000000000110]
tmp_197_i            (icmp             ) [ 000000000110]
shift                (add              ) [ 000000000000]
tmp_200_i            (icmp             ) [ 000000000100]
shift_1              (add              ) [ 000000000000]
tmp_203_i            (icmp             ) [ 000000000000]
shift_2              (add              ) [ 000000000000]
tmp5                 (and              ) [ 000000000000]
sel_tmp1_i           (and              ) [ 000000000110]
tmp_12               (trunc            ) [ 000000000000]
tmp_15               (trunc            ) [ 000000000000]
tmp_17               (select           ) [ 000000000000]
tmp_18               (trunc            ) [ 000000000000]
tmp_19               (select           ) [ 000000000100]
tmp_206_i            (icmp             ) [ 000000000100]
p_Result_7           (bitconcatenate   ) [ 000000000000]
p_Result_10          (bitconcatenate   ) [ 000000000000]
c1_1                 (ctlz             ) [ 000000000000]
c4_1                 (ctlz             ) [ 000000000110]
tmp_i                (zext             ) [ 000000000000]
tmp_i2               (shl              ) [ 000000000110]
tmp_197_i1           (icmp             ) [ 000000000110]
shift_5              (add              ) [ 000000000000]
tmp_200_i1           (icmp             ) [ 000000000100]
shift_6              (add              ) [ 000000000000]
tmp_203_i1           (icmp             ) [ 000000000000]
shift_7              (add              ) [ 000000000000]
tmp15                (and              ) [ 000000000000]
sel_tmp1_i1          (and              ) [ 000000000110]
tmp_34               (trunc            ) [ 000000000000]
tmp_35               (trunc            ) [ 000000000000]
tmp_36               (select           ) [ 000000000000]
tmp_37               (trunc            ) [ 000000000000]
tmp_38               (select           ) [ 000000000100]
tmp_206_i1           (icmp             ) [ 000000000100]
tmp_198_i            (zext             ) [ 000000000000]
tmp_199_i            (shl              ) [ 000000000010]
sel_tmp5_i           (xor              ) [ 000000000000]
sel_tmp6_i           (and              ) [ 000000000010]
tmp_6                (add              ) [ 000000000000]
tmp_1                (select           ) [ 000000000000]
phitmp_i             (sub              ) [ 000000000000]
out_exp_V            (select           ) [ 000000000011]
tmp_198_i1           (zext             ) [ 000000000000]
tmp_199_i1           (shl              ) [ 000000000010]
sel_tmp5_i1          (xor              ) [ 000000000000]
sel_tmp6_i1          (and              ) [ 000000000010]
tmp_13               (add              ) [ 000000000000]
tmp_14               (select           ) [ 000000000000]
phitmp_i1            (sub              ) [ 000000000000]
out_exp_V_1          (select           ) [ 000000000011]
tmp_201_i            (zext             ) [ 000000000000]
tmp_202_i            (shl              ) [ 000000000000]
tmp_204_i            (zext             ) [ 000000000000]
tmp_205_i            (shl              ) [ 000000000000]
tmp_2                (partselect       ) [ 000000000000]
tmp_22               (partselect       ) [ 000000000000]
tmp_31               (partselect       ) [ 000000000000]
tmp_32               (select           ) [ 000000000000]
tmp_10               (partselect       ) [ 000000000000]
tmp_11               (select           ) [ 000000000000]
loc_V_3              (select           ) [ 000000000001]
tmp_201_i1           (zext             ) [ 000000000000]
tmp_202_i1           (shl              ) [ 000000000000]
tmp_204_i1           (zext             ) [ 000000000000]
tmp_205_i1           (shl              ) [ 000000000000]
tmp_16               (partselect       ) [ 000000000000]
tmp_39               (partselect       ) [ 000000000000]
tmp_40               (partselect       ) [ 000000000000]
tmp_41               (select           ) [ 000000000000]
tmp_20               (partselect       ) [ 000000000000]
tmp_21               (select           ) [ 000000000000]
loc_V_4              (select           ) [ 000000000001]
p_Result_6           (bitconcatenate   ) [ 000000000000]
tmp_s_out            (bitcast          ) [ 000000000000]
p_Result_11          (bitconcatenate   ) [ 000000000000]
tmp_c_out            (bitcast          ) [ 000000000000]
tmp_246_neg          (xor              ) [ 000000000000]
tmp_24               (bitcast          ) [ 000000000000]
tmp_245_neg          (xor              ) [ 000000000000]
tmp_25               (bitcast          ) [ 000000000000]
sel_tmp              (icmp             ) [ 000000000000]
sel_tmp1             (select           ) [ 000000000000]
sel_tmp2             (icmp             ) [ 000000000000]
sel_tmp3             (select           ) [ 000000000000]
sel_tmp4             (icmp             ) [ 000000000000]
sel_tmp5             (select           ) [ 000000000000]
sel_tmp6             (icmp             ) [ 000000000000]
sel_tmp7             (select           ) [ 000000000000]
sel_tmp8             (icmp             ) [ 000000000000]
sel_tmp9             (select           ) [ 000000000000]
sel_tmp10            (icmp             ) [ 000000000000]
s_out                (select           ) [ 000000000000]
t_in_s_out           (select           ) [ 000000000000]
s_out_write_assign   (select           ) [ 000000000000]
StgValue_226         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hls_ref_4oPi_table_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_ref_4oPi_table_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hls_cordic_ctab_tab">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_cordic_ctab_tab"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i78.i1.i52.i25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i125.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3small"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i178.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i178.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3<94, 17>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i178.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i188.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i188.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i78.i77.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_cordic_KD_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_cordic_KD"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i126.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_cordic_KD_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="t_in_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="hls_ref_4oPi_table_s_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="256" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_ref_4oPi_table_s/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="hls_cordic_ctab_tab_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="126" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_cordic_ctab_tab/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="228" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="k_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="k_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="3"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_V/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="dout_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="78" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="78" slack="2147483647"/>
</pin_list>
<bind>
<opset="dout_V (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="dout_V_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="78" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="78" slack="3"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dout_V/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_Val2_7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="79" slack="1"/>
<pin id="253" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Val2_7_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="76" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="79" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_Val2_6_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="79" slack="1"/>
<pin id="263" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Val2_6_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="79" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_5_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="79" slack="1"/>
<pin id="275" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_5_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="77" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="79" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sh_assign_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="sh_assign_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_big_mult_v3_94_17_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="188" slack="0"/>
<pin id="298" dir="0" index="1" bw="78" slack="0"/>
<pin id="299" dir="1" index="2" bw="188" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="m_m_V/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_big_mult_v3small_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="178" slack="0"/>
<pin id="303" dir="0" index="1" bw="125" slack="0"/>
<pin id="304" dir="0" index="2" bw="53" slack="0"/>
<pin id="305" dir="1" index="3" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_11/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Val2_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="loc_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="loc_V_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_i_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="11" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="addr_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_i_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="0" index="3" bw="5" slack="0"/>
<pin id="362" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_i_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="78" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="52" slack="0"/>
<pin id="380" dir="0" index="3" bw="1" slack="0"/>
<pin id="381" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="op2_assign_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="op2_assign_i_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="op2_assign_i_cast/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_222_i_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222_i_i/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_223_i_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="78" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="78" slack="3"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_223_i_i/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_V_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="53" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="52" slack="1"/>
<pin id="410" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_199_i_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_199_i_i/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="r_V_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="256" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="0"/>
<pin id="420" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="ret_V_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="125" slack="0"/>
<pin id="425" dir="0" index="1" bw="256" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="0" index="3" bw="9" slack="0"/>
<pin id="428" dir="1" index="4" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="h_fract_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="78" slack="0"/>
<pin id="436" dir="0" index="1" bw="178" slack="0"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="0" index="3" bw="8" slack="0"/>
<pin id="439" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="h_fract_V/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Val2_9_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="178" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="0" index="3" bw="8" slack="0"/>
<pin id="450" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="178" slack="0"/>
<pin id="458" dir="0" index="2" bw="8" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="prod_adj_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="79" slack="0"/>
<pin id="465" dir="0" index="1" bw="188" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="0" index="3" bw="9" slack="0"/>
<pin id="468" dir="1" index="4" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="prod_adj_V/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_185_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="78" slack="0"/>
<pin id="475" dir="0" index="1" bw="79" slack="0"/>
<pin id="476" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_185_i/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_133_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="78" slack="0"/>
<pin id="481" dir="0" index="1" bw="188" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="0" index="3" bw="9" slack="0"/>
<pin id="484" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133_i/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_134_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="78" slack="0"/>
<pin id="491" dir="0" index="1" bw="79" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="0" index="3" bw="8" slack="0"/>
<pin id="494" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_134_i/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_135_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="78" slack="0"/>
<pin id="502" dir="0" index="2" bw="78" slack="0"/>
<pin id="503" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_135_i/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_V_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="76" slack="0"/>
<pin id="509" dir="0" index="1" bw="78" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="0" index="3" bw="8" slack="0"/>
<pin id="512" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="loc_V_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="76" slack="0"/>
<pin id="519" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V_2/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="exitcond_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="k_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_s_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="y_s_V_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="79" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="y_s_V/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="x_s_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="79" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="x_s_V/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_28_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="76" slack="1"/>
<pin id="556" dir="0" index="1" bw="76" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="79" slack="0"/>
<pin id="561" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_8_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="78" slack="0"/>
<pin id="565" dir="0" index="1" bw="77" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="79" slack="0"/>
<pin id="573" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="r_V_9_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="78" slack="0"/>
<pin id="577" dir="0" index="1" bw="77" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Val2_13_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="78" slack="0"/>
<pin id="586" dir="0" index="2" bw="78" slack="0"/>
<pin id="587" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Val2_16_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="78" slack="0"/>
<pin id="594" dir="0" index="2" bw="78" slack="0"/>
<pin id="595" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_Result_i1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="78" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="0" index="3" bw="8" slack="0"/>
<pin id="604" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i1/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_Result_4_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="78" slack="0"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="0" index="3" bw="7" slack="0"/>
<pin id="614" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="0" index="2" bw="16" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="p_Result_6_i_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="78" slack="0"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_Result_4_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="0" index="2" bw="16" slack="0"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Result_8_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="78" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="6" slack="0"/>
<pin id="650" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="c2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c2/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="c3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_9_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_i2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="78" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i2/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Result_4_i1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="0" index="1" bw="78" slack="0"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="0" index="3" bw="7" slack="0"/>
<pin id="690" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i1/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Result_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="0" index="2" bw="16" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_Result_6_i1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="78" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="0" index="3" bw="7" slack="0"/>
<pin id="708" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i1/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_Result_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="0" index="2" bw="16" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_8_i1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="78" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i1/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="c2_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c2_1/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="c3_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c3_1/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_33_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_23_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sel_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="4"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="0" index="2" bw="3" slack="1"/>
<pin id="761" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_26_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="4"/>
<pin id="766" dir="0" index="1" bw="11" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_27_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="11" slack="4"/>
<pin id="771" dir="0" index="1" bw="11" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="d_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="79" slack="1"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_V/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_Val2_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="79" slack="1"/>
<pin id="785" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_Val2_23_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="79" slack="1"/>
<pin id="790" dir="0" index="2" bw="79" slack="0"/>
<pin id="791" dir="1" index="3" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tx_V_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="79" slack="1"/>
<pin id="796" dir="0" index="1" bw="79" slack="0"/>
<pin id="797" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tx_V/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_Val2_i3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="79" slack="1"/>
<pin id="803" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i3/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Val2_24_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="79" slack="0"/>
<pin id="808" dir="0" index="2" bw="79" slack="1"/>
<pin id="809" dir="1" index="3" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="ty_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="79" slack="1"/>
<pin id="814" dir="0" index="1" bw="79" slack="0"/>
<pin id="815" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ty_V/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_Val2_17_cast_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="76" slack="0"/>
<pin id="820" dir="0" index="1" bw="126" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="0"/>
<pin id="822" dir="0" index="3" bw="8" slack="0"/>
<pin id="823" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_17_cast/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_43_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="126" slack="0"/>
<pin id="831" dir="0" index="2" bw="7" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_188_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_188_cast/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_Val2_27_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="76" slack="0"/>
<pin id="843" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_Val2_18_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="76" slack="1"/>
<pin id="848" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_18_cast/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_Val2_i9_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="76" slack="0"/>
<pin id="852" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i9/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_Val2_s_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="0" index="1" bw="77" slack="0"/>
<pin id="858" dir="0" index="2" bw="77" slack="0"/>
<pin id="859" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_Val2_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="77" slack="0"/>
<pin id="864" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tz_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="79" slack="2"/>
<pin id="868" dir="0" index="1" bw="77" slack="0"/>
<pin id="869" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tz_V/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_Result_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="1"/>
<pin id="875" dir="0" index="2" bw="16" slack="0"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_Result_5_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="0" index="1" bw="16" slack="1"/>
<pin id="882" dir="0" index="2" bw="16" slack="0"/>
<pin id="883" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="c1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c1/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="c4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c4/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_i1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_i1_35_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="78" slack="1"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_i1_35/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_197_i_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_197_i/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shift_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="0" index="1" bw="6" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_200_i_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_200_i/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="shift_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_1/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_203_i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_i/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="shift_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sel_tmp1_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_12_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_15_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_17_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="11" slack="0"/>
<pin id="966" dir="0" index="2" bw="11" slack="0"/>
<pin id="967" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_18_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_19_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="11" slack="0"/>
<pin id="978" dir="0" index="2" bw="11" slack="0"/>
<pin id="979" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_206_i_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="78" slack="1"/>
<pin id="985" dir="0" index="1" bw="78" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_206_i/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_Result_7_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="16" slack="1"/>
<pin id="991" dir="0" index="2" bw="16" slack="0"/>
<pin id="992" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/8 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_Result_10_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="16" slack="1"/>
<pin id="998" dir="0" index="2" bw="16" slack="0"/>
<pin id="999" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/8 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="c1_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c1_1/8 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="c4_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c4_1/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_i_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/8 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_i2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="78" slack="1"/>
<pin id="1024" dir="0" index="1" bw="32" slack="0"/>
<pin id="1025" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_i2/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_197_i1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_197_i1/8 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="shift_5_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="0" index="1" bw="6" slack="0"/>
<pin id="1036" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_5/8 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_200_i1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_200_i1/8 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="shift_6_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_6/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_203_i1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_i1/8 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="shift_7_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_7/8 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp15_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp15/8 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sel_tmp1_i1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i1/8 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_34_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_35_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_36_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="11" slack="0"/>
<pin id="1082" dir="0" index="2" bw="11" slack="0"/>
<pin id="1083" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_37_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="0"/>
<pin id="1089" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_38_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="11" slack="0"/>
<pin id="1094" dir="0" index="2" bw="11" slack="0"/>
<pin id="1095" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_206_i1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="78" slack="1"/>
<pin id="1101" dir="0" index="1" bw="78" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_206_i1/8 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_198_i_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="2"/>
<pin id="1106" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_i/9 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_199_i_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="78" slack="1"/>
<pin id="1109" dir="0" index="1" bw="32" slack="0"/>
<pin id="1110" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_199_i/9 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sel_tmp5_i_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5_i/9 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sel_tmp6_i_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6_i/9 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_6_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="11" slack="2"/>
<pin id="1124" dir="0" index="1" bw="6" slack="0"/>
<pin id="1125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="11" slack="0"/>
<pin id="1130" dir="0" index="2" bw="11" slack="1"/>
<pin id="1131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="phitmp_i_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="11" slack="0"/>
<pin id="1136" dir="0" index="1" bw="11" slack="0"/>
<pin id="1137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="phitmp_i/9 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="out_exp_V_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="0" index="1" bw="11" slack="0"/>
<pin id="1143" dir="0" index="2" bw="11" slack="0"/>
<pin id="1144" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/9 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_198_i1_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="2"/>
<pin id="1149" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_i1/9 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_199_i1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="78" slack="1"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_199_i1/9 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sel_tmp5_i1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5_i1/9 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sel_tmp6_i1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="1"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6_i1/9 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_13_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="11" slack="2"/>
<pin id="1167" dir="0" index="1" bw="6" slack="0"/>
<pin id="1168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_14_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="11" slack="0"/>
<pin id="1173" dir="0" index="2" bw="11" slack="1"/>
<pin id="1174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="phitmp_i1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="0"/>
<pin id="1179" dir="0" index="1" bw="11" slack="0"/>
<pin id="1180" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="phitmp_i1/9 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="out_exp_V_1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="0" index="1" bw="11" slack="0"/>
<pin id="1186" dir="0" index="2" bw="11" slack="0"/>
<pin id="1187" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V_1/9 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_201_i_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="3"/>
<pin id="1192" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_201_i/10 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_202_i_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="78" slack="1"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_202_i/10 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_204_i_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="2"/>
<pin id="1200" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_i/10 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_205_i_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="78" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_205_i/10 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_2_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="52" slack="0"/>
<pin id="1209" dir="0" index="1" bw="78" slack="1"/>
<pin id="1210" dir="0" index="2" bw="6" slack="0"/>
<pin id="1211" dir="0" index="3" bw="8" slack="0"/>
<pin id="1212" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_22_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="52" slack="0"/>
<pin id="1218" dir="0" index="1" bw="78" slack="0"/>
<pin id="1219" dir="0" index="2" bw="6" slack="0"/>
<pin id="1220" dir="0" index="3" bw="8" slack="0"/>
<pin id="1221" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_31_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="52" slack="0"/>
<pin id="1228" dir="0" index="1" bw="78" slack="0"/>
<pin id="1229" dir="0" index="2" bw="6" slack="0"/>
<pin id="1230" dir="0" index="3" bw="8" slack="0"/>
<pin id="1231" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_32_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="2"/>
<pin id="1238" dir="0" index="1" bw="52" slack="0"/>
<pin id="1239" dir="0" index="2" bw="52" slack="0"/>
<pin id="1240" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_10_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="52" slack="0"/>
<pin id="1245" dir="0" index="1" bw="78" slack="2"/>
<pin id="1246" dir="0" index="2" bw="6" slack="0"/>
<pin id="1247" dir="0" index="3" bw="8" slack="0"/>
<pin id="1248" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_11_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="2"/>
<pin id="1254" dir="0" index="1" bw="52" slack="0"/>
<pin id="1255" dir="0" index="2" bw="52" slack="0"/>
<pin id="1256" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="loc_V_3_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="0" index="1" bw="52" slack="0"/>
<pin id="1262" dir="0" index="2" bw="52" slack="0"/>
<pin id="1263" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loc_V_3/10 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_201_i1_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="3"/>
<pin id="1268" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_201_i1/10 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_202_i1_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="78" slack="1"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_202_i1/10 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_204_i1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="2"/>
<pin id="1276" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_i1/10 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_205_i1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="78" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="0"/>
<pin id="1280" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_205_i1/10 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="tmp_16_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="52" slack="0"/>
<pin id="1285" dir="0" index="1" bw="78" slack="1"/>
<pin id="1286" dir="0" index="2" bw="6" slack="0"/>
<pin id="1287" dir="0" index="3" bw="8" slack="0"/>
<pin id="1288" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_39_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="52" slack="0"/>
<pin id="1294" dir="0" index="1" bw="78" slack="0"/>
<pin id="1295" dir="0" index="2" bw="6" slack="0"/>
<pin id="1296" dir="0" index="3" bw="8" slack="0"/>
<pin id="1297" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/10 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_40_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="52" slack="0"/>
<pin id="1304" dir="0" index="1" bw="78" slack="0"/>
<pin id="1305" dir="0" index="2" bw="6" slack="0"/>
<pin id="1306" dir="0" index="3" bw="8" slack="0"/>
<pin id="1307" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/10 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_41_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="2"/>
<pin id="1314" dir="0" index="1" bw="52" slack="0"/>
<pin id="1315" dir="0" index="2" bw="52" slack="0"/>
<pin id="1316" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/10 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_20_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="52" slack="0"/>
<pin id="1321" dir="0" index="1" bw="78" slack="2"/>
<pin id="1322" dir="0" index="2" bw="6" slack="0"/>
<pin id="1323" dir="0" index="3" bw="8" slack="0"/>
<pin id="1324" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_21_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="2"/>
<pin id="1330" dir="0" index="1" bw="52" slack="0"/>
<pin id="1331" dir="0" index="2" bw="52" slack="0"/>
<pin id="1332" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/10 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="loc_V_4_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="1"/>
<pin id="1337" dir="0" index="1" bw="52" slack="0"/>
<pin id="1338" dir="0" index="2" bw="52" slack="0"/>
<pin id="1339" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loc_V_4/10 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="p_Result_6_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="64" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="0" index="2" bw="11" slack="2"/>
<pin id="1346" dir="0" index="3" bw="52" slack="1"/>
<pin id="1347" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/11 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="tmp_s_out_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="64" slack="0"/>
<pin id="1352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_s_out/11 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="p_Result_11_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="64" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="0" index="2" bw="11" slack="2"/>
<pin id="1358" dir="0" index="3" bw="52" slack="1"/>
<pin id="1359" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/11 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp_c_out_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="64" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_c_out/11 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_246_neg_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="0"/>
<pin id="1368" dir="0" index="1" bw="64" slack="0"/>
<pin id="1369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_246_neg/11 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_24_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="64" slack="0"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_245_neg_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="64" slack="0"/>
<pin id="1378" dir="0" index="1" bw="64" slack="0"/>
<pin id="1379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_245_neg/11 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_25_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="64" slack="0"/>
<pin id="1384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="sel_tmp_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="3" slack="4"/>
<pin id="1388" dir="0" index="1" bw="3" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/11 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sel_tmp1_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="64" slack="0"/>
<pin id="1394" dir="0" index="2" bw="64" slack="0"/>
<pin id="1395" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/11 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="sel_tmp2_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="4"/>
<pin id="1401" dir="0" index="1" bw="3" slack="0"/>
<pin id="1402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/11 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="sel_tmp3_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="0"/>
<pin id="1406" dir="0" index="1" bw="64" slack="0"/>
<pin id="1407" dir="0" index="2" bw="64" slack="0"/>
<pin id="1408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/11 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="sel_tmp4_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="3" slack="4"/>
<pin id="1414" dir="0" index="1" bw="3" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/11 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="sel_tmp5_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="0"/>
<pin id="1419" dir="0" index="1" bw="64" slack="0"/>
<pin id="1420" dir="0" index="2" bw="64" slack="0"/>
<pin id="1421" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/11 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="sel_tmp6_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="3" slack="4"/>
<pin id="1427" dir="0" index="1" bw="3" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/11 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sel_tmp7_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="0"/>
<pin id="1432" dir="0" index="1" bw="64" slack="0"/>
<pin id="1433" dir="0" index="2" bw="64" slack="0"/>
<pin id="1434" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/11 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="sel_tmp8_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="3" slack="4"/>
<pin id="1440" dir="0" index="1" bw="3" slack="0"/>
<pin id="1441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/11 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="sel_tmp9_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="64" slack="0"/>
<pin id="1446" dir="0" index="2" bw="64" slack="0"/>
<pin id="1447" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/11 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sel_tmp10_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="3" slack="4"/>
<pin id="1453" dir="0" index="1" bw="3" slack="0"/>
<pin id="1454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp10/11 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="s_out_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="0"/>
<pin id="1458" dir="0" index="1" bw="64" slack="0"/>
<pin id="1459" dir="0" index="2" bw="64" slack="0"/>
<pin id="1460" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out/11 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="t_in_s_out_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="4"/>
<pin id="1466" dir="0" index="1" bw="64" slack="8"/>
<pin id="1467" dir="0" index="2" bw="64" slack="0"/>
<pin id="1468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_in_s_out/11 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="s_out_write_assign_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="4"/>
<pin id="1472" dir="0" index="1" bw="64" slack="0"/>
<pin id="1473" dir="0" index="2" bw="64" slack="0"/>
<pin id="1474" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_write_assign/11 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="t_in_read_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="64" slack="8"/>
<pin id="1479" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="t_in_read "/>
</bind>
</comp>

<comp id="1482" class="1005" name="p_Result_s_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="4"/>
<pin id="1484" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1487" class="1005" name="loc_V_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="11" slack="4"/>
<pin id="1489" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1493" class="1005" name="loc_V_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="52" slack="1"/>
<pin id="1495" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="tmp_3_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="3"/>
<pin id="1500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="hls_ref_4oPi_table_s_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="4" slack="1"/>
<pin id="1504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hls_ref_4oPi_table_s "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp_4_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="7" slack="1"/>
<pin id="1509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_223_i_i_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="78" slack="3"/>
<pin id="1514" dir="1" index="1" bw="78" slack="3"/>
</pin_list>
<bind>
<opset="tmp_223_i_i "/>
</bind>
</comp>

<comp id="1517" class="1005" name="r_V_5_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="53" slack="1"/>
<pin id="1519" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="ret_V_5_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="125" slack="1"/>
<pin id="1524" dir="1" index="1" bw="125" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="h_fract_V_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="78" slack="1"/>
<pin id="1529" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="h_fract_V "/>
</bind>
</comp>

<comp id="1532" class="1005" name="p_Val2_9_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="3" slack="1"/>
<pin id="1534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_5_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="r_V_7_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="76" slack="1"/>
<pin id="1544" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="loc_V_2_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="79" slack="1"/>
<pin id="1549" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="k_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="7" slack="0"/>
<pin id="1557" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1560" class="1005" name="y_s_V_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="79" slack="1"/>
<pin id="1562" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="y_s_V "/>
</bind>
</comp>

<comp id="1566" class="1005" name="x_s_V_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="79" slack="1"/>
<pin id="1568" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="x_s_V "/>
</bind>
</comp>

<comp id="1572" class="1005" name="hls_cordic_ctab_tab_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="7" slack="1"/>
<pin id="1574" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="hls_cordic_ctab_tab "/>
</bind>
</comp>

<comp id="1577" class="1005" name="p_Val2_13_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="78" slack="1"/>
<pin id="1579" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="p_Val2_16_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="78" slack="1"/>
<pin id="1585" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="p_Result_i1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="1"/>
<pin id="1591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="p_Result_8_i_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="16" slack="1"/>
<pin id="1596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8_i "/>
</bind>
</comp>

<comp id="1599" class="1005" name="c2_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="1"/>
<pin id="1601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="c3_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="tmp_9_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="11" slack="2"/>
<pin id="1615" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="p_Result_i2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="1"/>
<pin id="1620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="p_Result_8_i1_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="1"/>
<pin id="1625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8_i1 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="c2_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="1"/>
<pin id="1630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2_1 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="c3_1_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="1"/>
<pin id="1637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_1 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_33_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="11" slack="2"/>
<pin id="1644" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="sel_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="3" slack="4"/>
<pin id="1649" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="sel "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_26_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_27_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="1"/>
<pin id="1664" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="d_V_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="1" slack="1"/>
<pin id="1669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1672" class="1005" name="tx_V_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="79" slack="1"/>
<pin id="1674" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="1677" class="1005" name="ty_V_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="79" slack="1"/>
<pin id="1679" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="1682" class="1005" name="p_Val2_27_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="76" slack="1"/>
<pin id="1684" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="tz_V_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="79" slack="1"/>
<pin id="1689" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

<comp id="1692" class="1005" name="c4_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="2"/>
<pin id="1694" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c4 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_i1_35_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="78" slack="1"/>
<pin id="1699" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_35 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp_197_i_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="1"/>
<pin id="1705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_197_i "/>
</bind>
</comp>

<comp id="1709" class="1005" name="tmp_200_i_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="1"/>
<pin id="1711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_200_i "/>
</bind>
</comp>

<comp id="1714" class="1005" name="sel_tmp1_i_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="2"/>
<pin id="1716" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp1_i "/>
</bind>
</comp>

<comp id="1719" class="1005" name="tmp_19_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="11" slack="1"/>
<pin id="1721" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="tmp_206_i_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="1"/>
<pin id="1726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206_i "/>
</bind>
</comp>

<comp id="1729" class="1005" name="c4_1_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="2"/>
<pin id="1731" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c4_1 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="tmp_i2_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="78" slack="1"/>
<pin id="1736" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_197_i1_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="1"/>
<pin id="1742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_197_i1 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="tmp_200_i1_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="1"/>
<pin id="1748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_200_i1 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="sel_tmp1_i1_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="2"/>
<pin id="1753" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp1_i1 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="tmp_38_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="11" slack="1"/>
<pin id="1758" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="tmp_206_i1_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="1" slack="1"/>
<pin id="1763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206_i1 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="tmp_199_i_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="78" slack="1"/>
<pin id="1768" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="tmp_199_i "/>
</bind>
</comp>

<comp id="1772" class="1005" name="sel_tmp6_i_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="1"/>
<pin id="1774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i "/>
</bind>
</comp>

<comp id="1777" class="1005" name="out_exp_V_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="11" slack="2"/>
<pin id="1779" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="out_exp_V "/>
</bind>
</comp>

<comp id="1782" class="1005" name="tmp_199_i1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="78" slack="1"/>
<pin id="1784" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="tmp_199_i1 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="sel_tmp6_i1_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="1"/>
<pin id="1790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i1 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="out_exp_V_1_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="11" slack="2"/>
<pin id="1795" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="out_exp_V_1 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="loc_V_3_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="52" slack="1"/>
<pin id="1800" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="loc_V_4_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="52" slack="1"/>
<pin id="1805" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="204"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="84" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="260"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="264"><net_src comp="90" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="94" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="200" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="8" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="307" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="319" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="333" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="375"><net_src comp="351" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="329" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="333" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="376" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="421"><net_src comp="213" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="433"><net_src comp="423" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="301" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="444"><net_src comp="434" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="301" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="301" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="296" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="72" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="463" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="296" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="495"><net_src comp="80" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="473" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="78" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="489" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="479" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="506"><net_src comp="499" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="513"><net_src comp="86" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="245" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="70" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="289" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="96" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="289" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="289" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="265" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="277" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="533" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="289" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="265" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="108" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="277" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="106" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="554" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="110" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="563" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="554" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="112" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="575" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="583" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="615"><net_src comp="114" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="583" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="116" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="118" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="624"><net_src comp="120" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="609" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="122" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="633"><net_src comp="114" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="583" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="124" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="126" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="120" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="627" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="122" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="651"><net_src comp="114" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="583" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="128" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="130" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="660"><net_src comp="132" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="619" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="36" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="668"><net_src comp="132" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="637" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="36" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="655" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="114" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="591" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="16" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="70" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="114" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="591" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="116" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="118" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="700"><net_src comp="120" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="685" pin="4"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="122" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="709"><net_src comp="114" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="591" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="124" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="126" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="718"><net_src comp="120" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="703" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="122" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="727"><net_src comp="114" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="591" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="128" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="130" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="736"><net_src comp="132" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="695" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="36" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="132" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="713" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="36" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="731" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="230" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="134" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="230" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="136" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="138" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="140" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="251" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="70" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="90" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="792"><net_src comp="774" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="273" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="787" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="90" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="810"><net_src comp="774" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="261" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="805" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="156" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="225" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="158" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="160" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="833"><net_src comp="162" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="225" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="164" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="818" pin="4"/><net_sink comp="840" pin=1"/></net>

<net id="853"><net_src comp="168" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="846" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="849" pin="2"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="855" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="251" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="120" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="122" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="120" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="122" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="132" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="872" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="36" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="132" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="879" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="36" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="886" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="886" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="170" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="170" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="170" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="917" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="170" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="894" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="927" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="922" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="932" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="911" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="937" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="927" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="949" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="955" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="959" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="886" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="911" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="963" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="971" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="110" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="120" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="122" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="1000"><net_src comp="120" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="122" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1007"><net_src comp="132" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="988" pin="3"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="36" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1015"><net_src comp="132" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="995" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="36" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="1002" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="1002" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="170" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="170" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="170" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1033" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="170" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1010" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1043" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1038" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1048" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1027" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1053" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1043" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="1065" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1071" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="1075" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1090"><net_src comp="1002" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="1027" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1079" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="110" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1116"><net_src comp="36" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="172" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1117" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1138"><net_src comp="174" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1127" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1145"><net_src comp="176" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=2"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="36" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1164"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="172" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1160" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1165" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1181"><net_src comp="174" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1170" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1188"><net_src comp="176" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1189"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=2"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1205"><net_src comp="1193" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1198" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1213"><net_src comp="178" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="180" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1215"><net_src comp="182" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1222"><net_src comp="178" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="1201" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="180" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1225"><net_src comp="182" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1232"><net_src comp="178" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="1193" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1234"><net_src comp="180" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1235"><net_src comp="182" pin="0"/><net_sink comp="1226" pin=3"/></net>

<net id="1241"><net_src comp="1216" pin="4"/><net_sink comp="1236" pin=1"/></net>

<net id="1242"><net_src comp="1226" pin="4"/><net_sink comp="1236" pin=2"/></net>

<net id="1249"><net_src comp="178" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="180" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1251"><net_src comp="182" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1257"><net_src comp="1236" pin="3"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="1243" pin="4"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="1207" pin="4"/><net_sink comp="1259" pin=1"/></net>

<net id="1265"><net_src comp="1252" pin="3"/><net_sink comp="1259" pin=2"/></net>

<net id="1273"><net_src comp="1266" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1281"><net_src comp="1269" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1274" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1289"><net_src comp="178" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1290"><net_src comp="180" pin="0"/><net_sink comp="1283" pin=2"/></net>

<net id="1291"><net_src comp="182" pin="0"/><net_sink comp="1283" pin=3"/></net>

<net id="1298"><net_src comp="178" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1277" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="180" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="182" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1308"><net_src comp="178" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="1269" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1310"><net_src comp="180" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1311"><net_src comp="182" pin="0"/><net_sink comp="1302" pin=3"/></net>

<net id="1317"><net_src comp="1292" pin="4"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="1302" pin="4"/><net_sink comp="1312" pin=2"/></net>

<net id="1325"><net_src comp="178" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="180" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1327"><net_src comp="182" pin="0"/><net_sink comp="1319" pin=3"/></net>

<net id="1333"><net_src comp="1312" pin="3"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="1319" pin="4"/><net_sink comp="1328" pin=2"/></net>

<net id="1340"><net_src comp="1283" pin="4"/><net_sink comp="1335" pin=1"/></net>

<net id="1341"><net_src comp="1328" pin="3"/><net_sink comp="1335" pin=2"/></net>

<net id="1348"><net_src comp="184" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1349"><net_src comp="108" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1353"><net_src comp="1342" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1360"><net_src comp="184" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="108" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1365"><net_src comp="1354" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="1342" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="186" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1375"><net_src comp="1366" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1354" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="186" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1385"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1390"><net_src comp="134" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1386" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="1372" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="1350" pin="1"/><net_sink comp="1391" pin=2"/></net>

<net id="1403"><net_src comp="188" pin="0"/><net_sink comp="1399" pin=1"/></net>

<net id="1409"><net_src comp="1399" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="1382" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1411"><net_src comp="1391" pin="3"/><net_sink comp="1404" pin=2"/></net>

<net id="1416"><net_src comp="190" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1422"><net_src comp="1412" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1423"><net_src comp="1382" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1424"><net_src comp="1404" pin="3"/><net_sink comp="1417" pin=2"/></net>

<net id="1429"><net_src comp="192" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1425" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="1372" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1437"><net_src comp="1417" pin="3"/><net_sink comp="1430" pin=2"/></net>

<net id="1442"><net_src comp="194" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1448"><net_src comp="1438" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1362" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1430" pin="3"/><net_sink comp="1443" pin=2"/></net>

<net id="1455"><net_src comp="196" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1461"><net_src comp="1451" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="1362" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="1443" pin="3"/><net_sink comp="1456" pin=2"/></net>

<net id="1469"><net_src comp="1456" pin="3"/><net_sink comp="1464" pin=2"/></net>

<net id="1475"><net_src comp="198" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1476"><net_src comp="1464" pin="3"/><net_sink comp="1470" pin=2"/></net>

<net id="1480"><net_src comp="200" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1485"><net_src comp="311" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1490"><net_src comp="319" pin="4"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1496"><net_src comp="329" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1501"><net_src comp="343" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1505"><net_src comp="206" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1510"><net_src comp="372" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1515"><net_src comp="400" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1520"><net_src comp="406" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1525"><net_src comp="423" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1530"><net_src comp="434" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1535"><net_src comp="445" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1540"><net_src comp="455" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1545"><net_src comp="507" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1550"><net_src comp="517" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1558"><net_src comp="527" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1563"><net_src comp="537" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1569"><net_src comp="543" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1575"><net_src comp="218" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1580"><net_src comp="583" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1586"><net_src comp="591" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1592"><net_src comp="599" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1597"><net_src comp="645" pin="4"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1602"><net_src comp="655" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1605"><net_src comp="1599" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1609"><net_src comp="663" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1616"><net_src comp="671" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1621"><net_src comp="675" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1626"><net_src comp="721" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1631"><net_src comp="731" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1634"><net_src comp="1628" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1638"><net_src comp="739" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1645"><net_src comp="747" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1650"><net_src comp="757" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1653"><net_src comp="1647" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1654"><net_src comp="1647" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1655"><net_src comp="1647" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1656"><net_src comp="1647" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1660"><net_src comp="764" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1665"><net_src comp="769" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1670"><net_src comp="774" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1675"><net_src comp="794" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1680"><net_src comp="812" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1685"><net_src comp="840" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1690"><net_src comp="866" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1695"><net_src comp="894" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1700"><net_src comp="906" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1706"><net_src comp="911" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1712"><net_src comp="922" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1717"><net_src comp="949" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1722"><net_src comp="975" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1127" pin=2"/></net>

<net id="1727"><net_src comp="983" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1732"><net_src comp="1010" pin="3"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1737"><net_src comp="1022" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1743"><net_src comp="1027" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1745"><net_src comp="1740" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1749"><net_src comp="1038" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1754"><net_src comp="1065" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1759"><net_src comp="1091" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1764"><net_src comp="1099" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1769"><net_src comp="1107" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1771"><net_src comp="1766" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1775"><net_src comp="1117" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1780"><net_src comp="1140" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1342" pin=2"/></net>

<net id="1785"><net_src comp="1150" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1787"><net_src comp="1782" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1791"><net_src comp="1160" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1796"><net_src comp="1183" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1354" pin=2"/></net>

<net id="1801"><net_src comp="1259" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1342" pin=3"/></net>

<net id="1806"><net_src comp="1335" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1354" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hls_ref_4oPi_table_s | {}
	Port: hls_cordic_ctab_tab | {}
 - Input state : 
	Port: sin_cos_range_redux_ : t_in | {1 }
	Port: sin_cos_range_redux_ : hls_ref_4oPi_table_s | {1 2 }
	Port: sin_cos_range_redux_ : hls_cordic_ctab_tab | {5 6 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_cast : 2
		exp : 3
		tmp_3 : 4
		StgValue_20 : 5
		addr_V : 3
		p_Result_i_i : 4
		tmp_i_i : 5
		hls_ref_4oPi_table_s : 6
		table_256_V : 7
		tmp_4 : 4
		r_V : 2
		op2_assign : 3
		op2_assign_i_cast : 4
		tmp_222_i_i : 5
		tmp_223_i_i : 6
	State 2
		r_V_6 : 1
		ret_V_5 : 2
		p_Val2_11 : 3
	State 3
		h_fract_V : 1
		p_Val2_9 : 1
		m_m_V : 2
		tmp_5 : 1
	State 4
		prod_adj_V : 1
		tmp_185_i : 2
		tmp_133_i : 1
		tmp_134_i : 3
		tmp_135_i : 4
		k_V : 1
		dout_V : 5
		r_V_7 : 6
		loc_V_2 : 7
	State 5
		exitcond_i : 1
		k : 1
		StgValue_63 : 2
		tmp_s : 1
		y_s_V : 2
		x_s_V : 2
		tmp_28 : 1
		hls_cordic_ctab_tab : 2
		p_Val2_25 : 3
		tmp_7 : 1
		r_V_8 : 2
		tmp_8 : 1
		r_V_9 : 2
		p_Val2_13 : 3
		p_Val2_16 : 3
		p_Result_i1 : 4
		p_Result_4_i : 4
		p_Result_3 : 5
		p_Result_6_i : 4
		p_Result_4 : 5
		p_Result_8_i : 4
		c2 : 6
		c3 : 6
		tmp_9 : 7
		p_Result_i2 : 4
		p_Result_4_i1 : 4
		p_Result_8 : 5
		p_Result_6_i1 : 4
		p_Result_9 : 5
		p_Result_8_i1 : 4
		c2_1 : 6
		c3_1 : 6
		tmp_33 : 7
	State 6
		p_Val2_23 : 1
		tx_V : 2
		rend : 1
		p_Val2_24 : 1
		ty_V : 2
		rend2 : 1
		p_Val2_17_cast : 1
		tmp_43 : 1
		tmp_188_cast : 2
		p_Val2_27 : 3
	State 7
		p_Val2_i9 : 1
		p_Val2_s : 2
		p_Val2_cast : 3
		tz_V : 4
		rend8 : 1
	State 8
		c1 : 1
		c4 : 1
		tmp_i1 : 2
		tmp_i1_35 : 3
		tmp_197_i : 2
		shift_1 : 1
		shift_2 : 2
		tmp5 : 1
		sel_tmp1_i : 3
		tmp_12 : 3
		tmp_15 : 2
		tmp_17 : 4
		tmp_18 : 2
		tmp_19 : 5
		c1_1 : 1
		c4_1 : 1
		tmp_i : 2
		tmp_i2 : 3
		tmp_197_i1 : 2
		shift_6 : 1
		shift_7 : 2
		tmp15 : 1
		sel_tmp1_i1 : 3
		tmp_34 : 3
		tmp_35 : 2
		tmp_36 : 4
		tmp_37 : 2
		tmp_38 : 5
	State 9
		tmp_199_i : 1
		phitmp_i : 1
		out_exp_V : 2
		tmp_199_i1 : 1
		phitmp_i1 : 1
		out_exp_V_1 : 2
	State 10
		tmp_202_i : 1
		tmp_205_i : 2
		tmp_22 : 3
		tmp_31 : 2
		tmp_32 : 4
		tmp_11 : 5
		loc_V_3 : 6
		tmp_202_i1 : 1
		tmp_205_i1 : 2
		tmp_39 : 3
		tmp_40 : 2
		tmp_41 : 4
		tmp_21 : 5
		loc_V_4 : 6
	State 11
		tmp_s_out : 1
		tmp_c_out : 1
		tmp_246_neg : 1
		tmp_24 : 1
		tmp_245_neg : 1
		tmp_25 : 1
		sel_tmp1 : 2
		sel_tmp3 : 3
		sel_tmp5 : 4
		sel_tmp7 : 5
		sel_tmp9 : 6
		s_out : 7
		t_in_s_out : 8
		s_out_write_assign : 9
		StgValue_226 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_big_mult_v3_94_17_s_fu_296 |    1    |    4    |  8.223  |   790   |   3285  |
|          |   grp_big_mult_v3small_fu_301  |    0    |    13   |  10.162 |   1016  |   2770  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          r_V_6_fu_417          |    0    |    0    |    0    |    0    |   823   |
|          |        tmp_i1_35_fu_906        |    0    |    0    |    0    |    0    |   239   |
|          |         tmp_i2_fu_1022         |    0    |    0    |    0    |    0    |   239   |
|          |        tmp_199_i_fu_1107       |    0    |    0    |    0    |    0    |   239   |
|    shl   |       tmp_199_i1_fu_1150       |    0    |    0    |    0    |    0    |   239   |
|          |        tmp_202_i_fu_1193       |    0    |    0    |    0    |    0    |   239   |
|          |        tmp_205_i_fu_1201       |    0    |    0    |    0    |    0    |   239   |
|          |       tmp_202_i1_fu_1269       |    0    |    0    |    0    |    0    |   239   |
|          |       tmp_205_i1_fu_1277       |    0    |    0    |    0    |    0    |   239   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_135_i_fu_499        |    0    |    0    |    0    |    0    |    78   |
|          |        p_Val2_13_fu_583        |    0    |    0    |    0    |    0    |    78   |
|          |        p_Val2_16_fu_591        |    0    |    0    |    0    |    0    |    78   |
|          |           sel_fu_757           |    0    |    0    |    0    |    0    |    3    |
|          |        p_Val2_23_fu_787        |    0    |    0    |    0    |    0    |    79   |
|          |        p_Val2_24_fu_805        |    0    |    0    |    0    |    0    |    79   |
|          |         p_Val2_s_fu_855        |    0    |    0    |    0    |    0    |    77   |
|          |          tmp_17_fu_963         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_19_fu_975         |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_36_fu_1079         |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_38_fu_1091         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_1_fu_1127         |    0    |    0    |    0    |    0    |    11   |
|          |        out_exp_V_fu_1140       |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_14_fu_1170         |    0    |    0    |    0    |    0    |    11   |
|  select  |       out_exp_V_1_fu_1183      |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_32_fu_1236         |    0    |    0    |    0    |    0    |    52   |
|          |         tmp_11_fu_1252         |    0    |    0    |    0    |    0    |    52   |
|          |         loc_V_3_fu_1259        |    0    |    0    |    0    |    0    |    52   |
|          |         tmp_41_fu_1312         |    0    |    0    |    0    |    0    |    52   |
|          |         tmp_21_fu_1328         |    0    |    0    |    0    |    0    |    52   |
|          |         loc_V_4_fu_1335        |    0    |    0    |    0    |    0    |    52   |
|          |        sel_tmp1_fu_1391        |    0    |    0    |    0    |    0    |    64   |
|          |        sel_tmp3_fu_1404        |    0    |    0    |    0    |    0    |    64   |
|          |        sel_tmp5_fu_1417        |    0    |    0    |    0    |    0    |    64   |
|          |        sel_tmp7_fu_1430        |    0    |    0    |    0    |    0    |    64   |
|          |        sel_tmp9_fu_1443        |    0    |    0    |    0    |    0    |    64   |
|          |          s_out_fu_1456         |    0    |    0    |    0    |    0    |    64   |
|          |       t_in_s_out_fu_1464       |    0    |    0    |    0    |    0    |    64   |
|          |   s_out_write_assign_fu_1470   |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   ashr   |          y_s_V_fu_537          |    0    |    0    |    0    |    0    |   242   |
|          |          x_s_V_fu_543          |    0    |    0    |    0    |    0    |   242   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           exp_fu_337           |    0    |    0    |    0    |    0    |    11   |
|          |          addr_V_fu_351         |    0    |    0    |    0    |    0    |    11   |
|          |            k_fu_527            |    0    |    0    |    0    |    0    |    7    |
|          |           tx_V_fu_794          |    0    |    0    |    0    |    0    |    79   |
|          |           ty_V_fu_812          |    0    |    0    |    0    |    0    |    79   |
|          |        p_Val2_27_fu_840        |    0    |    0    |    0    |    0    |    76   |
|          |           tz_V_fu_866          |    0    |    0    |    0    |    0    |    79   |
|    add   |          shift_fu_917          |    0    |    0    |    0    |    0    |   7.5   |
|          |         shift_1_fu_927         |    0    |    0    |    0    |    0    |   7.5   |
|          |         shift_2_fu_937         |    0    |    0    |    0    |    0    |    32   |
|          |         shift_5_fu_1033        |    0    |    0    |    0    |    0    |   7.5   |
|          |         shift_6_fu_1043        |    0    |    0    |    0    |    0    |   7.5   |
|          |         shift_7_fu_1053        |    0    |    0    |    0    |    0    |    32   |
|          |          tmp_6_fu_1122         |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_13_fu_1165         |    0    |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |            c2_fu_655           |    0    |    0    |    0    |    0    |    48   |
|          |            c3_fu_663           |    0    |    0    |    0    |    0    |    48   |
|          |           c2_1_fu_731          |    0    |    0    |    0    |    0    |    48   |
|   ctlz   |           c3_1_fu_739          |    0    |    0    |    0    |    0    |    48   |
|          |            c1_fu_886           |    0    |    0    |    0    |    0    |    48   |
|          |            c4_fu_894           |    0    |    0    |    0    |    0    |    48   |
|          |          c1_1_fu_1002          |    0    |    0    |    0    |    0    |    48   |
|          |          c4_1_fu_1010          |    0    |    0    |    0    |    0    |    48   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        op2_assign_fu_386       |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_185_i_fu_473        |    0    |    0    |    0    |    0    |    79   |
|          |         p_Val2_i_fu_782        |    0    |    0    |    0    |    0    |    79   |
|    sub   |        p_Val2_i3_fu_800        |    0    |    0    |    0    |    0    |    79   |
|          |        p_Val2_i9_fu_849        |    0    |    0    |    0    |    0    |    76   |
|          |        phitmp_i_fu_1134        |    0    |    0    |    0    |    0    |    11   |
|          |        phitmp_i1_fu_1177       |    0    |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   lshr   |       tmp_223_i_i_fu_400       |    0    |    0    |    0    |    0    |   239   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_23_fu_751         |    0    |    0    |    0    |    0    |    5    |
|          |       sel_tmp5_i_fu_1112       |    0    |    0    |    0    |    0    |    1    |
|    xor   |       sel_tmp5_i1_fu_1155      |    0    |    0    |    0    |    0    |    1    |
|          |       tmp_246_neg_fu_1366      |    0    |    0    |    0    |    0    |    87   |
|          |       tmp_245_neg_fu_1376      |    0    |    0    |    0    |    0    |    87   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        exitcond_i_fu_521       |    0    |    0    |    0    |    0    |    3    |
|          |           tmp_fu_554           |    0    |    0    |    0    |    0    |    26   |
|          |          tmp_26_fu_764         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_27_fu_769         |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_197_i_fu_911        |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_200_i_fu_922        |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_203_i_fu_932        |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_206_i_fu_983        |    0    |    0    |    0    |    0    |    27   |
|   icmp   |       tmp_197_i1_fu_1027       |    0    |    0    |    0    |    0    |    11   |
|          |       tmp_200_i1_fu_1038       |    0    |    0    |    0    |    0    |    11   |
|          |       tmp_203_i1_fu_1048       |    0    |    0    |    0    |    0    |    11   |
|          |       tmp_206_i1_fu_1099       |    0    |    0    |    0    |    0    |    27   |
|          |         sel_tmp_fu_1386        |    0    |    0    |    0    |    0    |    2    |
|          |        sel_tmp2_fu_1399        |    0    |    0    |    0    |    0    |    2    |
|          |        sel_tmp4_fu_1412        |    0    |    0    |    0    |    0    |    2    |
|          |        sel_tmp6_fu_1425        |    0    |    0    |    0    |    0    |    2    |
|          |        sel_tmp8_fu_1438        |    0    |    0    |    0    |    0    |    2    |
|          |        sel_tmp10_fu_1451       |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp5_fu_943          |    0    |    0    |    0    |    0    |    1    |
|          |        sel_tmp1_i_fu_949       |    0    |    0    |    0    |    0    |    1    |
|    and   |          tmp15_fu_1059         |    0    |    0    |    0    |    0    |    1    |
|          |       sel_tmp1_i1_fu_1065      |    0    |    0    |    0    |    0    |    1    |
|          |       sel_tmp6_i_fu_1117       |    0    |    0    |    0    |    0    |    1    |
|          |       sel_tmp6_i1_fu_1160      |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_200     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_311       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_343          |    0    |    0    |    0    |    0    |    0    |
| bitselect|          tmp_5_fu_455          |    0    |    0    |    0    |    0    |    0    |
|          |           d_V_fu_774           |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_43_fu_828         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          loc_V_fu_319          |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_i_i_fu_357      |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_5_fu_423         |    0    |    0    |    0    |    0    |    0    |
|          |        h_fract_V_fu_434        |    0    |    0    |    0    |    0    |    0    |
|          |         p_Val2_9_fu_445        |    0    |    0    |    0    |    0    |    0    |
|          |        prod_adj_V_fu_463       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_133_i_fu_479        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_134_i_fu_489        |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_7_fu_507          |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_i1_fu_599       |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_4_i_fu_609      |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_6_i_fu_627      |    0    |    0    |    0    |    0    |    0    |
|partselect|       p_Result_8_i_fu_645      |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_i2_fu_675       |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_4_i1_fu_685      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_6_i1_fu_703      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_8_i1_fu_721      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Val2_17_cast_fu_818     |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_1207         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_22_fu_1216         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_31_fu_1226         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_1243         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_16_fu_1283         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_39_fu_1292         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_40_fu_1302         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_1319         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |         loc_V_1_fu_329         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_372          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_559          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_571          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_671          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_33_fu_747         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_955         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_15_fu_959         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_18_fu_971         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_1071         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_35_fu_1075         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_37_fu_1087         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_333       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_fu_367         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_222_i_i_fu_396       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_199_i_i_fu_414       |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_2_fu_517         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_533          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_28_fu_549         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_188_cast_fu_836      |    0    |    0    |    0    |    0    |    0    |
|   zext   |      p_Val2_18_cast_fu_846     |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_i1_fu_902         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_i_fu_1018         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_198_i_fu_1104       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_198_i1_fu_1147       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_201_i_fu_1190       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_204_i_fu_1198       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_201_i1_fu_1266       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_204_i1_fu_1274       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           r_V_fu_376           |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_5_fu_406          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_8_fu_563          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_9_fu_575          |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_3_fu_619       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_4_fu_637       |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_Result_8_fu_695       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_9_fu_713       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_2_fu_872       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_5_fu_879       |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_7_fu_988       |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_10_fu_995       |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_6_fu_1342       |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_11_fu_1354      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   sext   |    op2_assign_i_cast_fu_392    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Val2_cast_fu_862       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    1    |    17   |  18.385 |   1806  |  12441  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        c2_1_reg_1628        |   32   |
|         c2_reg_1599         |   32   |
|        c3_1_reg_1635        |   32   |
|         c3_reg_1606         |   32   |
|        c4_1_reg_1729        |   32   |
|         c4_reg_1692         |   32   |
|         d_V_reg_1667        |    1   |
|        dout_V_reg_242       |   78   |
|      h_fract_V_reg_1527     |   78   |
| hls_cordic_ctab_tab_reg_1572|    7   |
|hls_ref_4oPi_table_s_reg_1502|    4   |
|         k_V_reg_230         |    3   |
|          k_reg_1555         |    7   |
|       loc_V_1_reg_1493      |   52   |
|       loc_V_2_reg_1547      |   79   |
|       loc_V_3_reg_1798      |   52   |
|       loc_V_4_reg_1803      |   52   |
|        loc_V_reg_1487       |   11   |
|     out_exp_V_1_reg_1793    |   11   |
|      out_exp_V_reg_1777     |   11   |
|    p_Result_8_i1_reg_1623   |   16   |
|    p_Result_8_i_reg_1594    |   16   |
|     p_Result_i1_reg_1589    |   16   |
|     p_Result_i2_reg_1618    |   16   |
|     p_Result_s_reg_1482     |    1   |
|      p_Val2_13_reg_1577     |   78   |
|      p_Val2_16_reg_1583     |   78   |
|      p_Val2_27_reg_1682     |   76   |
|       p_Val2_5_reg_273      |   79   |
|       p_Val2_6_reg_261      |   79   |
|       p_Val2_7_reg_251      |   79   |
|      p_Val2_9_reg_1532      |    3   |
|        r_V_5_reg_1517       |   53   |
|        r_V_7_reg_1542       |   76   |
|       ret_V_5_reg_1522      |   125  |
|         sel_reg_1647        |    3   |
|     sel_tmp1_i1_reg_1751    |    1   |
|     sel_tmp1_i_reg_1714     |    1   |
|     sel_tmp6_i1_reg_1788    |    1   |
|     sel_tmp6_i_reg_1772     |    1   |
|      sh_assign_reg_285      |    7   |
|      t_in_read_reg_1477     |   64   |
|     tmp_197_i1_reg_1740     |    1   |
|      tmp_197_i_reg_1703     |    1   |
|     tmp_199_i1_reg_1782     |   78   |
|      tmp_199_i_reg_1766     |   78   |
|       tmp_19_reg_1719       |   11   |
|     tmp_200_i1_reg_1746     |    1   |
|      tmp_200_i_reg_1709     |    1   |
|     tmp_206_i1_reg_1761     |    1   |
|      tmp_206_i_reg_1724     |    1   |
|     tmp_223_i_i_reg_1512    |   78   |
|       tmp_26_reg_1657       |    1   |
|       tmp_27_reg_1662       |    1   |
|       tmp_33_reg_1642       |   11   |
|       tmp_38_reg_1756       |   11   |
|        tmp_3_reg_1498       |    1   |
|        tmp_4_reg_1507       |    7   |
|        tmp_5_reg_1537       |    1   |
|        tmp_9_reg_1613       |   11   |
|      tmp_i1_35_reg_1697     |   78   |
|       tmp_i2_reg_1734       |   78   |
|        tx_V_reg_1672        |   79   |
|        ty_V_reg_1677        |   79   |
|        tz_V_reg_1687        |   79   |
|        x_s_V_reg_1566       |   79   |
|        y_s_V_reg_1560       |   79   |
+-----------------------------+--------+
|            Total            |  2353  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_213       |  p0  |   2  |   4  |    8   ||    4    |
|        grp_access_fu_225       |  p0  |   2  |   7  |   14   ||    7    |
|           k_V_reg_230          |  p0  |   2  |   3  |    6   ||    3    |
|        p_Val2_6_reg_261        |  p0  |   2  |  79  |   158  ||    79   |
|        p_Val2_5_reg_273        |  p0  |   2  |  79  |   158  ||    79   |
| grp_big_mult_v3_94_17_s_fu_296 |  p1  |   2  |  78  |   156  ||    78   |
|   grp_big_mult_v3small_fu_301  |  p1  |   2  |  125 |   250  ||   125   |
|   grp_big_mult_v3small_fu_301  |  p2  |   2  |  53  |   106  ||    53   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   856  ||  12.568 ||   428   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   17   |   18   |  1806  |  12441 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   12   |    -   |   428  |
|  Register |    -   |    -   |    -   |  2353  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   30   |  4159  |  12869 |
+-----------+--------+--------+--------+--------+--------+
