
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Red Hat Enterprise Linux Workstation release 6.3 (Santiago)' 
  is not supported on 'x86_64' officially, assuming linux compatibility by 
  default. Set VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
         Version E-2011.03_Full64 -- Mon Apr  8 00:06:00 2013
               Copyright (c) 1991-2011 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

DirectC Release 1.0 Copyright (c) 1991-2011 by Synopsys Inc.
Parsing design file 'test_reservation_station.v'
Parsing design file 'reservation_station.v'

Warning-[TMR] Text macro redefined
reservation_station.v, 18
  Text macro (RSTAG_NULL) is redefined. The last definition will override 
  previous ones.
  In test_reservation_station.v, 4, it was defined as 8'hFF     

Top Level Modules:
       testbench
No TimeScale specified

Warning-[SIOB] Select index out of bounds
reservation_station.v, 670
"first_empty_filleds[(0 - 1)]"
  The select index is out of declared bounds : [7:0].
  In module instance : rs 
  In module : reservation_station.


Warning-[SIOB] Select index out of bounds
reservation_station.v, 670
"second_empty_filleds[(0 - 1)]"
  The select index is out of declared bounds : [7:0].
  In module instance : rs 
  In module : reservation_station.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module testbench
recompiling module reservation_station_entry
Both modules done.
make[1]: Entering directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/reservation_station/csrc'
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o      /usr/caen/vcs-2011.03/amd64/lib/libvirsim.so /usr/caen/vcs-2011.03/amd64/lib/liberrorinf.so /usr/caen/vcs-2011.03/amd64/lib/libsnpsmalloc.so     /usr/caen/vcs-2011.03/amd64/lib/libvcsnew.so /usr/caen/vcs-2011.03/amd64/lib/libuclinative.so         /usr/caen/vcs-2011.03/amd64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/reservation_station/csrc'
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Apr  8 00:06 2013

STARTING TESTBENCH!

resetting

  preclock: reset=1 fe=xxxxxxxx se=xxxxxxxx states=xxxxxxxxxxxxxxxxxxxxxxxx fills=xxxxxxxx ifs=xxxxxxxx iss=xxxxxxxx ao=xxxxxxxxxxxxxxxx 
   i1_ravo=xxxxxxxxxxxxxxxx i1_rbvo=xxxxxxxxxxxxxxxx i2_ravo=xxxxxxxxxxxxxxxx i2_rbvo=xxxxxxxxxxxxxxxx
 postclock: reset=1 fe=00000001 se=00000010 states=000000000000000000000000 fills=00000000 ifs=00000000 iss=00000000 ao=0000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

holding

  preclock: reset=0 fe=00000001 se=00000010 states=000000000000000000000000 fills=00000000 ifs=00000000 iss=00000000 ao=0000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=00000001 se=00000010 states=000000000000000000000000 fills=00000000 ifs=00000000 iss=00000000 ao=0000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

dispatching1

  preclock: reset=0 fe=00000001 se=00000010 states=000000000000000000000000 fills=00000000 ifs=00000000 iss=00000000 ao=0000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=00000100 se=00001000 states=000000000000000000010010 fills=00001100 ifs=00000000 iss=00000000 ao=0202020202020100 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

d2

  preclock: reset=0 fe=00000100 se=00001000 states=000000000000000000010010 fills=00001100 ifs=00000000 iss=00000000 ao=0202020202020100 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=00010000 se=00100000 states=000000000000010010010010 fills=00110000 ifs=00000000 iss=00000000 ao=0404040401000302 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

d3

  preclock: reset=0 fe=00010000 se=00100000 states=000000000000010010010010 fills=00110000 ifs=00000000 iss=00000000 ao=0404040401000302 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=01000000 se=10000000 states=000000010010010010010010 fills=11000000 ifs=00000000 iss=00000000 ao=0606010003020504 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

d4

  preclock: reset=0 fe=01000000 se=10000000 states=000000010010010010010010 fills=11000000 ifs=00000000 iss=00000000 ao=0606010003020504 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=00000000 se=00000000 states=010010010010010010010010 fills=00000000 ifs=00000000 iss=00000000 ao=0100030205040706 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

resetting

  preclock: reset=1 fe=00000000 se=00000000 states=010010010010010010010010 fills=00000000 ifs=00000000 iss=00000000 ao=0100030205040706 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=1 fe=00000001 se=00000010 states=000000000000000000000000 fills=00000011 ifs=00000000 iss=00000000 ao=0000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

ENDING TESTBENCH : SUCCESS !

$finish called from file "test_reservation_station.v", line 314.
$finish at simulation time                  140
           V C S   S i m u l a t i o n   R e p o r t 
Time: 140
CPU Time:      0.020 seconds;       Data structure size:   0.1Mb
Mon Apr  8 00:06:01 2013
CPU time: .391 seconds to compile + .061 seconds to elab + .212 seconds to link + .090 seconds in simulation
