{
  "module_name": "clk-mt6795-apmixedsys.c",
  "hash_id": "c7632badf2f30339652d9816c1129b53b734fe39b48a2e820a84c30f7b452b63",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6795-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt6795-clk.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include \"clk-fhctl.h\"\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n#include \"clk-pllfh.h\"\n\n#define REG_REF2USB\t\t0x8\n#define REG_AP_PLL_CON7\t\t0x1c\n #define MD1_MTCMOS_OFF\t\tBIT(0)\n #define MD1_MEM_OFF\t\tBIT(1)\n #define MD1_CLK_OFF\t\tBIT(4)\n #define MD1_ISO_OFF\t\tBIT(8)\n\n#define MT6795_PLL_FMAX\t\t(3000UL * MHZ)\n#define MT6795_CON0_EN\t\tBIT(0)\n#define MT6795_CON0_RST_BAR\tBIT(24)\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t    _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift) {\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = MT6795_CON0_EN | _en_mask,\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = MT6795_CON0_RST_BAR,\t\t\t\\\n\t\t.fmax = MT6795_PLL_FMAX,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.div_table = NULL,\t\t\t\t\t\\\n\t\t.pll_en_bit = 0,\t\t\t\t\t\\\n\t}\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ARMCA53PLL, \"armca53pll\", 0x200, 0x20c, 0, PLL_AO,\n\t    21, 0x204, 24, 0x0, 0x204, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x220, 0x22c, 0xf0000101, HAVE_RST_BAR,\n\t    21, 0x220, 4, 0x0, 0x224, 0),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll\", 0x230, 0x23c, 0xfe000101, HAVE_RST_BAR,\n\t    7, 0x230, 4, 0x0, 0x234, 14),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x240, 0x24c, 0, 0, 21, 0x244, 24, 0x0, 0x244, 0),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x250, 0x25c, 0, 0, 21, 0x250, 4, 0x0, 0x254, 0),\n\tPLL(CLK_APMIXED_VENCPLL, \"vencpll\", 0x260, 0x26c, 0, 0, 21, 0x260, 4, 0x0, 0x264, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x270, 0x27c, 0, 0, 21, 0x270, 4, 0x0, 0x274, 0),\n\tPLL(CLK_APMIXED_MPLL, \"mpll\", 0x280, 0x28c, 0, 0, 21, 0x280, 4, 0x0, 0x284, 0),\n\tPLL(CLK_APMIXED_VCODECPLL, \"vcodecpll\", 0x290, 0x29c, 0, 0, 21, 0x290, 4, 0x0, 0x294, 0),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x2a0, 0x2b0, 0, 0, 31, 0x2a0, 4, 0x2a8, 0x2a4, 0),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x2b4, 0x2c4, 0, 0, 31, 0x2b4, 4, 0x2bc, 0x2b8, 0),\n};\n\nenum fh_pll_id {\n\tFH_CA53PLL_LL,\n\tFH_CA53PLL_BL,\n\tFH_MAINPLL,\n\tFH_MPLL,\n\tFH_MSDCPLL,\n\tFH_MMPLL,\n\tFH_VENCPLL,\n\tFH_TVDPLL,\n\tFH_VCODECPLL,\n\tFH_NR_FH,\n};\n\n#define _FH(_pllid, _fhid, _slope, _offset) {\t\t\t\t\\\n\t\t.data = {\t\t\t\t\t\t\\\n\t\t\t.pll_id = _pllid,\t\t\t\t\\\n\t\t\t.fh_id = _fhid,\t\t\t\t\t\\\n\t\t\t.fh_ver = FHCTL_PLLFH_V1,\t\t\t\\\n\t\t\t.fhx_offset = _offset,\t\t\t\t\\\n\t\t\t.dds_mask = GENMASK(21, 0),\t\t\t\\\n\t\t\t.slope0_value = _slope,\t\t\t\t\\\n\t\t\t.slope1_value = _slope,\t\t\t\t\\\n\t\t\t.sfstrx_en = BIT(2),\t\t\t\t\\\n\t\t\t.frddsx_en = BIT(1),\t\t\t\t\\\n\t\t\t.fhctlx_en = BIT(0),\t\t\t\t\\\n\t\t\t.tgl_org = BIT(31),\t\t\t\t\\\n\t\t\t.dvfs_tri = BIT(31),\t\t\t\t\\\n\t\t\t.pcwchg = BIT(31),\t\t\t\t\\\n\t\t\t.dt_val = 0x0,\t\t\t\t\t\\\n\t\t\t.df_val = 0x9,\t\t\t\t\t\\\n\t\t\t.updnlmt_shft = 16,\t\t\t\t\\\n\t\t\t.msk_frddsx_dys = GENMASK(23, 20),\t\t\\\n\t\t\t.msk_frddsx_dts = GENMASK(19, 16),\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n#define FH(_pllid, _fhid, _offset)\t_FH(_pllid, _fhid, 0x6003c97, _offset)\n#define FH_M(_pllid, _fhid, _offset)\t_FH(_pllid, _fhid, 0x6000140, _offset)\n\nstatic struct mtk_pllfh_data pllfhs[] = {\n\tFH(CLK_APMIXED_ARMCA53PLL, FH_CA53PLL_BL, 0x38),\n\tFH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x60),\n\tFH_M(CLK_APMIXED_MPLL, FH_MPLL, 0x74),\n\tFH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x88),\n\tFH(CLK_APMIXED_MMPLL, FH_MMPLL, 0x9c),\n\tFH(CLK_APMIXED_VENCPLL, FH_VENCPLL, 0xb0),\n\tFH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0xc4),\n\tFH(CLK_APMIXED_VCODECPLL, FH_VCODECPLL, 0xd8),\n};\n\nstatic void clk_mt6795_apmixed_setup_md1(void __iomem *base)\n{\n\tvoid __iomem *reg = base + REG_AP_PLL_CON7;\n\n\t \n\twritel(readl(reg) & ~MD1_CLK_OFF, reg);\n\n\t \n\twritel(readl(reg) & ~MD1_MTCMOS_OFF, reg);\n\n\t \n\twritel(readl(reg) & ~MD1_ISO_OFF, reg);\n\n\t \n\twritel(readl(reg) & ~MD1_MEM_OFF, reg);\n}\n\nstatic const struct of_device_id of_match_clk_mt6795_apmixed[] = {\n\t{ .compatible = \"mediatek,mt6795-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6795_apmixed);\n\nstatic int clk_mt6795_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device *dev = &pdev->dev;\n\tstruct device_node *node = dev->of_node;\n\tconst u8 *fhctl_node = \"mediatek,mt6795-fhctl\";\n\tvoid __iomem *base;\n\tstruct clk_hw *hw;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tfhctl_parse_dt(fhctl_node, pllfhs, ARRAY_SIZE(pllfhs));\n\tret = mtk_clk_register_pllfhs(node, plls, ARRAY_SIZE(plls),\n\t\t\t\t      pllfhs, ARRAY_SIZE(pllfhs), clk_data);\n\tif (ret)\n\t\tgoto free_clk_data;\n\n\thw = mtk_clk_register_ref2usb_tx(\"ref2usb_tx\", \"clk26m\", base + REG_REF2USB);\n\tif (IS_ERR(hw)) {\n\t\tret = PTR_ERR(hw);\n\t\tdev_err(dev, \"Failed to register ref2usb_tx: %d\\n\", ret);\n\t\tgoto unregister_plls;\n\t}\n\tclk_data->hws[CLK_APMIXED_REF2USB_TX] = hw;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret) {\n\t\tdev_err(dev, \"Cannot register clock provider: %d\\n\", ret);\n\t\tgoto unregister_ref2usb;\n\t}\n\n\t \n\tdev_dbg(dev, \"Performing initial setup for MD1\\n\");\n\tclk_mt6795_apmixed_setup_md1(base);\n\n\treturn 0;\n\nunregister_ref2usb:\n\tmtk_clk_unregister_ref2usb_tx(clk_data->hws[CLK_APMIXED_REF2USB_TX]);\nunregister_plls:\n\tmtk_clk_unregister_pllfhs(plls, ARRAY_SIZE(plls), pllfhs,\n\t\t\t\t  ARRAY_SIZE(pllfhs), clk_data);\nfree_clk_data:\n\tmtk_free_clk_data(clk_data);\n\treturn ret;\n}\n\nstatic void clk_mt6795_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_ref2usb_tx(clk_data->hws[CLK_APMIXED_REF2USB_TX]);\n\tmtk_clk_unregister_pllfhs(plls, ARRAY_SIZE(plls), pllfhs,\n\t\t\t\t  ARRAY_SIZE(pllfhs), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic struct platform_driver clk_mt6795_apmixed_drv = {\n\t.probe = clk_mt6795_apmixed_probe,\n\t.remove_new = clk_mt6795_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt6795-apmixed\",\n\t\t.of_match_table = of_match_clk_mt6795_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt6795_apmixed_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT6795 apmixed clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}