# Verilog
Repo for any tests or code in Verilog Hardware Description Language
