
i2ctest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e00  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007f88  08007f88  00017f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fa4  08007fa4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007fa4  08007fa4  00017fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fac  08007fac  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fac  08007fac  00017fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fb0  08007fb0  00017fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007fb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          0000080c  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000089c  2000089c  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001581a  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003700  00000000  00000000  000358da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  00038fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa8  00000000  00000000  0003a0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023699  00000000  00000000  0003b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001717c  00000000  00000000  0005e739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb54c  00000000  00000000  000758b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140e01  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048dc  00000000  00000000  00140e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007f70 	.word	0x08007f70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007f70 	.word	0x08007f70

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <Scan_I2C_Address>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int i;
void Scan_I2C_Address()
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	for(i=255; i>=0; i--)
 80004d0:	4b0d      	ldr	r3, [pc, #52]	; (8000508 <Scan_I2C_Address+0x3c>)
 80004d2:	22ff      	movs	r2, #255	; 0xff
 80004d4:	601a      	str	r2, [r3, #0]
 80004d6:	e00f      	b.n	80004f8 <Scan_I2C_Address+0x2c>
	{
		if(HAL_I2C_IsDeviceReady(&hi2c1, i, 1, 10) == HAL_OK)
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <Scan_I2C_Address+0x3c>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	b299      	uxth	r1, r3
 80004de:	230a      	movs	r3, #10
 80004e0:	2201      	movs	r2, #1
 80004e2:	480a      	ldr	r0, [pc, #40]	; (800050c <Scan_I2C_Address+0x40>)
 80004e4:	f002 fcb6 	bl	8002e54 <HAL_I2C_IsDeviceReady>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d009      	beq.n	8000502 <Scan_I2C_Address+0x36>
	for(i=255; i>=0; i--)
 80004ee:	4b06      	ldr	r3, [pc, #24]	; (8000508 <Scan_I2C_Address+0x3c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	3b01      	subs	r3, #1
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <Scan_I2C_Address+0x3c>)
 80004f6:	6013      	str	r3, [r2, #0]
 80004f8:	4b03      	ldr	r3, [pc, #12]	; (8000508 <Scan_I2C_Address+0x3c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	daeb      	bge.n	80004d8 <Scan_I2C_Address+0xc>
		{
			//HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);
			break;
		}
	}
}
 8000500:	e000      	b.n	8000504 <Scan_I2C_Address+0x38>
			break;
 8000502:	bf00      	nop
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}
 8000508:	200001a0 	.word	0x200001a0
 800050c:	200000ac 	.word	0x200000ac

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f000 fbf2 	bl	8000cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f810 	bl	800053c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f000 f90c 	bl	8000738 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000520:	f000 f876 	bl	8000610 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000524:	f000 f8a2 	bl	800066c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000528:	f000 f8d0 	bl	80006cc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800052c:	f007 f8d8 	bl	80076e0 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  Scan_I2C_Address();
 8000530:	f7ff ffcc 	bl	80004cc <Scan_I2C_Address>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000534:	f007 f8fa 	bl	800772c <MX_USB_HOST_Process>
 8000538:	e7fc      	b.n	8000534 <main+0x24>
	...

0800053c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b094      	sub	sp, #80	; 0x50
 8000540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000542:	f107 0320 	add.w	r3, r7, #32
 8000546:	2230      	movs	r2, #48	; 0x30
 8000548:	2100      	movs	r1, #0
 800054a:	4618      	mov	r0, r3
 800054c:	f007 fc0a 	bl	8007d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000550:	f107 030c 	add.w	r3, r7, #12
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]
 800055a:	609a      	str	r2, [r3, #8]
 800055c:	60da      	str	r2, [r3, #12]
 800055e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000560:	2300      	movs	r3, #0
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	4b28      	ldr	r3, [pc, #160]	; (8000608 <SystemClock_Config+0xcc>)
 8000566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000568:	4a27      	ldr	r2, [pc, #156]	; (8000608 <SystemClock_Config+0xcc>)
 800056a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800056e:	6413      	str	r3, [r2, #64]	; 0x40
 8000570:	4b25      	ldr	r3, [pc, #148]	; (8000608 <SystemClock_Config+0xcc>)
 8000572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800057c:	2300      	movs	r3, #0
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	4b22      	ldr	r3, [pc, #136]	; (800060c <SystemClock_Config+0xd0>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a21      	ldr	r2, [pc, #132]	; (800060c <SystemClock_Config+0xd0>)
 8000586:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	4b1f      	ldr	r3, [pc, #124]	; (800060c <SystemClock_Config+0xd0>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000598:	2301      	movs	r3, #1
 800059a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800059c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a2:	2302      	movs	r3, #2
 80005a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005ac:	2308      	movs	r3, #8
 80005ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ba:	2307      	movs	r3, #7
 80005bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005be:	f107 0320 	add.w	r3, r7, #32
 80005c2:	4618      	mov	r0, r3
 80005c4:	f003 fa6c 	bl	8003aa0 <HAL_RCC_OscConfig>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ce:	f000 f9b1 	bl	8000934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d2:	230f      	movs	r3, #15
 80005d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d6:	2302      	movs	r3, #2
 80005d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005ea:	f107 030c 	add.w	r3, r7, #12
 80005ee:	2105      	movs	r1, #5
 80005f0:	4618      	mov	r0, r3
 80005f2:	f003 fccd 	bl	8003f90 <HAL_RCC_ClockConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005fc:	f000 f99a 	bl	8000934 <Error_Handler>
  }
}
 8000600:	bf00      	nop
 8000602:	3750      	adds	r7, #80	; 0x50
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40023800 	.word	0x40023800
 800060c:	40007000 	.word	0x40007000

08000610 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <MX_I2C1_Init+0x50>)
 8000616:	4a13      	ldr	r2, [pc, #76]	; (8000664 <MX_I2C1_Init+0x54>)
 8000618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_I2C1_Init+0x50>)
 800061c:	4a12      	ldr	r2, [pc, #72]	; (8000668 <MX_I2C1_Init+0x58>)
 800061e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_I2C1_Init+0x50>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <MX_I2C1_Init+0x50>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800062c:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <MX_I2C1_Init+0x50>)
 800062e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000632:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <MX_I2C1_Init+0x50>)
 8000636:	2200      	movs	r2, #0
 8000638:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800063a:	4b09      	ldr	r3, [pc, #36]	; (8000660 <MX_I2C1_Init+0x50>)
 800063c:	2200      	movs	r2, #0
 800063e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000640:	4b07      	ldr	r3, [pc, #28]	; (8000660 <MX_I2C1_Init+0x50>)
 8000642:	2200      	movs	r2, #0
 8000644:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <MX_I2C1_Init+0x50>)
 8000648:	2200      	movs	r2, #0
 800064a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <MX_I2C1_Init+0x50>)
 800064e:	f002 fabd 	bl	8002bcc <HAL_I2C_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000658:	f000 f96c 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200000ac 	.word	0x200000ac
 8000664:	40005400 	.word	0x40005400
 8000668:	000186a0 	.word	0x000186a0

0800066c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000672:	4a14      	ldr	r2, [pc, #80]	; (80006c4 <MX_I2S3_Init+0x58>)
 8000674:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000676:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000678:	f44f 7200 	mov.w	r2, #512	; 0x200
 800067c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000684:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800068a:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <MX_I2S3_Init+0x54>)
 800068c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000690:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000694:	4a0c      	ldr	r2, [pc, #48]	; (80006c8 <MX_I2S3_Init+0x5c>)
 8000696:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_I2S3_Init+0x54>)
 800069a:	2200      	movs	r2, #0
 800069c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006ac:	f002 fd58 	bl	8003160 <HAL_I2S_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006b6:	f000 f93d 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000100 	.word	0x20000100
 80006c4:	40003c00 	.word	0x40003c00
 80006c8:	00017700 	.word	0x00017700

080006cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d0:	4b17      	ldr	r3, [pc, #92]	; (8000730 <MX_SPI1_Init+0x64>)
 80006d2:	4a18      	ldr	r2, [pc, #96]	; (8000734 <MX_SPI1_Init+0x68>)
 80006d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006d6:	4b16      	ldr	r3, [pc, #88]	; (8000730 <MX_SPI1_Init+0x64>)
 80006d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006de:	4b14      	ldr	r3, [pc, #80]	; (8000730 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ea:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_SPI1_Init+0x64>)
 80006f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006fe:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_SPI1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000704:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <MX_SPI1_Init+0x64>)
 8000706:	2200      	movs	r2, #0
 8000708:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_SPI1_Init+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <MX_SPI1_Init+0x64>)
 8000712:	2200      	movs	r2, #0
 8000714:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_SPI1_Init+0x64>)
 8000718:	220a      	movs	r2, #10
 800071a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800071c:	4804      	ldr	r0, [pc, #16]	; (8000730 <MX_SPI1_Init+0x64>)
 800071e:	f003 ff83 	bl	8004628 <HAL_SPI_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000728:	f000 f904 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000148 	.word	0x20000148
 8000734:	40013000 	.word	0x40013000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	; 0x30
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	4b72      	ldr	r3, [pc, #456]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a71      	ldr	r2, [pc, #452]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000758:	f043 0310 	orr.w	r3, r3, #16
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b6f      	ldr	r3, [pc, #444]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0310 	and.w	r3, r3, #16
 8000766:	61bb      	str	r3, [r7, #24]
 8000768:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	4b6b      	ldr	r3, [pc, #428]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a6a      	ldr	r2, [pc, #424]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b68      	ldr	r3, [pc, #416]	; (800091c <MX_GPIO_Init+0x1e4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	4b64      	ldr	r3, [pc, #400]	; (800091c <MX_GPIO_Init+0x1e4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a63      	ldr	r2, [pc, #396]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b61      	ldr	r3, [pc, #388]	; (800091c <MX_GPIO_Init+0x1e4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b5d      	ldr	r3, [pc, #372]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a5c      	ldr	r2, [pc, #368]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b5a      	ldr	r3, [pc, #360]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b56      	ldr	r3, [pc, #344]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a55      	ldr	r2, [pc, #340]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b53      	ldr	r3, [pc, #332]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b4f      	ldr	r3, [pc, #316]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a4e      	ldr	r2, [pc, #312]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007e4:	f043 0308 	orr.w	r3, r3, #8
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b4c      	ldr	r3, [pc, #304]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0308 	and.w	r3, r3, #8
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2108      	movs	r1, #8
 80007fa:	4849      	ldr	r0, [pc, #292]	; (8000920 <MX_GPIO_Init+0x1e8>)
 80007fc:	f000 fdc2 	bl	8001384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2101      	movs	r1, #1
 8000804:	4847      	ldr	r0, [pc, #284]	; (8000924 <MX_GPIO_Init+0x1ec>)
 8000806:	f000 fdbd 	bl	8001384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800080a:	2200      	movs	r2, #0
 800080c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000810:	4845      	ldr	r0, [pc, #276]	; (8000928 <MX_GPIO_Init+0x1f0>)
 8000812:	f000 fdb7 	bl	8001384 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000816:	2308      	movs	r3, #8
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	483c      	ldr	r0, [pc, #240]	; (8000920 <MX_GPIO_Init+0x1e8>)
 800082e:	f000 fc0d 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	4836      	ldr	r0, [pc, #216]	; (8000924 <MX_GPIO_Init+0x1ec>)
 800084a:	f000 fbff 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800084e:	2308      	movs	r3, #8
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800085e:	2305      	movs	r3, #5
 8000860:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	482e      	ldr	r0, [pc, #184]	; (8000924 <MX_GPIO_Init+0x1ec>)
 800086a:	f000 fbef 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800086e:	2301      	movs	r3, #1
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000872:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	482a      	ldr	r0, [pc, #168]	; (800092c <MX_GPIO_Init+0x1f4>)
 8000884:	f000 fbe2 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000888:	2304      	movs	r3, #4
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088c:	2300      	movs	r3, #0
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	4825      	ldr	r0, [pc, #148]	; (8000930 <MX_GPIO_Init+0x1f8>)
 800089c:	f000 fbd6 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	2302      	movs	r3, #2
 80008a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008b2:	2305      	movs	r3, #5
 80008b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4619      	mov	r1, r3
 80008bc:	481c      	ldr	r0, [pc, #112]	; (8000930 <MX_GPIO_Init+0x1f8>)
 80008be:	f000 fbc5 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008c2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008c6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d4:	f107 031c 	add.w	r3, r7, #28
 80008d8:	4619      	mov	r1, r3
 80008da:	4813      	ldr	r0, [pc, #76]	; (8000928 <MX_GPIO_Init+0x1f0>)
 80008dc:	f000 fbb6 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008e0:	2320      	movs	r3, #32
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e4:	2300      	movs	r3, #0
 80008e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	480d      	ldr	r0, [pc, #52]	; (8000928 <MX_GPIO_Init+0x1f0>)
 80008f4:	f000 fbaa 	bl	800104c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008f8:	2302      	movs	r3, #2
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008fc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000900:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	4804      	ldr	r0, [pc, #16]	; (8000920 <MX_GPIO_Init+0x1e8>)
 800090e:	f000 fb9d 	bl	800104c <HAL_GPIO_Init>

}
 8000912:	bf00      	nop
 8000914:	3730      	adds	r7, #48	; 0x30
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800
 8000920:	40021000 	.word	0x40021000
 8000924:	40020800 	.word	0x40020800
 8000928:	40020c00 	.word	0x40020c00
 800092c:	40020000 	.word	0x40020000
 8000930:	40020400 	.word	0x40020400

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
}
 800093a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093c:	e7fe      	b.n	800093c <Error_Handler+0x8>
	...

08000940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <HAL_MspInit+0x4c>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	4a0f      	ldr	r2, [pc, #60]	; (800098c <HAL_MspInit+0x4c>)
 8000950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000954:	6453      	str	r3, [r2, #68]	; 0x44
 8000956:	4b0d      	ldr	r3, [pc, #52]	; (800098c <HAL_MspInit+0x4c>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <HAL_MspInit+0x4c>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	4a08      	ldr	r2, [pc, #32]	; (800098c <HAL_MspInit+0x4c>)
 800096c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000970:	6413      	str	r3, [r2, #64]	; 0x40
 8000972:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_MspInit+0x4c>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800097e:	2007      	movs	r0, #7
 8000980:	f000 fb22 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000984:	bf00      	nop
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40023800 	.word	0x40023800

08000990 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	; 0x28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a19      	ldr	r2, [pc, #100]	; (8000a14 <HAL_I2C_MspInit+0x84>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d12c      	bne.n	8000a0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a17      	ldr	r2, [pc, #92]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009ce:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009d4:	2312      	movs	r3, #18
 80009d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d8:	2301      	movs	r3, #1
 80009da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009e0:	2304      	movs	r3, #4
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	480c      	ldr	r0, [pc, #48]	; (8000a1c <HAL_I2C_MspInit+0x8c>)
 80009ec:	f000 fb2e 	bl	800104c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f8:	4a07      	ldr	r2, [pc, #28]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 80009fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <HAL_I2C_MspInit+0x88>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a0c:	bf00      	nop
 8000a0e:	3728      	adds	r7, #40	; 0x28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40005400 	.word	0x40005400
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40020400 	.word	0x40020400

08000a20 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08e      	sub	sp, #56	; 0x38
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a31      	ldr	r2, [pc, #196]	; (8000b10 <HAL_I2S_MspInit+0xf0>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d15a      	bne.n	8000b06 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a50:	2301      	movs	r3, #1
 8000a52:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a54:	23c0      	movs	r3, #192	; 0xc0
 8000a56:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4618      	mov	r0, r3
 8000a62:	f003 fca1 	bl	80043a8 <HAL_RCCEx_PeriphCLKConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a6c:	f7ff ff62 	bl	8000934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a70:	2300      	movs	r3, #0
 8000a72:	613b      	str	r3, [r7, #16]
 8000a74:	4b27      	ldr	r3, [pc, #156]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a78:	4a26      	ldr	r2, [pc, #152]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a80:	4b24      	ldr	r3, [pc, #144]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	4b20      	ldr	r3, [pc, #128]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a94:	4a1f      	ldr	r2, [pc, #124]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9c:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab0:	4a18      	ldr	r2, [pc, #96]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000ab2:	f043 0304 	orr.w	r3, r3, #4
 8000ab6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <HAL_I2S_MspInit+0xf4>)
 8000aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ad4:	2306      	movs	r3, #6
 8000ad6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000adc:	4619      	mov	r1, r3
 8000ade:	480e      	ldr	r0, [pc, #56]	; (8000b18 <HAL_I2S_MspInit+0xf8>)
 8000ae0:	f000 fab4 	bl	800104c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ae4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aea:	2302      	movs	r3, #2
 8000aec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000af6:	2306      	movs	r3, #6
 8000af8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000afe:	4619      	mov	r1, r3
 8000b00:	4806      	ldr	r0, [pc, #24]	; (8000b1c <HAL_I2S_MspInit+0xfc>)
 8000b02:	f000 faa3 	bl	800104c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b06:	bf00      	nop
 8000b08:	3738      	adds	r7, #56	; 0x38
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40003c00 	.word	0x40003c00
 8000b14:	40023800 	.word	0x40023800
 8000b18:	40020000 	.word	0x40020000
 8000b1c:	40020800 	.word	0x40020800

08000b20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a19      	ldr	r2, [pc, #100]	; (8000ba4 <HAL_SPI_MspInit+0x84>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d12b      	bne.n	8000b9a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b4a:	4a17      	ldr	r2, [pc, #92]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b50:	6453      	str	r3, [r2, #68]	; 0x44
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a10      	ldr	r2, [pc, #64]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <HAL_SPI_MspInit+0x88>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b7a:	23e0      	movs	r3, #224	; 0xe0
 8000b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4805      	ldr	r0, [pc, #20]	; (8000bac <HAL_SPI_MspInit+0x8c>)
 8000b96:	f000 fa59 	bl	800104c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b9a:	bf00      	nop
 8000b9c:	3728      	adds	r7, #40	; 0x28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40013000 	.word	0x40013000
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	40020000 	.word	0x40020000

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <NMI_Handler+0x4>

08000bb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <BusFault_Handler+0x4>

08000bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <UsageFault_Handler+0x4>

08000bce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr

08000bea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bfc:	f000 f8d0 	bl	8000da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c08:	4802      	ldr	r0, [pc, #8]	; (8000c14 <OTG_FS_IRQHandler+0x10>)
 8000c0a:	f000 fe3f 	bl	800188c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000588 	.word	0x20000588

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	; (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f007 f852 	bl	8007cf0 <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20020000 	.word	0x20020000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	200001a4 	.word	0x200001a4
 8000c80:	200008a0 	.word	0x200008a0

08000c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <SystemInit+0x20>)
 8000c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c8e:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <SystemInit+0x20>)
 8000c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cac:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cae:	490e      	ldr	r1, [pc, #56]	; (8000ce8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cc4:	4c0b      	ldr	r4, [pc, #44]	; (8000cf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cd2:	f7ff ffd7 	bl	8000c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f007 f811 	bl	8007cfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cda:	f7ff fc19 	bl	8000510 <main>
  bx  lr    
 8000cde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000cec:	08007fb4 	.word	0x08007fb4
  ldr r2, =_sbss
 8000cf0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000cf4:	2000089c 	.word	0x2000089c

08000cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC_IRQHandler>
	...

08000cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <HAL_Init+0x40>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_Init+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <HAL_Init+0x40>)
 8000d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_Init+0x40>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_Init+0x40>)
 8000d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f94f 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f808 	bl	8000d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d30:	f7ff fe06 	bl	8000940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023c00 	.word	0x40023c00

08000d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d48:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <HAL_InitTick+0x54>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <HAL_InitTick+0x58>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f967 	bl	8001032 <HAL_SYSTICK_Config>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e00e      	b.n	8000d8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b0f      	cmp	r3, #15
 8000d72:	d80a      	bhi.n	8000d8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d74:	2200      	movs	r2, #0
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7c:	f000 f92f 	bl	8000fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d80:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <HAL_InitTick+0x5c>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d86:	2300      	movs	r3, #0
 8000d88:	e000      	b.n	8000d8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000000 	.word	0x20000000
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	20000004 	.word	0x20000004

08000da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_IncTick+0x20>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <HAL_IncTick+0x24>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	4a04      	ldr	r2, [pc, #16]	; (8000dc4 <HAL_IncTick+0x24>)
 8000db2:	6013      	str	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	200001a8 	.word	0x200001a8

08000dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return uwTick;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <HAL_GetTick+0x14>)
 8000dce:	681b      	ldr	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	200001a8 	.word	0x200001a8

08000de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000de8:	f7ff ffee 	bl	8000dc8 <HAL_GetTick>
 8000dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df8:	d005      	beq.n	8000e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	; (8000e24 <HAL_Delay+0x44>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4413      	add	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e06:	bf00      	nop
 8000e08:	f7ff ffde 	bl	8000dc8 <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d8f7      	bhi.n	8000e08 <HAL_Delay+0x28>
  {
  }
}
 8000e18:	bf00      	nop
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000008 	.word	0x20000008

08000e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e44:	4013      	ands	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5a:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	60d3      	str	r3, [r2, #12]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <__NVIC_GetPriorityGrouping+0x18>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	0a1b      	lsrs	r3, r3, #8
 8000e7a:	f003 0307 	and.w	r3, r3, #7
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	db0b      	blt.n	8000eb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	f003 021f 	and.w	r2, r3, #31
 8000ea4:	4907      	ldr	r1, [pc, #28]	; (8000ec4 <__NVIC_EnableIRQ+0x38>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	095b      	lsrs	r3, r3, #5
 8000eac:	2001      	movs	r0, #1
 8000eae:	fa00 f202 	lsl.w	r2, r0, r2
 8000eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000e100 	.word	0xe000e100

08000ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	db0a      	blt.n	8000ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	490c      	ldr	r1, [pc, #48]	; (8000f14 <__NVIC_SetPriority+0x4c>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	0112      	lsls	r2, r2, #4
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	440b      	add	r3, r1
 8000eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef0:	e00a      	b.n	8000f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	b2da      	uxtb	r2, r3
 8000ef6:	4908      	ldr	r1, [pc, #32]	; (8000f18 <__NVIC_SetPriority+0x50>)
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	f003 030f 	and.w	r3, r3, #15
 8000efe:	3b04      	subs	r3, #4
 8000f00:	0112      	lsls	r2, r2, #4
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	440b      	add	r3, r1
 8000f06:	761a      	strb	r2, [r3, #24]
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	e000e100 	.word	0xe000e100
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b089      	sub	sp, #36	; 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f1c3 0307 	rsb	r3, r3, #7
 8000f36:	2b04      	cmp	r3, #4
 8000f38:	bf28      	it	cs
 8000f3a:	2304      	movcs	r3, #4
 8000f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3304      	adds	r3, #4
 8000f42:	2b06      	cmp	r3, #6
 8000f44:	d902      	bls.n	8000f4c <NVIC_EncodePriority+0x30>
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3b03      	subs	r3, #3
 8000f4a:	e000      	b.n	8000f4e <NVIC_EncodePriority+0x32>
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	f04f 32ff 	mov.w	r2, #4294967295
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	401a      	ands	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f64:	f04f 31ff 	mov.w	r1, #4294967295
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	43d9      	mvns	r1, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	4313      	orrs	r3, r2
         );
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3724      	adds	r7, #36	; 0x24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f94:	d301      	bcc.n	8000f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00f      	b.n	8000fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	; (8000fc4 <SysTick_Config+0x40>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f7ff ff8e 	bl	8000ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <SysTick_Config+0x40>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb2:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <SysTick_Config+0x40>)
 8000fb4:	2207      	movs	r2, #7
 8000fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	e000e010 	.word	0xe000e010

08000fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ff29 	bl	8000e28 <__NVIC_SetPriorityGrouping>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff0:	f7ff ff3e 	bl	8000e70 <__NVIC_GetPriorityGrouping>
 8000ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	68b9      	ldr	r1, [r7, #8]
 8000ffa:	6978      	ldr	r0, [r7, #20]
 8000ffc:	f7ff ff8e 	bl	8000f1c <NVIC_EncodePriority>
 8001000:	4602      	mov	r2, r0
 8001002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff5d 	bl	8000ec8 <__NVIC_SetPriority>
}
 800100e:	bf00      	nop
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	4603      	mov	r3, r0
 800101e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff31 	bl	8000e8c <__NVIC_EnableIRQ>
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffa2 	bl	8000f84 <SysTick_Config>
 8001040:	4603      	mov	r3, r0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800104c:	b480      	push	{r7}
 800104e:	b089      	sub	sp, #36	; 0x24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800105e:	2300      	movs	r3, #0
 8001060:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
 8001066:	e16b      	b.n	8001340 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001068:	2201      	movs	r2, #1
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	4013      	ands	r3, r2
 800107a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	429a      	cmp	r2, r3
 8001082:	f040 815a 	bne.w	800133a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 0303 	and.w	r3, r3, #3
 800108e:	2b01      	cmp	r3, #1
 8001090:	d005      	beq.n	800109e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800109a:	2b02      	cmp	r3, #2
 800109c:	d130      	bne.n	8001100 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	2203      	movs	r2, #3
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010d4:	2201      	movs	r2, #1
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	43db      	mvns	r3, r3
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	4013      	ands	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	f003 0201 	and.w	r2, r3, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	2b03      	cmp	r3, #3
 800110a:	d017      	beq.n	800113c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	2203      	movs	r2, #3
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	689a      	ldr	r2, [r3, #8]
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d123      	bne.n	8001190 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	08da      	lsrs	r2, r3, #3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3208      	adds	r2, #8
 8001150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001154:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	f003 0307 	and.w	r3, r3, #7
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	220f      	movs	r2, #15
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	691a      	ldr	r2, [r3, #16]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	08da      	lsrs	r2, r3, #3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	3208      	adds	r2, #8
 800118a:	69b9      	ldr	r1, [r7, #24]
 800118c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	2203      	movs	r2, #3
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 0203 	and.w	r2, r3, #3
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f000 80b4 	beq.w	800133a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	4b60      	ldr	r3, [pc, #384]	; (8001358 <HAL_GPIO_Init+0x30c>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	4a5f      	ldr	r2, [pc, #380]	; (8001358 <HAL_GPIO_Init+0x30c>)
 80011dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e0:	6453      	str	r3, [r2, #68]	; 0x44
 80011e2:	4b5d      	ldr	r3, [pc, #372]	; (8001358 <HAL_GPIO_Init+0x30c>)
 80011e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011ee:	4a5b      	ldr	r2, [pc, #364]	; (800135c <HAL_GPIO_Init+0x310>)
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	089b      	lsrs	r3, r3, #2
 80011f4:	3302      	adds	r3, #2
 80011f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	220f      	movs	r2, #15
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a52      	ldr	r2, [pc, #328]	; (8001360 <HAL_GPIO_Init+0x314>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d02b      	beq.n	8001272 <HAL_GPIO_Init+0x226>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a51      	ldr	r2, [pc, #324]	; (8001364 <HAL_GPIO_Init+0x318>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d025      	beq.n	800126e <HAL_GPIO_Init+0x222>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a50      	ldr	r2, [pc, #320]	; (8001368 <HAL_GPIO_Init+0x31c>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d01f      	beq.n	800126a <HAL_GPIO_Init+0x21e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a4f      	ldr	r2, [pc, #316]	; (800136c <HAL_GPIO_Init+0x320>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d019      	beq.n	8001266 <HAL_GPIO_Init+0x21a>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a4e      	ldr	r2, [pc, #312]	; (8001370 <HAL_GPIO_Init+0x324>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d013      	beq.n	8001262 <HAL_GPIO_Init+0x216>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a4d      	ldr	r2, [pc, #308]	; (8001374 <HAL_GPIO_Init+0x328>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d00d      	beq.n	800125e <HAL_GPIO_Init+0x212>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a4c      	ldr	r2, [pc, #304]	; (8001378 <HAL_GPIO_Init+0x32c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d007      	beq.n	800125a <HAL_GPIO_Init+0x20e>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a4b      	ldr	r2, [pc, #300]	; (800137c <HAL_GPIO_Init+0x330>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d101      	bne.n	8001256 <HAL_GPIO_Init+0x20a>
 8001252:	2307      	movs	r3, #7
 8001254:	e00e      	b.n	8001274 <HAL_GPIO_Init+0x228>
 8001256:	2308      	movs	r3, #8
 8001258:	e00c      	b.n	8001274 <HAL_GPIO_Init+0x228>
 800125a:	2306      	movs	r3, #6
 800125c:	e00a      	b.n	8001274 <HAL_GPIO_Init+0x228>
 800125e:	2305      	movs	r3, #5
 8001260:	e008      	b.n	8001274 <HAL_GPIO_Init+0x228>
 8001262:	2304      	movs	r3, #4
 8001264:	e006      	b.n	8001274 <HAL_GPIO_Init+0x228>
 8001266:	2303      	movs	r3, #3
 8001268:	e004      	b.n	8001274 <HAL_GPIO_Init+0x228>
 800126a:	2302      	movs	r3, #2
 800126c:	e002      	b.n	8001274 <HAL_GPIO_Init+0x228>
 800126e:	2301      	movs	r3, #1
 8001270:	e000      	b.n	8001274 <HAL_GPIO_Init+0x228>
 8001272:	2300      	movs	r3, #0
 8001274:	69fa      	ldr	r2, [r7, #28]
 8001276:	f002 0203 	and.w	r2, r2, #3
 800127a:	0092      	lsls	r2, r2, #2
 800127c:	4093      	lsls	r3, r2
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	4313      	orrs	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001284:	4935      	ldr	r1, [pc, #212]	; (800135c <HAL_GPIO_Init+0x310>)
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	089b      	lsrs	r3, r3, #2
 800128a:	3302      	adds	r3, #2
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001292:	4b3b      	ldr	r3, [pc, #236]	; (8001380 <HAL_GPIO_Init+0x334>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	43db      	mvns	r3, r3
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4013      	ands	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012b6:	4a32      	ldr	r2, [pc, #200]	; (8001380 <HAL_GPIO_Init+0x334>)
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012bc:	4b30      	ldr	r3, [pc, #192]	; (8001380 <HAL_GPIO_Init+0x334>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012e0:	4a27      	ldr	r2, [pc, #156]	; (8001380 <HAL_GPIO_Init+0x334>)
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012e6:	4b26      	ldr	r3, [pc, #152]	; (8001380 <HAL_GPIO_Init+0x334>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800130a:	4a1d      	ldr	r2, [pc, #116]	; (8001380 <HAL_GPIO_Init+0x334>)
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001310:	4b1b      	ldr	r3, [pc, #108]	; (8001380 <HAL_GPIO_Init+0x334>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	43db      	mvns	r3, r3
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4013      	ands	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001334:	4a12      	ldr	r2, [pc, #72]	; (8001380 <HAL_GPIO_Init+0x334>)
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3301      	adds	r3, #1
 800133e:	61fb      	str	r3, [r7, #28]
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	2b0f      	cmp	r3, #15
 8001344:	f67f ae90 	bls.w	8001068 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	3724      	adds	r7, #36	; 0x24
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40023800 	.word	0x40023800
 800135c:	40013800 	.word	0x40013800
 8001360:	40020000 	.word	0x40020000
 8001364:	40020400 	.word	0x40020400
 8001368:	40020800 	.word	0x40020800
 800136c:	40020c00 	.word	0x40020c00
 8001370:	40021000 	.word	0x40021000
 8001374:	40021400 	.word	0x40021400
 8001378:	40021800 	.word	0x40021800
 800137c:	40021c00 	.word	0x40021c00
 8001380:	40013c00 	.word	0x40013c00

08001384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	807b      	strh	r3, [r7, #2]
 8001390:	4613      	mov	r3, r2
 8001392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001394:	787b      	ldrb	r3, [r7, #1]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800139a:	887a      	ldrh	r2, [r7, #2]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013a0:	e003      	b.n	80013aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	041a      	lsls	r2, r3, #16
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	619a      	str	r2, [r3, #24]
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80013b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b8:	b08f      	sub	sp, #60	; 0x3c
 80013ba:	af0a      	add	r7, sp, #40	; 0x28
 80013bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e054      	b.n	8001472 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d106      	bne.n	80013e8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f006 f9da 	bl	800779c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2203      	movs	r2, #3
 80013ec:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d102      	bne.n	8001402 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f003 fa09 	bl	800481e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	603b      	str	r3, [r7, #0]
 8001412:	687e      	ldr	r6, [r7, #4]
 8001414:	466d      	mov	r5, sp
 8001416:	f106 0410 	add.w	r4, r6, #16
 800141a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001420:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001422:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001426:	e885 0003 	stmia.w	r5, {r0, r1}
 800142a:	1d33      	adds	r3, r6, #4
 800142c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800142e:	6838      	ldr	r0, [r7, #0]
 8001430:	f003 f983 	bl	800473a <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2101      	movs	r1, #1
 800143a:	4618      	mov	r0, r3
 800143c:	f003 fa00 	bl	8004840 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	687e      	ldr	r6, [r7, #4]
 8001448:	466d      	mov	r5, sp
 800144a:	f106 0410 	add.w	r4, r6, #16
 800144e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001456:	e894 0003 	ldmia.w	r4, {r0, r1}
 800145a:	e885 0003 	stmia.w	r5, {r0, r1}
 800145e:	1d33      	adds	r3, r6, #4
 8001460:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001462:	6838      	ldr	r0, [r7, #0]
 8001464:	f003 fb88 	bl	8004b78 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800147a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800147a:	b590      	push	{r4, r7, lr}
 800147c:	b089      	sub	sp, #36	; 0x24
 800147e:	af04      	add	r7, sp, #16
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	4608      	mov	r0, r1
 8001484:	4611      	mov	r1, r2
 8001486:	461a      	mov	r2, r3
 8001488:	4603      	mov	r3, r0
 800148a:	70fb      	strb	r3, [r7, #3]
 800148c:	460b      	mov	r3, r1
 800148e:	70bb      	strb	r3, [r7, #2]
 8001490:	4613      	mov	r3, r2
 8001492:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <HAL_HCD_HC_Init+0x28>
 800149e:	2302      	movs	r3, #2
 80014a0:	e076      	b.n	8001590 <HAL_HCD_HC_Init+0x116>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2201      	movs	r2, #1
 80014a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	212c      	movs	r1, #44	; 0x2c
 80014b0:	fb01 f303 	mul.w	r3, r1, r3
 80014b4:	4413      	add	r3, r2
 80014b6:	333d      	adds	r3, #61	; 0x3d
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	212c      	movs	r1, #44	; 0x2c
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	3338      	adds	r3, #56	; 0x38
 80014ca:	787a      	ldrb	r2, [r7, #1]
 80014cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	212c      	movs	r1, #44	; 0x2c
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	3340      	adds	r3, #64	; 0x40
 80014dc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014de:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014e0:	78fb      	ldrb	r3, [r7, #3]
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	212c      	movs	r1, #44	; 0x2c
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	3339      	adds	r3, #57	; 0x39
 80014ee:	78fa      	ldrb	r2, [r7, #3]
 80014f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	212c      	movs	r1, #44	; 0x2c
 80014f8:	fb01 f303 	mul.w	r3, r1, r3
 80014fc:	4413      	add	r3, r2
 80014fe:	333f      	adds	r3, #63	; 0x3f
 8001500:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001504:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	78ba      	ldrb	r2, [r7, #2]
 800150a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800150e:	b2d0      	uxtb	r0, r2
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	212c      	movs	r1, #44	; 0x2c
 8001514:	fb01 f303 	mul.w	r3, r1, r3
 8001518:	4413      	add	r3, r2
 800151a:	333a      	adds	r3, #58	; 0x3a
 800151c:	4602      	mov	r2, r0
 800151e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001520:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001524:	2b00      	cmp	r3, #0
 8001526:	da09      	bge.n	800153c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	212c      	movs	r1, #44	; 0x2c
 800152e:	fb01 f303 	mul.w	r3, r1, r3
 8001532:	4413      	add	r3, r2
 8001534:	333b      	adds	r3, #59	; 0x3b
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e008      	b.n	800154e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	212c      	movs	r1, #44	; 0x2c
 8001542:	fb01 f303 	mul.w	r3, r1, r3
 8001546:	4413      	add	r3, r2
 8001548:	333b      	adds	r3, #59	; 0x3b
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	212c      	movs	r1, #44	; 0x2c
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	333c      	adds	r3, #60	; 0x3c
 800155c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001560:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	787c      	ldrb	r4, [r7, #1]
 8001568:	78ba      	ldrb	r2, [r7, #2]
 800156a:	78f9      	ldrb	r1, [r7, #3]
 800156c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800156e:	9302      	str	r3, [sp, #8]
 8001570:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	f897 3020 	ldrb.w	r3, [r7, #32]
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	4623      	mov	r3, r4
 800157e:	f003 fc81 	bl	8004e84 <USB_HC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bd90      	pop	{r4, r7, pc}

08001598 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d101      	bne.n	80015b6 <HAL_HCD_HC_Halt+0x1e>
 80015b2:	2302      	movs	r3, #2
 80015b4:	e00f      	b.n	80015d6 <HAL_HCD_HC_Halt+0x3e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	78fa      	ldrb	r2, [r7, #3]
 80015c4:	4611      	mov	r1, r2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f003 fed1 	bl	800536e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4608      	mov	r0, r1
 80015ea:	4611      	mov	r1, r2
 80015ec:	461a      	mov	r2, r3
 80015ee:	4603      	mov	r3, r0
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	460b      	mov	r3, r1
 80015f4:	70bb      	strb	r3, [r7, #2]
 80015f6:	4613      	mov	r3, r2
 80015f8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	212c      	movs	r1, #44	; 0x2c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	333b      	adds	r3, #59	; 0x3b
 8001608:	78ba      	ldrb	r2, [r7, #2]
 800160a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	212c      	movs	r1, #44	; 0x2c
 8001612:	fb01 f303 	mul.w	r3, r1, r3
 8001616:	4413      	add	r3, r2
 8001618:	333f      	adds	r3, #63	; 0x3f
 800161a:	787a      	ldrb	r2, [r7, #1]
 800161c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800161e:	7c3b      	ldrb	r3, [r7, #16]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d112      	bne.n	800164a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	212c      	movs	r1, #44	; 0x2c
 800162a:	fb01 f303 	mul.w	r3, r1, r3
 800162e:	4413      	add	r3, r2
 8001630:	3342      	adds	r3, #66	; 0x42
 8001632:	2203      	movs	r2, #3
 8001634:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	212c      	movs	r1, #44	; 0x2c
 800163c:	fb01 f303 	mul.w	r3, r1, r3
 8001640:	4413      	add	r3, r2
 8001642:	333d      	adds	r3, #61	; 0x3d
 8001644:	7f3a      	ldrb	r2, [r7, #28]
 8001646:	701a      	strb	r2, [r3, #0]
 8001648:	e008      	b.n	800165c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800164a:	78fb      	ldrb	r3, [r7, #3]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	212c      	movs	r1, #44	; 0x2c
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	4413      	add	r3, r2
 8001656:	3342      	adds	r3, #66	; 0x42
 8001658:	2202      	movs	r2, #2
 800165a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800165c:	787b      	ldrb	r3, [r7, #1]
 800165e:	2b03      	cmp	r3, #3
 8001660:	f200 80c6 	bhi.w	80017f0 <HAL_HCD_HC_SubmitRequest+0x210>
 8001664:	a201      	add	r2, pc, #4	; (adr r2, 800166c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166a:	bf00      	nop
 800166c:	0800167d 	.word	0x0800167d
 8001670:	080017dd 	.word	0x080017dd
 8001674:	080016e1 	.word	0x080016e1
 8001678:	0800175f 	.word	0x0800175f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800167c:	7c3b      	ldrb	r3, [r7, #16]
 800167e:	2b01      	cmp	r3, #1
 8001680:	f040 80b8 	bne.w	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
 8001684:	78bb      	ldrb	r3, [r7, #2]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 80b4 	bne.w	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800168c:	8b3b      	ldrh	r3, [r7, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d108      	bne.n	80016a4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	212c      	movs	r1, #44	; 0x2c
 8001698:	fb01 f303 	mul.w	r3, r1, r3
 800169c:	4413      	add	r3, r2
 800169e:	3355      	adds	r3, #85	; 0x55
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	212c      	movs	r1, #44	; 0x2c
 80016aa:	fb01 f303 	mul.w	r3, r1, r3
 80016ae:	4413      	add	r3, r2
 80016b0:	3355      	adds	r3, #85	; 0x55
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d109      	bne.n	80016cc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	212c      	movs	r1, #44	; 0x2c
 80016be:	fb01 f303 	mul.w	r3, r1, r3
 80016c2:	4413      	add	r3, r2
 80016c4:	3342      	adds	r3, #66	; 0x42
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80016ca:	e093      	b.n	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	3342      	adds	r3, #66	; 0x42
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
      break;
 80016de:	e089      	b.n	80017f4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80016e0:	78bb      	ldrb	r3, [r7, #2]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d11d      	bne.n	8001722 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	212c      	movs	r1, #44	; 0x2c
 80016ec:	fb01 f303 	mul.w	r3, r1, r3
 80016f0:	4413      	add	r3, r2
 80016f2:	3355      	adds	r3, #85	; 0x55
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	212c      	movs	r1, #44	; 0x2c
 8001700:	fb01 f303 	mul.w	r3, r1, r3
 8001704:	4413      	add	r3, r2
 8001706:	3342      	adds	r3, #66	; 0x42
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800170c:	e073      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800170e:	78fb      	ldrb	r3, [r7, #3]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	212c      	movs	r1, #44	; 0x2c
 8001714:	fb01 f303 	mul.w	r3, r1, r3
 8001718:	4413      	add	r3, r2
 800171a:	3342      	adds	r3, #66	; 0x42
 800171c:	2202      	movs	r2, #2
 800171e:	701a      	strb	r2, [r3, #0]
      break;
 8001720:	e069      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	212c      	movs	r1, #44	; 0x2c
 8001728:	fb01 f303 	mul.w	r3, r1, r3
 800172c:	4413      	add	r3, r2
 800172e:	3354      	adds	r3, #84	; 0x54
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001736:	78fb      	ldrb	r3, [r7, #3]
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	212c      	movs	r1, #44	; 0x2c
 800173c:	fb01 f303 	mul.w	r3, r1, r3
 8001740:	4413      	add	r3, r2
 8001742:	3342      	adds	r3, #66	; 0x42
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
      break;
 8001748:	e055      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800174a:	78fb      	ldrb	r3, [r7, #3]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	212c      	movs	r1, #44	; 0x2c
 8001750:	fb01 f303 	mul.w	r3, r1, r3
 8001754:	4413      	add	r3, r2
 8001756:	3342      	adds	r3, #66	; 0x42
 8001758:	2202      	movs	r2, #2
 800175a:	701a      	strb	r2, [r3, #0]
      break;
 800175c:	e04b      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800175e:	78bb      	ldrb	r3, [r7, #2]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d11d      	bne.n	80017a0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	212c      	movs	r1, #44	; 0x2c
 800176a:	fb01 f303 	mul.w	r3, r1, r3
 800176e:	4413      	add	r3, r2
 8001770:	3355      	adds	r3, #85	; 0x55
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d109      	bne.n	800178c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	212c      	movs	r1, #44	; 0x2c
 800177e:	fb01 f303 	mul.w	r3, r1, r3
 8001782:	4413      	add	r3, r2
 8001784:	3342      	adds	r3, #66	; 0x42
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800178a:	e034      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	212c      	movs	r1, #44	; 0x2c
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	3342      	adds	r3, #66	; 0x42
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
      break;
 800179e:	e02a      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	212c      	movs	r1, #44	; 0x2c
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	3354      	adds	r3, #84	; 0x54
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d109      	bne.n	80017c8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	212c      	movs	r1, #44	; 0x2c
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	4413      	add	r3, r2
 80017c0:	3342      	adds	r3, #66	; 0x42
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
      break;
 80017c6:	e016      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	212c      	movs	r1, #44	; 0x2c
 80017ce:	fb01 f303 	mul.w	r3, r1, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	3342      	adds	r3, #66	; 0x42
 80017d6:	2202      	movs	r2, #2
 80017d8:	701a      	strb	r2, [r3, #0]
      break;
 80017da:	e00c      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	212c      	movs	r1, #44	; 0x2c
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	3342      	adds	r3, #66	; 0x42
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]
      break;
 80017ee:	e002      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80017f0:	bf00      	nop
 80017f2:	e000      	b.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80017f4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80017f6:	78fb      	ldrb	r3, [r7, #3]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	212c      	movs	r1, #44	; 0x2c
 80017fc:	fb01 f303 	mul.w	r3, r1, r3
 8001800:	4413      	add	r3, r2
 8001802:	3344      	adds	r3, #68	; 0x44
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001808:	78fb      	ldrb	r3, [r7, #3]
 800180a:	8b3a      	ldrh	r2, [r7, #24]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	202c      	movs	r0, #44	; 0x2c
 8001810:	fb00 f303 	mul.w	r3, r0, r3
 8001814:	440b      	add	r3, r1
 8001816:	334c      	adds	r3, #76	; 0x4c
 8001818:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800181a:	78fb      	ldrb	r3, [r7, #3]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	212c      	movs	r1, #44	; 0x2c
 8001820:	fb01 f303 	mul.w	r3, r1, r3
 8001824:	4413      	add	r3, r2
 8001826:	3360      	adds	r3, #96	; 0x60
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	212c      	movs	r1, #44	; 0x2c
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	3350      	adds	r3, #80	; 0x50
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	212c      	movs	r1, #44	; 0x2c
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3339      	adds	r3, #57	; 0x39
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	212c      	movs	r1, #44	; 0x2c
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	3361      	adds	r3, #97	; 0x61
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	78fb      	ldrb	r3, [r7, #3]
 8001868:	222c      	movs	r2, #44	; 0x2c
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	3338      	adds	r3, #56	; 0x38
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	18d1      	adds	r1, r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	b2db      	uxtb	r3, r3
 800187a:	461a      	mov	r2, r3
 800187c:	f003 fc24 	bl	80050c8 <USB_HC_StartXfer>
 8001880:	4603      	mov	r3, r0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop

0800188c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 f925 	bl	8004af2 <USB_GetMode>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	f040 80f6 	bne.w	8001a9c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f003 f909 	bl	8004acc <USB_ReadInterrupts>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80ec 	beq.w	8001a9a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f900 	bl	8004acc <USB_ReadInterrupts>
 80018cc:	4603      	mov	r3, r0
 80018ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018d6:	d104      	bne.n	80018e2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80018e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 f8f0 	bl	8004acc <USB_ReadInterrupts>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018f6:	d104      	bne.n	8001902 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001900:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f003 f8e0 	bl	8004acc <USB_ReadInterrupts>
 800190c:	4603      	mov	r3, r0
 800190e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001912:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001916:	d104      	bne.n	8001922 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001920:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 f8d0 	bl	8004acc <USB_ReadInterrupts>
 800192c:	4603      	mov	r3, r0
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b02      	cmp	r3, #2
 8001934:	d103      	bne.n	800193e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2202      	movs	r2, #2
 800193c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f003 f8c2 	bl	8004acc <USB_ReadInterrupts>
 8001948:	4603      	mov	r3, r0
 800194a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800194e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001952:	d11c      	bne.n	800198e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800195c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10f      	bne.n	800198e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800196e:	2110      	movs	r1, #16
 8001970:	6938      	ldr	r0, [r7, #16]
 8001972:	f002 ffb1 	bl	80048d8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001976:	6938      	ldr	r0, [r7, #16]
 8001978:	f002 ffe2 	bl	8004940 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2101      	movs	r1, #1
 8001982:	4618      	mov	r0, r3
 8001984:	f003 f9b8 	bl	8004cf8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f005 ff85 	bl	8007898 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f003 f89a 	bl	8004acc <USB_ReadInterrupts>
 8001998:	4603      	mov	r3, r0
 800199a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800199e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019a2:	d102      	bne.n	80019aa <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f001 f89e 	bl	8002ae6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 f88c 	bl	8004acc <USB_ReadInterrupts>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b08      	cmp	r3, #8
 80019bc:	d106      	bne.n	80019cc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f005 ff4e 	bl	8007860 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2208      	movs	r2, #8
 80019ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 f87b 	bl	8004acc <USB_ReadInterrupts>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b10      	cmp	r3, #16
 80019de:	d101      	bne.n	80019e4 <HAL_HCD_IRQHandler+0x158>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <HAL_HCD_IRQHandler+0x15a>
 80019e4:	2300      	movs	r3, #0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d012      	beq.n	8001a10 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	699a      	ldr	r2, [r3, #24]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0210 	bic.w	r2, r2, #16
 80019f8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 ffa1 	bl	8002942 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	699a      	ldr	r2, [r3, #24]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0210 	orr.w	r2, r2, #16
 8001a0e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f003 f859 	bl	8004acc <USB_ReadInterrupts>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a24:	d13a      	bne.n	8001a9c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 fc8e 	bl	800534c <USB_HC_ReadInterrupt>
 8001a30:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	e025      	b.n	8001a84 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	fa22 f303 	lsr.w	r3, r2, r3
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d018      	beq.n	8001a7e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	015a      	lsls	r2, r3, #5
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a62:	d106      	bne.n	8001a72 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4619      	mov	r1, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f8ab 	bl	8001bc6 <HCD_HC_IN_IRQHandler>
 8001a70:	e005      	b.n	8001a7e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	4619      	mov	r1, r3
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f000 fbf9 	bl	8002270 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d3d4      	bcc.n	8001a38 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a96:	615a      	str	r2, [r3, #20]
 8001a98:	e000      	b.n	8001a9c <HAL_HCD_IRQHandler+0x210>
      return;
 8001a9a:	bf00      	nop
    }
  }
}
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_HCD_Start+0x16>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e013      	b.n	8001ae0 <HAL_HCD_Start+0x3e>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f003 f97a 	bl	8004dc0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 fe93 	bl	80047fc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d101      	bne.n	8001afe <HAL_HCD_Stop+0x16>
 8001afa:	2302      	movs	r3, #2
 8001afc:	e00d      	b.n	8001b1a <HAL_HCD_Stop+0x32>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f003 fd68 	bl	80055e0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f003 f91c 	bl	8004d6c <USB_ResetPort>
 8001b34:	4603      	mov	r3, r0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b4a:	78fb      	ldrb	r3, [r7, #3]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	212c      	movs	r1, #44	; 0x2c
 8001b50:	fb01 f303 	mul.w	r3, r1, r3
 8001b54:	4413      	add	r3, r2
 8001b56:	3360      	adds	r3, #96	; 0x60
 8001b58:	781b      	ldrb	r3, [r3, #0]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b72:	78fb      	ldrb	r3, [r7, #3]
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	212c      	movs	r1, #44	; 0x2c
 8001b78:	fb01 f303 	mul.w	r3, r1, r3
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3350      	adds	r3, #80	; 0x50
 8001b80:	681b      	ldr	r3, [r3, #0]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 f960 	bl	8004e60 <USB_GetCurrentFrame>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 f93b 	bl	8004e32 <USB_GetHostSpeed>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001bdc:	78fb      	ldrb	r3, [r7, #3]
 8001bde:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	015a      	lsls	r2, r3, #5
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4413      	add	r3, r2
 8001be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d11a      	bne.n	8001c2c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c02:	461a      	mov	r2, r3
 8001c04:	2304      	movs	r3, #4
 8001c06:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	212c      	movs	r1, #44	; 0x2c
 8001c0e:	fb01 f303 	mul.w	r3, r1, r3
 8001c12:	4413      	add	r3, r2
 8001c14:	3361      	adds	r3, #97	; 0x61
 8001c16:	2206      	movs	r2, #6
 8001c18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f003 fba2 	bl	800536e <USB_HC_Halt>
 8001c2a:	e0af      	b.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	015a      	lsls	r2, r3, #5
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4413      	add	r3, r2
 8001c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c42:	d11b      	bne.n	8001c7c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	015a      	lsls	r2, r3, #5
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c50:	461a      	mov	r2, r3
 8001c52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c56:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	212c      	movs	r1, #44	; 0x2c
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	4413      	add	r3, r2
 8001c64:	3361      	adds	r3, #97	; 0x61
 8001c66:	2207      	movs	r2, #7
 8001c68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	4611      	mov	r1, r2
 8001c74:	4618      	mov	r0, r3
 8001c76:	f003 fb7a 	bl	800536e <USB_HC_Halt>
 8001c7a:	e087      	b.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	015a      	lsls	r2, r3, #5
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	4413      	add	r3, r2
 8001c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 0320 	and.w	r3, r3, #32
 8001c8e:	2b20      	cmp	r3, #32
 8001c90:	d109      	bne.n	8001ca6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	015a      	lsls	r2, r3, #5
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4413      	add	r3, r2
 8001c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	2320      	movs	r3, #32
 8001ca2:	6093      	str	r3, [r2, #8]
 8001ca4:	e072      	b.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	015a      	lsls	r2, r3, #5
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	4413      	add	r3, r2
 8001cae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d11a      	bne.n	8001cf2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	015a      	lsls	r2, r3, #5
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2308      	movs	r3, #8
 8001ccc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	212c      	movs	r1, #44	; 0x2c
 8001cd4:	fb01 f303 	mul.w	r3, r1, r3
 8001cd8:	4413      	add	r3, r2
 8001cda:	3361      	adds	r3, #97	; 0x61
 8001cdc:	2205      	movs	r2, #5
 8001cde:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f003 fb3f 	bl	800536e <USB_HC_Halt>
 8001cf0:	e04c      	b.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	015a      	lsls	r2, r3, #5
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d08:	d11b      	bne.n	8001d42 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	015a      	lsls	r2, r3, #5
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4413      	add	r3, r2
 8001d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d16:	461a      	mov	r2, r3
 8001d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	212c      	movs	r1, #44	; 0x2c
 8001d24:	fb01 f303 	mul.w	r3, r1, r3
 8001d28:	4413      	add	r3, r2
 8001d2a:	3361      	adds	r3, #97	; 0x61
 8001d2c:	2208      	movs	r2, #8
 8001d2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	4611      	mov	r1, r2
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f003 fb17 	bl	800536e <USB_HC_Halt>
 8001d40:	e024      	b.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	015a      	lsls	r2, r3, #5
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4413      	add	r3, r2
 8001d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d54:	2b80      	cmp	r3, #128	; 0x80
 8001d56:	d119      	bne.n	8001d8c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	015a      	lsls	r2, r3, #5
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d64:	461a      	mov	r2, r3
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	212c      	movs	r1, #44	; 0x2c
 8001d70:	fb01 f303 	mul.w	r3, r1, r3
 8001d74:	4413      	add	r3, r2
 8001d76:	3361      	adds	r3, #97	; 0x61
 8001d78:	2206      	movs	r2, #6
 8001d7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	4611      	mov	r1, r2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f003 faf1 	bl	800536e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001da2:	d112      	bne.n	8001dca <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f003 fadd 	bl	800536e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	015a      	lsls	r2, r3, #5
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	4413      	add	r3, r2
 8001dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dc6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001dc8:	e24e      	b.n	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	f040 80df 	bne.w	8001fa0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d019      	beq.n	8001e1e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	212c      	movs	r1, #44	; 0x2c
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3348      	adds	r3, #72	; 0x48
 8001df8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	0159      	lsls	r1, r3, #5
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	440b      	add	r3, r1
 8001e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e0c:	1ad2      	subs	r2, r2, r3
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	202c      	movs	r0, #44	; 0x2c
 8001e14:	fb00 f303 	mul.w	r3, r0, r3
 8001e18:	440b      	add	r3, r1
 8001e1a:	3350      	adds	r3, #80	; 0x50
 8001e1c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	212c      	movs	r1, #44	; 0x2c
 8001e24:	fb01 f303 	mul.w	r3, r1, r3
 8001e28:	4413      	add	r3, r2
 8001e2a:	3361      	adds	r3, #97	; 0x61
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	212c      	movs	r1, #44	; 0x2c
 8001e36:	fb01 f303 	mul.w	r3, r1, r3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	335c      	adds	r3, #92	; 0x5c
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	015a      	lsls	r2, r3, #5
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	4413      	add	r3, r2
 8001e4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e4e:	461a      	mov	r2, r3
 8001e50:	2301      	movs	r3, #1
 8001e52:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	212c      	movs	r1, #44	; 0x2c
 8001e5a:	fb01 f303 	mul.w	r3, r1, r3
 8001e5e:	4413      	add	r3, r2
 8001e60:	333f      	adds	r3, #63	; 0x3f
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d009      	beq.n	8001e7c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	212c      	movs	r1, #44	; 0x2c
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	333f      	adds	r3, #63	; 0x3f
 8001e76:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d111      	bne.n	8001ea0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	4611      	mov	r1, r2
 8001e86:	4618      	mov	r0, r3
 8001e88:	f003 fa71 	bl	800536e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	015a      	lsls	r2, r3, #5
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	4413      	add	r3, r2
 8001e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2310      	movs	r3, #16
 8001e9c:	6093      	str	r3, [r2, #8]
 8001e9e:	e03a      	b.n	8001f16 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	212c      	movs	r1, #44	; 0x2c
 8001ea6:	fb01 f303 	mul.w	r3, r1, r3
 8001eaa:	4413      	add	r3, r2
 8001eac:	333f      	adds	r3, #63	; 0x3f
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d009      	beq.n	8001ec8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	212c      	movs	r1, #44	; 0x2c
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	333f      	adds	r3, #63	; 0x3f
 8001ec2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d126      	bne.n	8001f16 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	015a      	lsls	r2, r3, #5
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	0151      	lsls	r1, r2, #5
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	440a      	add	r2, r1
 8001ede:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ee2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ee6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	212c      	movs	r1, #44	; 0x2c
 8001eee:	fb01 f303 	mul.w	r3, r1, r3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3360      	adds	r3, #96	; 0x60
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	b2d9      	uxtb	r1, r3
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	202c      	movs	r0, #44	; 0x2c
 8001f04:	fb00 f303 	mul.w	r3, r0, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	3360      	adds	r3, #96	; 0x60
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f005 fccf 	bl	80078b4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d12b      	bne.n	8001f76 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	212c      	movs	r1, #44	; 0x2c
 8001f24:	fb01 f303 	mul.w	r3, r1, r3
 8001f28:	4413      	add	r3, r2
 8001f2a:	3348      	adds	r3, #72	; 0x48
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	202c      	movs	r0, #44	; 0x2c
 8001f34:	fb00 f202 	mul.w	r2, r0, r2
 8001f38:	440a      	add	r2, r1
 8001f3a:	3240      	adds	r2, #64	; 0x40
 8001f3c:	8812      	ldrh	r2, [r2, #0]
 8001f3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 818e 	beq.w	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	212c      	movs	r1, #44	; 0x2c
 8001f52:	fb01 f303 	mul.w	r3, r1, r3
 8001f56:	4413      	add	r3, r2
 8001f58:	3354      	adds	r3, #84	; 0x54
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	f083 0301 	eor.w	r3, r3, #1
 8001f60:	b2d8      	uxtb	r0, r3
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	212c      	movs	r1, #44	; 0x2c
 8001f68:	fb01 f303 	mul.w	r3, r1, r3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	3354      	adds	r3, #84	; 0x54
 8001f70:	4602      	mov	r2, r0
 8001f72:	701a      	strb	r2, [r3, #0]
}
 8001f74:	e178      	b.n	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	212c      	movs	r1, #44	; 0x2c
 8001f7c:	fb01 f303 	mul.w	r3, r1, r3
 8001f80:	4413      	add	r3, r2
 8001f82:	3354      	adds	r3, #84	; 0x54
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	f083 0301 	eor.w	r3, r3, #1
 8001f8a:	b2d8      	uxtb	r0, r3
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	212c      	movs	r1, #44	; 0x2c
 8001f92:	fb01 f303 	mul.w	r3, r1, r3
 8001f96:	4413      	add	r3, r2
 8001f98:	3354      	adds	r3, #84	; 0x54
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	701a      	strb	r2, [r3, #0]
}
 8001f9e:	e163      	b.n	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	015a      	lsls	r2, r3, #5
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	f040 80f6 	bne.w	80021a4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	212c      	movs	r1, #44	; 0x2c
 8001fbe:	fb01 f303 	mul.w	r3, r1, r3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3361      	adds	r3, #97	; 0x61
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d109      	bne.n	8001fe0 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	212c      	movs	r1, #44	; 0x2c
 8001fd2:	fb01 f303 	mul.w	r3, r1, r3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3360      	adds	r3, #96	; 0x60
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e0c9      	b.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	212c      	movs	r1, #44	; 0x2c
 8001fe6:	fb01 f303 	mul.w	r3, r1, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	3361      	adds	r3, #97	; 0x61
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b05      	cmp	r3, #5
 8001ff2:	d109      	bne.n	8002008 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	212c      	movs	r1, #44	; 0x2c
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	4413      	add	r3, r2
 8002000:	3360      	adds	r3, #96	; 0x60
 8002002:	2205      	movs	r2, #5
 8002004:	701a      	strb	r2, [r3, #0]
 8002006:	e0b5      	b.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	212c      	movs	r1, #44	; 0x2c
 800200e:	fb01 f303 	mul.w	r3, r1, r3
 8002012:	4413      	add	r3, r2
 8002014:	3361      	adds	r3, #97	; 0x61
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b06      	cmp	r3, #6
 800201a:	d009      	beq.n	8002030 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	212c      	movs	r1, #44	; 0x2c
 8002022:	fb01 f303 	mul.w	r3, r1, r3
 8002026:	4413      	add	r3, r2
 8002028:	3361      	adds	r3, #97	; 0x61
 800202a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800202c:	2b08      	cmp	r3, #8
 800202e:	d150      	bne.n	80020d2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	212c      	movs	r1, #44	; 0x2c
 8002036:	fb01 f303 	mul.w	r3, r1, r3
 800203a:	4413      	add	r3, r2
 800203c:	335c      	adds	r3, #92	; 0x5c
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	202c      	movs	r0, #44	; 0x2c
 8002048:	fb00 f303 	mul.w	r3, r0, r3
 800204c:	440b      	add	r3, r1
 800204e:	335c      	adds	r3, #92	; 0x5c
 8002050:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	212c      	movs	r1, #44	; 0x2c
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	4413      	add	r3, r2
 800205e:	335c      	adds	r3, #92	; 0x5c
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b02      	cmp	r3, #2
 8002064:	d912      	bls.n	800208c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	212c      	movs	r1, #44	; 0x2c
 800206c:	fb01 f303 	mul.w	r3, r1, r3
 8002070:	4413      	add	r3, r2
 8002072:	335c      	adds	r3, #92	; 0x5c
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	212c      	movs	r1, #44	; 0x2c
 800207e:	fb01 f303 	mul.w	r3, r1, r3
 8002082:	4413      	add	r3, r2
 8002084:	3360      	adds	r3, #96	; 0x60
 8002086:	2204      	movs	r2, #4
 8002088:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800208a:	e073      	b.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	212c      	movs	r1, #44	; 0x2c
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	4413      	add	r3, r2
 8002098:	3360      	adds	r3, #96	; 0x60
 800209a:	2202      	movs	r2, #2
 800209c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	015a      	lsls	r2, r3, #5
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	4413      	add	r3, r2
 80020a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80020b4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80020bc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	015a      	lsls	r2, r3, #5
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4413      	add	r3, r2
 80020c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ca:	461a      	mov	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80020d0:	e050      	b.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	212c      	movs	r1, #44	; 0x2c
 80020d8:	fb01 f303 	mul.w	r3, r1, r3
 80020dc:	4413      	add	r3, r2
 80020de:	3361      	adds	r3, #97	; 0x61
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d122      	bne.n	800212c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	212c      	movs	r1, #44	; 0x2c
 80020ec:	fb01 f303 	mul.w	r3, r1, r3
 80020f0:	4413      	add	r3, r2
 80020f2:	3360      	adds	r3, #96	; 0x60
 80020f4:	2202      	movs	r2, #2
 80020f6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	015a      	lsls	r2, r3, #5
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	4413      	add	r3, r2
 8002100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800210e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002116:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	015a      	lsls	r2, r3, #5
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4413      	add	r3, r2
 8002120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002124:	461a      	mov	r2, r3
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e023      	b.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	212c      	movs	r1, #44	; 0x2c
 8002132:	fb01 f303 	mul.w	r3, r1, r3
 8002136:	4413      	add	r3, r2
 8002138:	3361      	adds	r3, #97	; 0x61
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b07      	cmp	r3, #7
 800213e:	d119      	bne.n	8002174 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	212c      	movs	r1, #44	; 0x2c
 8002146:	fb01 f303 	mul.w	r3, r1, r3
 800214a:	4413      	add	r3, r2
 800214c:	335c      	adds	r3, #92	; 0x5c
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1c5a      	adds	r2, r3, #1
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	202c      	movs	r0, #44	; 0x2c
 8002158:	fb00 f303 	mul.w	r3, r0, r3
 800215c:	440b      	add	r3, r1
 800215e:	335c      	adds	r3, #92	; 0x5c
 8002160:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	212c      	movs	r1, #44	; 0x2c
 8002168:	fb01 f303 	mul.w	r3, r1, r3
 800216c:	4413      	add	r3, r2
 800216e:	3360      	adds	r3, #96	; 0x60
 8002170:	2204      	movs	r2, #4
 8002172:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	015a      	lsls	r2, r3, #5
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4413      	add	r3, r2
 800217c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002180:	461a      	mov	r2, r3
 8002182:	2302      	movs	r3, #2
 8002184:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	b2d9      	uxtb	r1, r3
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	202c      	movs	r0, #44	; 0x2c
 8002190:	fb00 f303 	mul.w	r3, r0, r3
 8002194:	4413      	add	r3, r2
 8002196:	3360      	adds	r3, #96	; 0x60
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f005 fb89 	bl	80078b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80021a2:	e061      	b.n	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	015a      	lsls	r2, r3, #5
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4413      	add	r3, r2
 80021ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0310 	and.w	r3, r3, #16
 80021b6:	2b10      	cmp	r3, #16
 80021b8:	d156      	bne.n	8002268 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	212c      	movs	r1, #44	; 0x2c
 80021c0:	fb01 f303 	mul.w	r3, r1, r3
 80021c4:	4413      	add	r3, r2
 80021c6:	333f      	adds	r3, #63	; 0x3f
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b03      	cmp	r3, #3
 80021cc:	d111      	bne.n	80021f2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	212c      	movs	r1, #44	; 0x2c
 80021d4:	fb01 f303 	mul.w	r3, r1, r3
 80021d8:	4413      	add	r3, r2
 80021da:	335c      	adds	r3, #92	; 0x5c
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68fa      	ldr	r2, [r7, #12]
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f003 f8bf 	bl	800536e <USB_HC_Halt>
 80021f0:	e031      	b.n	8002256 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	212c      	movs	r1, #44	; 0x2c
 80021f8:	fb01 f303 	mul.w	r3, r1, r3
 80021fc:	4413      	add	r3, r2
 80021fe:	333f      	adds	r3, #63	; 0x3f
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	212c      	movs	r1, #44	; 0x2c
 800220c:	fb01 f303 	mul.w	r3, r1, r3
 8002210:	4413      	add	r3, r2
 8002212:	333f      	adds	r3, #63	; 0x3f
 8002214:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002216:	2b02      	cmp	r3, #2
 8002218:	d11d      	bne.n	8002256 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	212c      	movs	r1, #44	; 0x2c
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	4413      	add	r3, r2
 8002226:	335c      	adds	r3, #92	; 0x5c
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d110      	bne.n	8002256 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	212c      	movs	r1, #44	; 0x2c
 800223a:	fb01 f303 	mul.w	r3, r1, r3
 800223e:	4413      	add	r3, r2
 8002240:	3361      	adds	r3, #97	; 0x61
 8002242:	2203      	movs	r2, #3
 8002244:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f003 f88c 	bl	800536e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	015a      	lsls	r2, r3, #5
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4413      	add	r3, r2
 800225e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002262:	461a      	mov	r2, r3
 8002264:	2310      	movs	r3, #16
 8002266:	6093      	str	r3, [r2, #8]
}
 8002268:	bf00      	nop
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002286:	78fb      	ldrb	r3, [r7, #3]
 8002288:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	015a      	lsls	r2, r3, #5
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4413      	add	r3, r2
 8002292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	2b04      	cmp	r3, #4
 800229e:	d11a      	bne.n	80022d6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	015a      	lsls	r2, r3, #5
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	4413      	add	r3, r2
 80022a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ac:	461a      	mov	r2, r3
 80022ae:	2304      	movs	r3, #4
 80022b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	212c      	movs	r1, #44	; 0x2c
 80022b8:	fb01 f303 	mul.w	r3, r1, r3
 80022bc:	4413      	add	r3, r2
 80022be:	3361      	adds	r3, #97	; 0x61
 80022c0:	2206      	movs	r2, #6
 80022c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	4611      	mov	r1, r2
 80022ce:	4618      	mov	r0, r3
 80022d0:	f003 f84d 	bl	800536e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80022d4:	e331      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	015a      	lsls	r2, r3, #5
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	4413      	add	r3, r2
 80022de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 0320 	and.w	r3, r3, #32
 80022e8:	2b20      	cmp	r3, #32
 80022ea:	d12e      	bne.n	800234a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	015a      	lsls	r2, r3, #5
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022f8:	461a      	mov	r2, r3
 80022fa:	2320      	movs	r3, #32
 80022fc:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	212c      	movs	r1, #44	; 0x2c
 8002304:	fb01 f303 	mul.w	r3, r1, r3
 8002308:	4413      	add	r3, r2
 800230a:	333d      	adds	r3, #61	; 0x3d
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	f040 8313 	bne.w	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	212c      	movs	r1, #44	; 0x2c
 800231a:	fb01 f303 	mul.w	r3, r1, r3
 800231e:	4413      	add	r3, r2
 8002320:	333d      	adds	r3, #61	; 0x3d
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	212c      	movs	r1, #44	; 0x2c
 800232c:	fb01 f303 	mul.w	r3, r1, r3
 8002330:	4413      	add	r3, r2
 8002332:	3360      	adds	r3, #96	; 0x60
 8002334:	2202      	movs	r2, #2
 8002336:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	4611      	mov	r1, r2
 8002342:	4618      	mov	r0, r3
 8002344:	f003 f813 	bl	800536e <USB_HC_Halt>
}
 8002348:	e2f7      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	015a      	lsls	r2, r3, #5
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	4413      	add	r3, r2
 8002352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800235c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002360:	d112      	bne.n	8002388 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	015a      	lsls	r2, r3, #5
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	4413      	add	r3, r2
 800236a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800236e:	461a      	mov	r2, r3
 8002370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002374:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f002 fff4 	bl	800536e <USB_HC_Halt>
}
 8002386:	e2d8      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	015a      	lsls	r2, r3, #5
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	4413      	add	r3, r2
 8002390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b01      	cmp	r3, #1
 800239c:	d140      	bne.n	8002420 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	335c      	adds	r3, #92	; 0x5c
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	015a      	lsls	r2, r3, #5
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	4413      	add	r3, r2
 80023b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c2:	2b40      	cmp	r3, #64	; 0x40
 80023c4:	d111      	bne.n	80023ea <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	212c      	movs	r1, #44	; 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	333d      	adds	r3, #61	; 0x3d
 80023d4:	2201      	movs	r2, #1
 80023d6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e4:	461a      	mov	r2, r3
 80023e6:	2340      	movs	r3, #64	; 0x40
 80023e8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023f6:	461a      	mov	r2, r3
 80023f8:	2301      	movs	r3, #1
 80023fa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	212c      	movs	r1, #44	; 0x2c
 8002402:	fb01 f303 	mul.w	r3, r1, r3
 8002406:	4413      	add	r3, r2
 8002408:	3361      	adds	r3, #97	; 0x61
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	697a      	ldr	r2, [r7, #20]
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	4611      	mov	r1, r2
 8002418:	4618      	mov	r0, r3
 800241a:	f002 ffa8 	bl	800536e <USB_HC_Halt>
}
 800241e:	e28c      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	015a      	lsls	r2, r3, #5
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	4413      	add	r3, r2
 8002428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002432:	2b40      	cmp	r3, #64	; 0x40
 8002434:	d12c      	bne.n	8002490 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	212c      	movs	r1, #44	; 0x2c
 800243c:	fb01 f303 	mul.w	r3, r1, r3
 8002440:	4413      	add	r3, r2
 8002442:	3361      	adds	r3, #97	; 0x61
 8002444:	2204      	movs	r2, #4
 8002446:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	212c      	movs	r1, #44	; 0x2c
 800244e:	fb01 f303 	mul.w	r3, r1, r3
 8002452:	4413      	add	r3, r2
 8002454:	333d      	adds	r3, #61	; 0x3d
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	212c      	movs	r1, #44	; 0x2c
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	335c      	adds	r3, #92	; 0x5c
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	4611      	mov	r1, r2
 8002476:	4618      	mov	r0, r3
 8002478:	f002 ff79 	bl	800536e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	015a      	lsls	r2, r3, #5
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	4413      	add	r3, r2
 8002484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002488:	461a      	mov	r2, r3
 800248a:	2340      	movs	r3, #64	; 0x40
 800248c:	6093      	str	r3, [r2, #8]
}
 800248e:	e254      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	015a      	lsls	r2, r3, #5
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	4413      	add	r3, r2
 8002498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d11a      	bne.n	80024dc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	015a      	lsls	r2, r3, #5
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	4413      	add	r3, r2
 80024ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024b2:	461a      	mov	r2, r3
 80024b4:	2308      	movs	r3, #8
 80024b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	212c      	movs	r1, #44	; 0x2c
 80024be:	fb01 f303 	mul.w	r3, r1, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	3361      	adds	r3, #97	; 0x61
 80024c6:	2205      	movs	r2, #5
 80024c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 ff4a 	bl	800536e <USB_HC_Halt>
}
 80024da:	e22e      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	015a      	lsls	r2, r3, #5
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	4413      	add	r3, r2
 80024e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d140      	bne.n	8002574 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	212c      	movs	r1, #44	; 0x2c
 80024f8:	fb01 f303 	mul.w	r3, r1, r3
 80024fc:	4413      	add	r3, r2
 80024fe:	335c      	adds	r3, #92	; 0x5c
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	212c      	movs	r1, #44	; 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3361      	adds	r3, #97	; 0x61
 8002512:	2203      	movs	r2, #3
 8002514:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	212c      	movs	r1, #44	; 0x2c
 800251c:	fb01 f303 	mul.w	r3, r1, r3
 8002520:	4413      	add	r3, r2
 8002522:	333d      	adds	r3, #61	; 0x3d
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d112      	bne.n	8002550 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	212c      	movs	r1, #44	; 0x2c
 8002530:	fb01 f303 	mul.w	r3, r1, r3
 8002534:	4413      	add	r3, r2
 8002536:	333c      	adds	r3, #60	; 0x3c
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d108      	bne.n	8002550 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	212c      	movs	r1, #44	; 0x2c
 8002544:	fb01 f303 	mul.w	r3, r1, r3
 8002548:	4413      	add	r3, r2
 800254a:	333d      	adds	r3, #61	; 0x3d
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	4611      	mov	r1, r2
 800255a:	4618      	mov	r0, r3
 800255c:	f002 ff07 	bl	800536e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4413      	add	r3, r2
 8002568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256c:	461a      	mov	r2, r3
 800256e:	2310      	movs	r3, #16
 8002570:	6093      	str	r3, [r2, #8]
}
 8002572:	e1e2      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	4413      	add	r3, r2
 800257c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002586:	2b80      	cmp	r3, #128	; 0x80
 8002588:	d164      	bne.n	8002654 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d111      	bne.n	80025b6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	212c      	movs	r1, #44	; 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	3361      	adds	r3, #97	; 0x61
 80025a0:	2206      	movs	r2, #6
 80025a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	4611      	mov	r1, r2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f002 fedd 	bl	800536e <USB_HC_Halt>
 80025b4:	e044      	b.n	8002640 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	212c      	movs	r1, #44	; 0x2c
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	335c      	adds	r3, #92	; 0x5c
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	202c      	movs	r0, #44	; 0x2c
 80025ce:	fb00 f303 	mul.w	r3, r0, r3
 80025d2:	440b      	add	r3, r1
 80025d4:	335c      	adds	r3, #92	; 0x5c
 80025d6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	212c      	movs	r1, #44	; 0x2c
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	4413      	add	r3, r2
 80025e4:	335c      	adds	r3, #92	; 0x5c
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d920      	bls.n	800262e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	212c      	movs	r1, #44	; 0x2c
 80025f2:	fb01 f303 	mul.w	r3, r1, r3
 80025f6:	4413      	add	r3, r2
 80025f8:	335c      	adds	r3, #92	; 0x5c
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	212c      	movs	r1, #44	; 0x2c
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	4413      	add	r3, r2
 800260a:	3360      	adds	r3, #96	; 0x60
 800260c:	2204      	movs	r2, #4
 800260e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	b2d9      	uxtb	r1, r3
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	202c      	movs	r0, #44	; 0x2c
 800261a:	fb00 f303 	mul.w	r3, r0, r3
 800261e:	4413      	add	r3, r2
 8002620:	3360      	adds	r3, #96	; 0x60
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f005 f944 	bl	80078b4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800262c:	e008      	b.n	8002640 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	212c      	movs	r1, #44	; 0x2c
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	3360      	adds	r3, #96	; 0x60
 800263c:	2202      	movs	r2, #2
 800263e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	015a      	lsls	r2, r3, #5
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	4413      	add	r3, r2
 8002648:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800264c:	461a      	mov	r2, r3
 800264e:	2380      	movs	r3, #128	; 0x80
 8002650:	6093      	str	r3, [r2, #8]
}
 8002652:	e172      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	4413      	add	r3, r2
 800265c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266a:	d11b      	bne.n	80026a4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	212c      	movs	r1, #44	; 0x2c
 8002672:	fb01 f303 	mul.w	r3, r1, r3
 8002676:	4413      	add	r3, r2
 8002678:	3361      	adds	r3, #97	; 0x61
 800267a:	2208      	movs	r2, #8
 800267c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f002 fe70 	bl	800536e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	015a      	lsls	r2, r3, #5
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	4413      	add	r3, r2
 8002696:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800269a:	461a      	mov	r2, r3
 800269c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026a0:	6093      	str	r3, [r2, #8]
}
 80026a2:	e14a      	b.n	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	f040 813f 	bne.w	800293a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	212c      	movs	r1, #44	; 0x2c
 80026c2:	fb01 f303 	mul.w	r3, r1, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	3361      	adds	r3, #97	; 0x61
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d17d      	bne.n	80027cc <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	212c      	movs	r1, #44	; 0x2c
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	4413      	add	r3, r2
 80026dc:	3360      	adds	r3, #96	; 0x60
 80026de:	2201      	movs	r2, #1
 80026e0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	212c      	movs	r1, #44	; 0x2c
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	4413      	add	r3, r2
 80026ee:	333f      	adds	r3, #63	; 0x3f
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d00a      	beq.n	800270c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	212c      	movs	r1, #44	; 0x2c
 80026fc:	fb01 f303 	mul.w	r3, r1, r3
 8002700:	4413      	add	r3, r2
 8002702:	333f      	adds	r3, #63	; 0x3f
 8002704:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002706:	2b03      	cmp	r3, #3
 8002708:	f040 8100 	bne.w	800290c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d113      	bne.n	800273c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	212c      	movs	r1, #44	; 0x2c
 800271a:	fb01 f303 	mul.w	r3, r1, r3
 800271e:	4413      	add	r3, r2
 8002720:	3355      	adds	r3, #85	; 0x55
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	f083 0301 	eor.w	r3, r3, #1
 8002728:	b2d8      	uxtb	r0, r3
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	212c      	movs	r1, #44	; 0x2c
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	4413      	add	r3, r2
 8002736:	3355      	adds	r3, #85	; 0x55
 8002738:	4602      	mov	r2, r0
 800273a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	2b01      	cmp	r3, #1
 8002742:	f040 80e3 	bne.w	800290c <HCD_HC_OUT_IRQHandler+0x69c>
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	212c      	movs	r1, #44	; 0x2c
 800274c:	fb01 f303 	mul.w	r3, r1, r3
 8002750:	4413      	add	r3, r2
 8002752:	334c      	adds	r3, #76	; 0x4c
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 80d8 	beq.w	800290c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	212c      	movs	r1, #44	; 0x2c
 8002762:	fb01 f303 	mul.w	r3, r1, r3
 8002766:	4413      	add	r3, r2
 8002768:	334c      	adds	r3, #76	; 0x4c
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	202c      	movs	r0, #44	; 0x2c
 8002772:	fb00 f202 	mul.w	r2, r0, r2
 8002776:	440a      	add	r2, r1
 8002778:	3240      	adds	r2, #64	; 0x40
 800277a:	8812      	ldrh	r2, [r2, #0]
 800277c:	4413      	add	r3, r2
 800277e:	3b01      	subs	r3, #1
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	202c      	movs	r0, #44	; 0x2c
 8002786:	fb00 f202 	mul.w	r2, r0, r2
 800278a:	440a      	add	r2, r1
 800278c:	3240      	adds	r2, #64	; 0x40
 800278e:	8812      	ldrh	r2, [r2, #0]
 8002790:	fbb3 f3f2 	udiv	r3, r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80b5 	beq.w	800290c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	212c      	movs	r1, #44	; 0x2c
 80027a8:	fb01 f303 	mul.w	r3, r1, r3
 80027ac:	4413      	add	r3, r2
 80027ae:	3355      	adds	r3, #85	; 0x55
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	f083 0301 	eor.w	r3, r3, #1
 80027b6:	b2d8      	uxtb	r0, r3
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	212c      	movs	r1, #44	; 0x2c
 80027be:	fb01 f303 	mul.w	r3, r1, r3
 80027c2:	4413      	add	r3, r2
 80027c4:	3355      	adds	r3, #85	; 0x55
 80027c6:	4602      	mov	r2, r0
 80027c8:	701a      	strb	r2, [r3, #0]
 80027ca:	e09f      	b.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	212c      	movs	r1, #44	; 0x2c
 80027d2:	fb01 f303 	mul.w	r3, r1, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	3361      	adds	r3, #97	; 0x61
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d109      	bne.n	80027f4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	212c      	movs	r1, #44	; 0x2c
 80027e6:	fb01 f303 	mul.w	r3, r1, r3
 80027ea:	4413      	add	r3, r2
 80027ec:	3360      	adds	r3, #96	; 0x60
 80027ee:	2202      	movs	r2, #2
 80027f0:	701a      	strb	r2, [r3, #0]
 80027f2:	e08b      	b.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	212c      	movs	r1, #44	; 0x2c
 80027fa:	fb01 f303 	mul.w	r3, r1, r3
 80027fe:	4413      	add	r3, r2
 8002800:	3361      	adds	r3, #97	; 0x61
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b04      	cmp	r3, #4
 8002806:	d109      	bne.n	800281c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	212c      	movs	r1, #44	; 0x2c
 800280e:	fb01 f303 	mul.w	r3, r1, r3
 8002812:	4413      	add	r3, r2
 8002814:	3360      	adds	r3, #96	; 0x60
 8002816:	2202      	movs	r2, #2
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	e077      	b.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	212c      	movs	r1, #44	; 0x2c
 8002822:	fb01 f303 	mul.w	r3, r1, r3
 8002826:	4413      	add	r3, r2
 8002828:	3361      	adds	r3, #97	; 0x61
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b05      	cmp	r3, #5
 800282e:	d109      	bne.n	8002844 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	212c      	movs	r1, #44	; 0x2c
 8002836:	fb01 f303 	mul.w	r3, r1, r3
 800283a:	4413      	add	r3, r2
 800283c:	3360      	adds	r3, #96	; 0x60
 800283e:	2205      	movs	r2, #5
 8002840:	701a      	strb	r2, [r3, #0]
 8002842:	e063      	b.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	212c      	movs	r1, #44	; 0x2c
 800284a:	fb01 f303 	mul.w	r3, r1, r3
 800284e:	4413      	add	r3, r2
 8002850:	3361      	adds	r3, #97	; 0x61
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b06      	cmp	r3, #6
 8002856:	d009      	beq.n	800286c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	212c      	movs	r1, #44	; 0x2c
 800285e:	fb01 f303 	mul.w	r3, r1, r3
 8002862:	4413      	add	r3, r2
 8002864:	3361      	adds	r3, #97	; 0x61
 8002866:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002868:	2b08      	cmp	r3, #8
 800286a:	d14f      	bne.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	212c      	movs	r1, #44	; 0x2c
 8002872:	fb01 f303 	mul.w	r3, r1, r3
 8002876:	4413      	add	r3, r2
 8002878:	335c      	adds	r3, #92	; 0x5c
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	202c      	movs	r0, #44	; 0x2c
 8002884:	fb00 f303 	mul.w	r3, r0, r3
 8002888:	440b      	add	r3, r1
 800288a:	335c      	adds	r3, #92	; 0x5c
 800288c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	212c      	movs	r1, #44	; 0x2c
 8002894:	fb01 f303 	mul.w	r3, r1, r3
 8002898:	4413      	add	r3, r2
 800289a:	335c      	adds	r3, #92	; 0x5c
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d912      	bls.n	80028c8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	212c      	movs	r1, #44	; 0x2c
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	4413      	add	r3, r2
 80028ae:	335c      	adds	r3, #92	; 0x5c
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	212c      	movs	r1, #44	; 0x2c
 80028ba:	fb01 f303 	mul.w	r3, r1, r3
 80028be:	4413      	add	r3, r2
 80028c0:	3360      	adds	r3, #96	; 0x60
 80028c2:	2204      	movs	r2, #4
 80028c4:	701a      	strb	r2, [r3, #0]
 80028c6:	e021      	b.n	800290c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	212c      	movs	r1, #44	; 0x2c
 80028ce:	fb01 f303 	mul.w	r3, r1, r3
 80028d2:	4413      	add	r3, r2
 80028d4:	3360      	adds	r3, #96	; 0x60
 80028d6:	2202      	movs	r2, #2
 80028d8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	015a      	lsls	r2, r3, #5
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	4413      	add	r3, r2
 80028e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80028f0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80028f8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	4413      	add	r3, r2
 8002902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002906:	461a      	mov	r2, r3
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	015a      	lsls	r2, r3, #5
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	4413      	add	r3, r2
 8002914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002918:	461a      	mov	r2, r3
 800291a:	2302      	movs	r3, #2
 800291c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	b2d9      	uxtb	r1, r3
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	202c      	movs	r0, #44	; 0x2c
 8002928:	fb00 f303 	mul.w	r3, r0, r3
 800292c:	4413      	add	r3, r2
 800292e:	3360      	adds	r3, #96	; 0x60
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f004 ffbd 	bl	80078b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800293a:	bf00      	nop
 800293c:	3720      	adds	r7, #32
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b08a      	sub	sp, #40	; 0x28
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	0c5b      	lsrs	r3, r3, #17
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	091b      	lsrs	r3, r3, #4
 8002972:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002976:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d004      	beq.n	8002988 <HCD_RXQLVL_IRQHandler+0x46>
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2b05      	cmp	r3, #5
 8002982:	f000 80a9 	beq.w	8002ad8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002986:	e0aa      	b.n	8002ade <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80a6 	beq.w	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	212c      	movs	r1, #44	; 0x2c
 8002996:	fb01 f303 	mul.w	r3, r1, r3
 800299a:	4413      	add	r3, r2
 800299c:	3344      	adds	r3, #68	; 0x44
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 809b 	beq.w	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	212c      	movs	r1, #44	; 0x2c
 80029ac:	fb01 f303 	mul.w	r3, r1, r3
 80029b0:	4413      	add	r3, r2
 80029b2:	3350      	adds	r3, #80	; 0x50
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	441a      	add	r2, r3
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	202c      	movs	r0, #44	; 0x2c
 80029c0:	fb00 f303 	mul.w	r3, r0, r3
 80029c4:	440b      	add	r3, r1
 80029c6:	334c      	adds	r3, #76	; 0x4c
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d87a      	bhi.n	8002ac4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6818      	ldr	r0, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	212c      	movs	r1, #44	; 0x2c
 80029d8:	fb01 f303 	mul.w	r3, r1, r3
 80029dc:	4413      	add	r3, r2
 80029de:	3344      	adds	r3, #68	; 0x44
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	b292      	uxth	r2, r2
 80029e6:	4619      	mov	r1, r3
 80029e8:	f002 f818 	bl	8004a1c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	212c      	movs	r1, #44	; 0x2c
 80029f2:	fb01 f303 	mul.w	r3, r1, r3
 80029f6:	4413      	add	r3, r2
 80029f8:	3344      	adds	r3, #68	; 0x44
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	441a      	add	r2, r3
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	202c      	movs	r0, #44	; 0x2c
 8002a06:	fb00 f303 	mul.w	r3, r0, r3
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3344      	adds	r3, #68	; 0x44
 8002a0e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	212c      	movs	r1, #44	; 0x2c
 8002a16:	fb01 f303 	mul.w	r3, r1, r3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	3350      	adds	r3, #80	; 0x50
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	441a      	add	r2, r3
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	202c      	movs	r0, #44	; 0x2c
 8002a2a:	fb00 f303 	mul.w	r3, r0, r3
 8002a2e:	440b      	add	r3, r1
 8002a30:	3350      	adds	r3, #80	; 0x50
 8002a32:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	015a      	lsls	r2, r3, #5
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	0cdb      	lsrs	r3, r3, #19
 8002a44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a48:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	212c      	movs	r1, #44	; 0x2c
 8002a50:	fb01 f303 	mul.w	r3, r1, r3
 8002a54:	4413      	add	r3, r2
 8002a56:	3340      	adds	r3, #64	; 0x40
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d13c      	bne.n	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d039      	beq.n	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	015a      	lsls	r2, r3, #5
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	4413      	add	r3, r2
 8002a70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a7e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a86:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a94:	461a      	mov	r2, r3
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	212c      	movs	r1, #44	; 0x2c
 8002aa0:	fb01 f303 	mul.w	r3, r1, r3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3354      	adds	r3, #84	; 0x54
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	f083 0301 	eor.w	r3, r3, #1
 8002aae:	b2d8      	uxtb	r0, r3
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	212c      	movs	r1, #44	; 0x2c
 8002ab6:	fb01 f303 	mul.w	r3, r1, r3
 8002aba:	4413      	add	r3, r2
 8002abc:	3354      	adds	r3, #84	; 0x54
 8002abe:	4602      	mov	r2, r0
 8002ac0:	701a      	strb	r2, [r3, #0]
      break;
 8002ac2:	e00b      	b.n	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	212c      	movs	r1, #44	; 0x2c
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	4413      	add	r3, r2
 8002ad0:	3360      	adds	r3, #96	; 0x60
 8002ad2:	2204      	movs	r2, #4
 8002ad4:	701a      	strb	r2, [r3, #0]
      break;
 8002ad6:	e001      	b.n	8002adc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002ad8:	bf00      	nop
 8002ada:	e000      	b.n	8002ade <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002adc:	bf00      	nop
  }
}
 8002ade:	bf00      	nop
 8002ae0:	3728      	adds	r7, #40	; 0x28
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002b12:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d10b      	bne.n	8002b36 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d102      	bne.n	8002b2e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f004 fea7 	bl	800787c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f043 0302 	orr.w	r3, r3, #2
 8002b34:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d132      	bne.n	8002ba6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f043 0308 	orr.w	r3, r3, #8
 8002b46:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d126      	bne.n	8002ba0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d113      	bne.n	8002b82 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002b60:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b64:	d106      	bne.n	8002b74 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2102      	movs	r1, #2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f002 f8c3 	bl	8004cf8 <USB_InitFSLSPClkSel>
 8002b72:	e011      	b.n	8002b98 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2101      	movs	r1, #1
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f002 f8bc 	bl	8004cf8 <USB_InitFSLSPClkSel>
 8002b80:	e00a      	b.n	8002b98 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d106      	bne.n	8002b98 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b90:	461a      	mov	r2, r3
 8002b92:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002b96:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f004 fe99 	bl	80078d0 <HAL_HCD_PortEnabled_Callback>
 8002b9e:	e002      	b.n	8002ba6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f004 fea3 	bl	80078ec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	d103      	bne.n	8002bb8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f043 0320 	orr.w	r3, r3, #32
 8002bb6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	6013      	str	r3, [r2, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e12b      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7fd fecc 	bl	8000990 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2224      	movs	r2, #36	; 0x24
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c30:	f001 fba6 	bl	8004380 <HAL_RCC_GetPCLK1Freq>
 8002c34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4a81      	ldr	r2, [pc, #516]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d807      	bhi.n	8002c50 <HAL_I2C_Init+0x84>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a80      	ldr	r2, [pc, #512]	; (8002e44 <HAL_I2C_Init+0x278>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	bf94      	ite	ls
 8002c48:	2301      	movls	r3, #1
 8002c4a:	2300      	movhi	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	e006      	b.n	8002c5e <HAL_I2C_Init+0x92>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a7d      	ldr	r2, [pc, #500]	; (8002e48 <HAL_I2C_Init+0x27c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	bf94      	ite	ls
 8002c58:	2301      	movls	r3, #1
 8002c5a:	2300      	movhi	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0e7      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4a78      	ldr	r2, [pc, #480]	; (8002e4c <HAL_I2C_Init+0x280>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	0c9b      	lsrs	r3, r3, #18
 8002c70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	4a6a      	ldr	r2, [pc, #424]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d802      	bhi.n	8002ca0 <HAL_I2C_Init+0xd4>
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	e009      	b.n	8002cb4 <HAL_I2C_Init+0xe8>
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ca6:	fb02 f303 	mul.w	r3, r2, r3
 8002caa:	4a69      	ldr	r2, [pc, #420]	; (8002e50 <HAL_I2C_Init+0x284>)
 8002cac:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb0:	099b      	lsrs	r3, r3, #6
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	430b      	orrs	r3, r1
 8002cba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	495c      	ldr	r1, [pc, #368]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002cd0:	428b      	cmp	r3, r1
 8002cd2:	d819      	bhi.n	8002d08 <HAL_I2C_Init+0x13c>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1e59      	subs	r1, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ce2:	1c59      	adds	r1, r3, #1
 8002ce4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ce8:	400b      	ands	r3, r1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <HAL_I2C_Init+0x138>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e59      	subs	r1, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d02:	e051      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d04:	2304      	movs	r3, #4
 8002d06:	e04f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d111      	bne.n	8002d34 <HAL_I2C_Init+0x168>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	440b      	add	r3, r1
 8002d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf0c      	ite	eq
 8002d2c:	2301      	moveq	r3, #1
 8002d2e:	2300      	movne	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	e012      	b.n	8002d5a <HAL_I2C_Init+0x18e>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	1e58      	subs	r0, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	0099      	lsls	r1, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Init+0x196>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e022      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10e      	bne.n	8002d88 <HAL_I2C_Init+0x1bc>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	1e58      	subs	r0, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6859      	ldr	r1, [r3, #4]
 8002d72:	460b      	mov	r3, r1
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	440b      	add	r3, r1
 8002d78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d86:	e00f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1e58      	subs	r0, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6859      	ldr	r1, [r3, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	0099      	lsls	r1, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	6809      	ldr	r1, [r1, #0]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6911      	ldr	r1, [r2, #16]
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68d2      	ldr	r2, [r2, #12]
 8002de2:	4311      	orrs	r1, r2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2220      	movs	r2, #32
 8002e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	000186a0 	.word	0x000186a0
 8002e44:	001e847f 	.word	0x001e847f
 8002e48:	003d08ff 	.word	0x003d08ff
 8002e4c:	431bde83 	.word	0x431bde83
 8002e50:	10624dd3 	.word	0x10624dd3

08002e54 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08a      	sub	sp, #40	; 0x28
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	607a      	str	r2, [r7, #4]
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	460b      	mov	r3, r1
 8002e62:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e64:	f7fd ffb0 	bl	8000dc8 <HAL_GetTick>
 8002e68:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	f040 8111 	bne.w	800309e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	2319      	movs	r3, #25
 8002e82:	2201      	movs	r2, #1
 8002e84:	4988      	ldr	r1, [pc, #544]	; (80030a8 <HAL_I2C_IsDeviceReady+0x254>)
 8002e86:	68f8      	ldr	r0, [r7, #12]
 8002e88:	f000 f912 	bl	80030b0 <I2C_WaitOnFlagUntilTimeout>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
 8002e94:	e104      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_I2C_IsDeviceReady+0x50>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e0fd      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d007      	beq.n	8002eca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 0201 	orr.w	r2, r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ed8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2224      	movs	r2, #36	; 0x24
 8002ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4a70      	ldr	r2, [pc, #448]	; (80030ac <HAL_I2C_IsDeviceReady+0x258>)
 8002eec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002efc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f8d0 	bl	80030b0 <I2C_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00d      	beq.n	8002f32 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f24:	d103      	bne.n	8002f2e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e0b6      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f32:	897b      	ldrh	r3, [r7, #10]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	461a      	mov	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f40:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f42:	f7fd ff41 	bl	8000dc8 <HAL_GetTick>
 8002f46:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	bf0c      	ite	eq
 8002f56:	2301      	moveq	r3, #1
 8002f58:	2300      	movne	r3, #0
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f6c:	bf0c      	ite	eq
 8002f6e:	2301      	moveq	r3, #1
 8002f70:	2300      	movne	r3, #0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f76:	e025      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f78:	f7fd ff26 	bl	8000dc8 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d302      	bcc.n	8002f8e <HAL_I2C_IsDeviceReady+0x13a>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d103      	bne.n	8002f96 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	22a0      	movs	r2, #160	; 0xa0
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	bf0c      	ite	eq
 8002fa4:	2301      	moveq	r3, #1
 8002fa6:	2300      	movne	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2ba0      	cmp	r3, #160	; 0xa0
 8002fce:	d005      	beq.n	8002fdc <HAL_I2C_IsDeviceReady+0x188>
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d102      	bne.n	8002fdc <HAL_I2C_IsDeviceReady+0x188>
 8002fd6:	7dbb      	ldrb	r3, [r7, #22]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0cd      	beq.n	8002f78 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d129      	bne.n	8003046 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003000:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003002:	2300      	movs	r3, #0
 8003004:	613b      	str	r3, [r7, #16]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	2319      	movs	r3, #25
 800301e:	2201      	movs	r2, #1
 8003020:	4921      	ldr	r1, [pc, #132]	; (80030a8 <HAL_I2C_IsDeviceReady+0x254>)
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 f844 	bl	80030b0 <I2C_WaitOnFlagUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e036      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e02c      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003054:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800305e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	2319      	movs	r3, #25
 8003066:	2201      	movs	r2, #1
 8003068:	490f      	ldr	r1, [pc, #60]	; (80030a8 <HAL_I2C_IsDeviceReady+0x254>)
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f820 	bl	80030b0 <I2C_WaitOnFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e012      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	3301      	adds	r3, #1
 800307e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	429a      	cmp	r2, r3
 8003086:	f4ff af32 	bcc.w	8002eee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2220      	movs	r2, #32
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800309e:	2302      	movs	r3, #2
  }
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3720      	adds	r7, #32
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	00100002 	.word	0x00100002
 80030ac:	ffff0000 	.word	0xffff0000

080030b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030c0:	e025      	b.n	800310e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c8:	d021      	beq.n	800310e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ca:	f7fd fe7d 	bl	8000dc8 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d302      	bcc.n	80030e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d116      	bne.n	800310e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2220      	movs	r2, #32
 80030ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f043 0220 	orr.w	r2, r3, #32
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e023      	b.n	8003156 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	0c1b      	lsrs	r3, r3, #16
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b01      	cmp	r3, #1
 8003116:	d10d      	bne.n	8003134 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	43da      	mvns	r2, r3
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4013      	ands	r3, r2
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	bf0c      	ite	eq
 800312a:	2301      	moveq	r3, #1
 800312c:	2300      	movne	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	461a      	mov	r2, r3
 8003132:	e00c      	b.n	800314e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	43da      	mvns	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	4013      	ands	r3, r2
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	bf0c      	ite	eq
 8003146:	2301      	moveq	r3, #1
 8003148:	2300      	movne	r3, #0
 800314a:	b2db      	uxtb	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	429a      	cmp	r2, r3
 8003152:	d0b6      	beq.n	80030c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e128      	b.n	80033c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d109      	bne.n	8003192 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a90      	ldr	r2, [pc, #576]	; (80033cc <HAL_I2S_Init+0x26c>)
 800318a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7fd fc47 	bl	8000a20 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2202      	movs	r2, #2
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6812      	ldr	r2, [r2, #0]
 80031a4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031a8:	f023 030f 	bic.w	r3, r3, #15
 80031ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2202      	movs	r2, #2
 80031b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d060      	beq.n	8003280 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d102      	bne.n	80031cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80031c6:	2310      	movs	r3, #16
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	e001      	b.n	80031d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80031cc:	2320      	movs	r3, #32
 80031ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d802      	bhi.n	80031de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80031de:	2001      	movs	r0, #1
 80031e0:	f001 f9c4 	bl	800456c <HAL_RCCEx_GetPeriphCLKFreq>
 80031e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031ee:	d125      	bne.n	800323c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d010      	beq.n	800321a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	461a      	mov	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	fbb2 f3f3 	udiv	r3, r2, r3
 8003214:	3305      	adds	r3, #5
 8003216:	613b      	str	r3, [r7, #16]
 8003218:	e01f      	b.n	800325a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	fbb2 f2f3 	udiv	r2, r2, r3
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	461a      	mov	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	fbb2 f3f3 	udiv	r3, r2, r3
 8003236:	3305      	adds	r3, #5
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	e00e      	b.n	800325a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	fbb2 f2f3 	udiv	r2, r2, r3
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	461a      	mov	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	3305      	adds	r3, #5
 8003258:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4a5c      	ldr	r2, [pc, #368]	; (80033d0 <HAL_I2S_Init+0x270>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	08db      	lsrs	r3, r3, #3
 8003264:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	085b      	lsrs	r3, r3, #1
 8003276:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	021b      	lsls	r3, r3, #8
 800327c:	61bb      	str	r3, [r7, #24]
 800327e:	e003      	b.n	8003288 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003280:	2302      	movs	r3, #2
 8003282:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d902      	bls.n	8003294 <HAL_I2S_Init+0x134>
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	2bff      	cmp	r3, #255	; 0xff
 8003292:	d907      	bls.n	80032a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003298:	f043 0210 	orr.w	r2, r3, #16
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e08f      	b.n	80033c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	ea42 0103 	orr.w	r1, r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	69fa      	ldr	r2, [r7, #28]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032c2:	f023 030f 	bic.w	r3, r3, #15
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6851      	ldr	r1, [r2, #4]
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6892      	ldr	r2, [r2, #8]
 80032ce:	4311      	orrs	r1, r2
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	68d2      	ldr	r2, [r2, #12]
 80032d4:	4311      	orrs	r1, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6992      	ldr	r2, [r2, #24]
 80032da:	430a      	orrs	r2, r1
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d161      	bne.n	80033b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a38      	ldr	r2, [pc, #224]	; (80033d4 <HAL_I2S_Init+0x274>)
 80032f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a37      	ldr	r2, [pc, #220]	; (80033d8 <HAL_I2S_Init+0x278>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d101      	bne.n	8003304 <HAL_I2S_Init+0x1a4>
 8003300:	4b36      	ldr	r3, [pc, #216]	; (80033dc <HAL_I2S_Init+0x27c>)
 8003302:	e001      	b.n	8003308 <HAL_I2S_Init+0x1a8>
 8003304:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6812      	ldr	r2, [r2, #0]
 800330e:	4932      	ldr	r1, [pc, #200]	; (80033d8 <HAL_I2S_Init+0x278>)
 8003310:	428a      	cmp	r2, r1
 8003312:	d101      	bne.n	8003318 <HAL_I2S_Init+0x1b8>
 8003314:	4a31      	ldr	r2, [pc, #196]	; (80033dc <HAL_I2S_Init+0x27c>)
 8003316:	e001      	b.n	800331c <HAL_I2S_Init+0x1bc>
 8003318:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800331c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003320:	f023 030f 	bic.w	r3, r3, #15
 8003324:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a2b      	ldr	r2, [pc, #172]	; (80033d8 <HAL_I2S_Init+0x278>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d101      	bne.n	8003334 <HAL_I2S_Init+0x1d4>
 8003330:	4b2a      	ldr	r3, [pc, #168]	; (80033dc <HAL_I2S_Init+0x27c>)
 8003332:	e001      	b.n	8003338 <HAL_I2S_Init+0x1d8>
 8003334:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003338:	2202      	movs	r2, #2
 800333a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a25      	ldr	r2, [pc, #148]	; (80033d8 <HAL_I2S_Init+0x278>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_I2S_Init+0x1ea>
 8003346:	4b25      	ldr	r3, [pc, #148]	; (80033dc <HAL_I2S_Init+0x27c>)
 8003348:	e001      	b.n	800334e <HAL_I2S_Init+0x1ee>
 800334a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800335a:	d003      	beq.n	8003364 <HAL_I2S_Init+0x204>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d103      	bne.n	800336c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003364:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	e001      	b.n	8003370 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800336c:	2300      	movs	r3, #0
 800336e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800337a:	4313      	orrs	r3, r2
 800337c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003384:	4313      	orrs	r3, r2
 8003386:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800338e:	4313      	orrs	r3, r2
 8003390:	b29a      	uxth	r2, r3
 8003392:	897b      	ldrh	r3, [r7, #10]
 8003394:	4313      	orrs	r3, r2
 8003396:	b29b      	uxth	r3, r3
 8003398:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800339c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <HAL_I2S_Init+0x278>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d101      	bne.n	80033ac <HAL_I2S_Init+0x24c>
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <HAL_I2S_Init+0x27c>)
 80033aa:	e001      	b.n	80033b0 <HAL_I2S_Init+0x250>
 80033ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033b0:	897a      	ldrh	r2, [r7, #10]
 80033b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3720      	adds	r7, #32
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	080034d7 	.word	0x080034d7
 80033d0:	cccccccd 	.word	0xcccccccd
 80033d4:	080035ed 	.word	0x080035ed
 80033d8:	40003800 	.word	0x40003800
 80033dc:	40003400 	.word	0x40003400

080033e0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	881a      	ldrh	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003434:	1c9a      	adds	r2, r3, #2
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10e      	bne.n	8003470 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003460:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff ffb8 	bl	80033e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348a:	b292      	uxth	r2, r2
 800348c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003492:	1c9a      	adds	r2, r3, #2
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800349c:	b29b      	uxth	r3, r3
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d10e      	bne.n	80034ce <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034be:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f7ff ff93 	bl	80033f4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034ce:	bf00      	nop
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b086      	sub	sp, #24
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d13a      	bne.n	8003568 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d109      	bne.n	8003510 <I2S_IRQHandler+0x3a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003506:	2b40      	cmp	r3, #64	; 0x40
 8003508:	d102      	bne.n	8003510 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7ff ffb4 	bl	8003478 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003516:	2b40      	cmp	r3, #64	; 0x40
 8003518:	d126      	bne.n	8003568 <I2S_IRQHandler+0x92>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b20      	cmp	r3, #32
 8003526:	d11f      	bne.n	8003568 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003536:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003538:	2300      	movs	r3, #0
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	613b      	str	r3, [r7, #16]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	613b      	str	r3, [r7, #16]
 800354c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	f043 0202 	orr.w	r2, r3, #2
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff ff50 	bl	8003408 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b03      	cmp	r3, #3
 8003572:	d136      	bne.n	80035e2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b02      	cmp	r3, #2
 800357c:	d109      	bne.n	8003592 <I2S_IRQHandler+0xbc>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003588:	2b80      	cmp	r3, #128	; 0x80
 800358a:	d102      	bne.n	8003592 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7ff ff45 	bl	800341c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b08      	cmp	r3, #8
 800359a:	d122      	bne.n	80035e2 <I2S_IRQHandler+0x10c>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d11b      	bne.n	80035e2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035b8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d4:	f043 0204 	orr.w	r2, r3, #4
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff13 	bl	8003408 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035e2:	bf00      	nop
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a92      	ldr	r2, [pc, #584]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d101      	bne.n	800360a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003606:	4b92      	ldr	r3, [pc, #584]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003608:	e001      	b.n	800360e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800360a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a8b      	ldr	r2, [pc, #556]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d101      	bne.n	8003628 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003624:	4b8a      	ldr	r3, [pc, #552]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003626:	e001      	b.n	800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003628:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003638:	d004      	beq.n	8003644 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	f040 8099 	bne.w	8003776 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b02      	cmp	r3, #2
 800364c:	d107      	bne.n	800365e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f925 	bl	80038a8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d107      	bne.n	8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f9c8 	bl	8003a08 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	d13a      	bne.n	80036f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	f003 0320 	and.w	r3, r3, #32
 8003688:	2b00      	cmp	r3, #0
 800368a:	d035      	beq.n	80036f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a6e      	ldr	r2, [pc, #440]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d101      	bne.n	800369a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003696:	4b6e      	ldr	r3, [pc, #440]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003698:	e001      	b.n	800369e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800369a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4969      	ldr	r1, [pc, #420]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036a6:	428b      	cmp	r3, r1
 80036a8:	d101      	bne.n	80036ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80036aa:	4b69      	ldr	r3, [pc, #420]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036ac:	e001      	b.n	80036b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80036ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036b6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036c8:	2300      	movs	r3, #0
 80036ca:	60fb      	str	r3, [r7, #12]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	60fb      	str	r3, [r7, #12]
 80036dc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f043 0202 	orr.w	r2, r3, #2
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff fe88 	bl	8003408 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b08      	cmp	r3, #8
 8003700:	f040 80c3 	bne.w	800388a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f003 0320 	and.w	r3, r3, #32
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 80bd 	beq.w	800388a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800371e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a49      	ldr	r2, [pc, #292]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d101      	bne.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800372a:	4b49      	ldr	r3, [pc, #292]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800372c:	e001      	b.n	8003732 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800372e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4944      	ldr	r1, [pc, #272]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800373a:	428b      	cmp	r3, r1
 800373c:	d101      	bne.n	8003742 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800373e:	4b44      	ldr	r3, [pc, #272]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003740:	e001      	b.n	8003746 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003742:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003746:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800374a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800374c:	2300      	movs	r3, #0
 800374e:	60bb      	str	r3, [r7, #8]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	60bb      	str	r3, [r7, #8]
 8003758:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003766:	f043 0204 	orr.w	r2, r3, #4
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff fe4a 	bl	8003408 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003774:	e089      	b.n	800388a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d107      	bne.n	8003790 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f8be 	bl	800390c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b01      	cmp	r3, #1
 8003798:	d107      	bne.n	80037aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f8fd 	bl	80039a4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d12f      	bne.n	8003814 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f003 0320 	and.w	r3, r3, #32
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d02a      	beq.n	8003814 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037cc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a1e      	ldr	r2, [pc, #120]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d101      	bne.n	80037dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80037d8:	4b1d      	ldr	r3, [pc, #116]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037da:	e001      	b.n	80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80037dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4919      	ldr	r1, [pc, #100]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037e8:	428b      	cmp	r3, r1
 80037ea:	d101      	bne.n	80037f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80037ec:	4b18      	ldr	r3, [pc, #96]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ee:	e001      	b.n	80037f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80037f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037f8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003806:	f043 0202 	orr.w	r2, r3, #2
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7ff fdfa 	bl	8003408 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b08      	cmp	r3, #8
 800381c:	d136      	bne.n	800388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	2b00      	cmp	r3, #0
 8003826:	d031      	beq.n	800388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a07      	ldr	r2, [pc, #28]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d101      	bne.n	8003836 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003832:	4b07      	ldr	r3, [pc, #28]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003834:	e001      	b.n	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003836:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4902      	ldr	r1, [pc, #8]	; (800384c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003842:	428b      	cmp	r3, r1
 8003844:	d106      	bne.n	8003854 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003846:	4b02      	ldr	r3, [pc, #8]	; (8003850 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003848:	e006      	b.n	8003858 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800384a:	bf00      	nop
 800384c:	40003800 	.word	0x40003800
 8003850:	40003400 	.word	0x40003400
 8003854:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003858:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800385c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800386c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387a:	f043 0204 	orr.w	r2, r3, #4
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff fdc0 	bl	8003408 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003888:	e000      	b.n	800388c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800388a:	bf00      	nop
}
 800388c:	bf00      	nop
 800388e:	3720      	adds	r7, #32
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	1c99      	adds	r1, r3, #2
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6251      	str	r1, [r2, #36]	; 0x24
 80038ba:	881a      	ldrh	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d113      	bne.n	8003902 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d106      	bne.n	8003902 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ffc9 	bl	8003894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003902:	bf00      	nop
 8003904:	3708      	adds	r7, #8
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	1c99      	adds	r1, r3, #2
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6251      	str	r1, [r2, #36]	; 0x24
 800391e:	8819      	ldrh	r1, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a1d      	ldr	r2, [pc, #116]	; (800399c <I2SEx_TxISR_I2SExt+0x90>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d101      	bne.n	800392e <I2SEx_TxISR_I2SExt+0x22>
 800392a:	4b1d      	ldr	r3, [pc, #116]	; (80039a0 <I2SEx_TxISR_I2SExt+0x94>)
 800392c:	e001      	b.n	8003932 <I2SEx_TxISR_I2SExt+0x26>
 800392e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003932:	460a      	mov	r2, r1
 8003934:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	3b01      	subs	r3, #1
 800393e:	b29a      	uxth	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d121      	bne.n	8003992 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a12      	ldr	r2, [pc, #72]	; (800399c <I2SEx_TxISR_I2SExt+0x90>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d101      	bne.n	800395c <I2SEx_TxISR_I2SExt+0x50>
 8003958:	4b11      	ldr	r3, [pc, #68]	; (80039a0 <I2SEx_TxISR_I2SExt+0x94>)
 800395a:	e001      	b.n	8003960 <I2SEx_TxISR_I2SExt+0x54>
 800395c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	490d      	ldr	r1, [pc, #52]	; (800399c <I2SEx_TxISR_I2SExt+0x90>)
 8003968:	428b      	cmp	r3, r1
 800396a:	d101      	bne.n	8003970 <I2SEx_TxISR_I2SExt+0x64>
 800396c:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <I2SEx_TxISR_I2SExt+0x94>)
 800396e:	e001      	b.n	8003974 <I2SEx_TxISR_I2SExt+0x68>
 8003970:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003974:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003978:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d106      	bne.n	8003992 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7ff ff81 	bl	8003894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40003800 	.word	0x40003800
 80039a0:	40003400 	.word	0x40003400

080039a4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68d8      	ldr	r0, [r3, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b6:	1c99      	adds	r1, r3, #2
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	62d1      	str	r1, [r2, #44]	; 0x2c
 80039bc:	b282      	uxth	r2, r0
 80039be:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d113      	bne.n	8003a00 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039e6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d106      	bne.n	8003a00 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff ff4a 	bl	8003894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a20      	ldr	r2, [pc, #128]	; (8003a98 <I2SEx_RxISR_I2SExt+0x90>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d101      	bne.n	8003a1e <I2SEx_RxISR_I2SExt+0x16>
 8003a1a:	4b20      	ldr	r3, [pc, #128]	; (8003a9c <I2SEx_RxISR_I2SExt+0x94>)
 8003a1c:	e001      	b.n	8003a22 <I2SEx_RxISR_I2SExt+0x1a>
 8003a1e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a22:	68d8      	ldr	r0, [r3, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	1c99      	adds	r1, r3, #2
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003a2e:	b282      	uxth	r2, r0
 8003a30:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d121      	bne.n	8003a8e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a12      	ldr	r2, [pc, #72]	; (8003a98 <I2SEx_RxISR_I2SExt+0x90>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d101      	bne.n	8003a58 <I2SEx_RxISR_I2SExt+0x50>
 8003a54:	4b11      	ldr	r3, [pc, #68]	; (8003a9c <I2SEx_RxISR_I2SExt+0x94>)
 8003a56:	e001      	b.n	8003a5c <I2SEx_RxISR_I2SExt+0x54>
 8003a58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	490d      	ldr	r1, [pc, #52]	; (8003a98 <I2SEx_RxISR_I2SExt+0x90>)
 8003a64:	428b      	cmp	r3, r1
 8003a66:	d101      	bne.n	8003a6c <I2SEx_RxISR_I2SExt+0x64>
 8003a68:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <I2SEx_RxISR_I2SExt+0x94>)
 8003a6a:	e001      	b.n	8003a70 <I2SEx_RxISR_I2SExt+0x68>
 8003a6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a70:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a74:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d106      	bne.n	8003a8e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7ff ff03 	bl	8003894 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a8e:	bf00      	nop
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40003800 	.word	0x40003800
 8003a9c:	40003400 	.word	0x40003400

08003aa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e267      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d075      	beq.n	8003baa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003abe:	4b88      	ldr	r3, [pc, #544]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d00c      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aca:	4b85      	ldr	r3, [pc, #532]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d112      	bne.n	8003afc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ad6:	4b82      	ldr	r3, [pc, #520]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ade:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ae2:	d10b      	bne.n	8003afc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae4:	4b7e      	ldr	r3, [pc, #504]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d05b      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x108>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d157      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e242      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b04:	d106      	bne.n	8003b14 <HAL_RCC_OscConfig+0x74>
 8003b06:	4b76      	ldr	r3, [pc, #472]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a75      	ldr	r2, [pc, #468]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	e01d      	b.n	8003b50 <HAL_RCC_OscConfig+0xb0>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCC_OscConfig+0x98>
 8003b1e:	4b70      	ldr	r3, [pc, #448]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a6f      	ldr	r2, [pc, #444]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	4b6d      	ldr	r3, [pc, #436]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a6c      	ldr	r2, [pc, #432]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	e00b      	b.n	8003b50 <HAL_RCC_OscConfig+0xb0>
 8003b38:	4b69      	ldr	r3, [pc, #420]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a68      	ldr	r2, [pc, #416]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	4b66      	ldr	r3, [pc, #408]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a65      	ldr	r2, [pc, #404]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d013      	beq.n	8003b80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7fd f936 	bl	8000dc8 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b60:	f7fd f932 	bl	8000dc8 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b64      	cmp	r3, #100	; 0x64
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e207      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b72:	4b5b      	ldr	r3, [pc, #364]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0f0      	beq.n	8003b60 <HAL_RCC_OscConfig+0xc0>
 8003b7e:	e014      	b.n	8003baa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7fd f922 	bl	8000dc8 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b88:	f7fd f91e 	bl	8000dc8 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b64      	cmp	r3, #100	; 0x64
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e1f3      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9a:	4b51      	ldr	r3, [pc, #324]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0xe8>
 8003ba6:	e000      	b.n	8003baa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d063      	beq.n	8003c7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bb6:	4b4a      	ldr	r3, [pc, #296]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 030c 	and.w	r3, r3, #12
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bc2:	4b47      	ldr	r3, [pc, #284]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bca:	2b08      	cmp	r3, #8
 8003bcc:	d11c      	bne.n	8003c08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bce:	4b44      	ldr	r3, [pc, #272]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d116      	bne.n	8003c08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bda:	4b41      	ldr	r3, [pc, #260]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d005      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x152>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e1c7      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf2:	4b3b      	ldr	r3, [pc, #236]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4937      	ldr	r1, [pc, #220]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c06:	e03a      	b.n	8003c7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c10:	4b34      	ldr	r3, [pc, #208]	; (8003ce4 <HAL_RCC_OscConfig+0x244>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c16:	f7fd f8d7 	bl	8000dc8 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c1e:	f7fd f8d3 	bl	8000dc8 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e1a8      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c3c:	4b28      	ldr	r3, [pc, #160]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4925      	ldr	r1, [pc, #148]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	600b      	str	r3, [r1, #0]
 8003c50:	e015      	b.n	8003c7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c52:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <HAL_RCC_OscConfig+0x244>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c58:	f7fd f8b6 	bl	8000dc8 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c60:	f7fd f8b2 	bl	8000dc8 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e187      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d036      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c92:	4b15      	ldr	r3, [pc, #84]	; (8003ce8 <HAL_RCC_OscConfig+0x248>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c98:	f7fd f896 	bl	8000dc8 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ca0:	f7fd f892 	bl	8000dc8 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e167      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0f0      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x200>
 8003cbe:	e01b      	b.n	8003cf8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cc0:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <HAL_RCC_OscConfig+0x248>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cc6:	f7fd f87f 	bl	8000dc8 <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ccc:	e00e      	b.n	8003cec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cce:	f7fd f87b 	bl	8000dc8 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d907      	bls.n	8003cec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e150      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	42470000 	.word	0x42470000
 8003ce8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cec:	4b88      	ldr	r3, [pc, #544]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1ea      	bne.n	8003cce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 8097 	beq.w	8003e34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d0a:	4b81      	ldr	r3, [pc, #516]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10f      	bne.n	8003d36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b7d      	ldr	r3, [pc, #500]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	4a7c      	ldr	r2, [pc, #496]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d24:	6413      	str	r3, [r2, #64]	; 0x40
 8003d26:	4b7a      	ldr	r3, [pc, #488]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d32:	2301      	movs	r3, #1
 8003d34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d36:	4b77      	ldr	r3, [pc, #476]	; (8003f14 <HAL_RCC_OscConfig+0x474>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d118      	bne.n	8003d74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d42:	4b74      	ldr	r3, [pc, #464]	; (8003f14 <HAL_RCC_OscConfig+0x474>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a73      	ldr	r2, [pc, #460]	; (8003f14 <HAL_RCC_OscConfig+0x474>)
 8003d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d4e:	f7fd f83b 	bl	8000dc8 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d56:	f7fd f837 	bl	8000dc8 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e10c      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d68:	4b6a      	ldr	r3, [pc, #424]	; (8003f14 <HAL_RCC_OscConfig+0x474>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d106      	bne.n	8003d8a <HAL_RCC_OscConfig+0x2ea>
 8003d7c:	4b64      	ldr	r3, [pc, #400]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d80:	4a63      	ldr	r2, [pc, #396]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d82:	f043 0301 	orr.w	r3, r3, #1
 8003d86:	6713      	str	r3, [r2, #112]	; 0x70
 8003d88:	e01c      	b.n	8003dc4 <HAL_RCC_OscConfig+0x324>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b05      	cmp	r3, #5
 8003d90:	d10c      	bne.n	8003dac <HAL_RCC_OscConfig+0x30c>
 8003d92:	4b5f      	ldr	r3, [pc, #380]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d96:	4a5e      	ldr	r2, [pc, #376]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003d98:	f043 0304 	orr.w	r3, r3, #4
 8003d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d9e:	4b5c      	ldr	r3, [pc, #368]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da2:	4a5b      	ldr	r2, [pc, #364]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	6713      	str	r3, [r2, #112]	; 0x70
 8003daa:	e00b      	b.n	8003dc4 <HAL_RCC_OscConfig+0x324>
 8003dac:	4b58      	ldr	r3, [pc, #352]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	4a57      	ldr	r2, [pc, #348]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003db2:	f023 0301 	bic.w	r3, r3, #1
 8003db6:	6713      	str	r3, [r2, #112]	; 0x70
 8003db8:	4b55      	ldr	r3, [pc, #340]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dbc:	4a54      	ldr	r2, [pc, #336]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003dbe:	f023 0304 	bic.w	r3, r3, #4
 8003dc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d015      	beq.n	8003df8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7fc fffc 	bl	8000dc8 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dd4:	f7fc fff8 	bl	8000dc8 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e0cb      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dea:	4b49      	ldr	r3, [pc, #292]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0ee      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x334>
 8003df6:	e014      	b.n	8003e22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df8:	f7fc ffe6 	bl	8000dc8 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dfe:	e00a      	b.n	8003e16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e00:	f7fc ffe2 	bl	8000dc8 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e0b5      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e16:	4b3e      	ldr	r3, [pc, #248]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1ee      	bne.n	8003e00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e22:	7dfb      	ldrb	r3, [r7, #23]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d105      	bne.n	8003e34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e28:	4b39      	ldr	r3, [pc, #228]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	4a38      	ldr	r2, [pc, #224]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80a1 	beq.w	8003f80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e3e:	4b34      	ldr	r3, [pc, #208]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d05c      	beq.n	8003f04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d141      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e52:	4b31      	ldr	r3, [pc, #196]	; (8003f18 <HAL_RCC_OscConfig+0x478>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e58:	f7fc ffb6 	bl	8000dc8 <HAL_GetTick>
 8003e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e60:	f7fc ffb2 	bl	8000dc8 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e087      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e72:	4b27      	ldr	r3, [pc, #156]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1f0      	bne.n	8003e60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69da      	ldr	r2, [r3, #28]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	019b      	lsls	r3, r3, #6
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e94:	085b      	lsrs	r3, r3, #1
 8003e96:	3b01      	subs	r3, #1
 8003e98:	041b      	lsls	r3, r3, #16
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea0:	061b      	lsls	r3, r3, #24
 8003ea2:	491b      	ldr	r1, [pc, #108]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ea8:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <HAL_RCC_OscConfig+0x478>)
 8003eaa:	2201      	movs	r2, #1
 8003eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eae:	f7fc ff8b 	bl	8000dc8 <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb4:	e008      	b.n	8003ec8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb6:	f7fc ff87 	bl	8000dc8 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e05c      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec8:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0f0      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x416>
 8003ed4:	e054      	b.n	8003f80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed6:	4b10      	ldr	r3, [pc, #64]	; (8003f18 <HAL_RCC_OscConfig+0x478>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003edc:	f7fc ff74 	bl	8000dc8 <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ee4:	f7fc ff70 	bl	8000dc8 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e045      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <HAL_RCC_OscConfig+0x470>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x444>
 8003f02:	e03d      	b.n	8003f80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d107      	bne.n	8003f1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e038      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
 8003f10:	40023800 	.word	0x40023800
 8003f14:	40007000 	.word	0x40007000
 8003f18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f1c:	4b1b      	ldr	r3, [pc, #108]	; (8003f8c <HAL_RCC_OscConfig+0x4ec>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d028      	beq.n	8003f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d121      	bne.n	8003f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d11a      	bne.n	8003f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d111      	bne.n	8003f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	085b      	lsrs	r3, r3, #1
 8003f64:	3b01      	subs	r3, #1
 8003f66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d107      	bne.n	8003f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e000      	b.n	8003f82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40023800 	.word	0x40023800

08003f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e0cc      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fa4:	4b68      	ldr	r3, [pc, #416]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d90c      	bls.n	8003fcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb2:	4b65      	ldr	r3, [pc, #404]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	b2d2      	uxtb	r2, r2
 8003fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fba:	4b63      	ldr	r3, [pc, #396]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d001      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0b8      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d020      	beq.n	800401a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d005      	beq.n	8003ff0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fe4:	4b59      	ldr	r3, [pc, #356]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	4a58      	ldr	r2, [pc, #352]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003fee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0308 	and.w	r3, r3, #8
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ffc:	4b53      	ldr	r3, [pc, #332]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	4a52      	ldr	r2, [pc, #328]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004006:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004008:	4b50      	ldr	r3, [pc, #320]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	494d      	ldr	r1, [pc, #308]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	4313      	orrs	r3, r2
 8004018:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d044      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d107      	bne.n	800403e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800402e:	4b47      	ldr	r3, [pc, #284]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d119      	bne.n	800406e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e07f      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b02      	cmp	r3, #2
 8004044:	d003      	beq.n	800404e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800404a:	2b03      	cmp	r3, #3
 800404c:	d107      	bne.n	800405e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800404e:	4b3f      	ldr	r3, [pc, #252]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d109      	bne.n	800406e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e06f      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405e:	4b3b      	ldr	r3, [pc, #236]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e067      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800406e:	4b37      	ldr	r3, [pc, #220]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f023 0203 	bic.w	r2, r3, #3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	4934      	ldr	r1, [pc, #208]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 800407c:	4313      	orrs	r3, r2
 800407e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004080:	f7fc fea2 	bl	8000dc8 <HAL_GetTick>
 8004084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004086:	e00a      	b.n	800409e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004088:	f7fc fe9e 	bl	8000dc8 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	; 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e04f      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409e:	4b2b      	ldr	r3, [pc, #172]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 020c 	and.w	r2, r3, #12
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d1eb      	bne.n	8004088 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040b0:	4b25      	ldr	r3, [pc, #148]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d20c      	bcs.n	80040d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040be:	4b22      	ldr	r3, [pc, #136]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	b2d2      	uxtb	r2, r2
 80040c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c6:	4b20      	ldr	r3, [pc, #128]	; (8004148 <HAL_RCC_ClockConfig+0x1b8>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d001      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e032      	b.n	800413e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d008      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040e4:	4b19      	ldr	r3, [pc, #100]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	4916      	ldr	r1, [pc, #88]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d009      	beq.n	8004116 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004102:	4b12      	ldr	r3, [pc, #72]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	490e      	ldr	r1, [pc, #56]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 8004112:	4313      	orrs	r3, r2
 8004114:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004116:	f000 f821 	bl	800415c <HAL_RCC_GetSysClockFreq>
 800411a:	4602      	mov	r2, r0
 800411c:	4b0b      	ldr	r3, [pc, #44]	; (800414c <HAL_RCC_ClockConfig+0x1bc>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	091b      	lsrs	r3, r3, #4
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	490a      	ldr	r1, [pc, #40]	; (8004150 <HAL_RCC_ClockConfig+0x1c0>)
 8004128:	5ccb      	ldrb	r3, [r1, r3]
 800412a:	fa22 f303 	lsr.w	r3, r2, r3
 800412e:	4a09      	ldr	r2, [pc, #36]	; (8004154 <HAL_RCC_ClockConfig+0x1c4>)
 8004130:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004132:	4b09      	ldr	r3, [pc, #36]	; (8004158 <HAL_RCC_ClockConfig+0x1c8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4618      	mov	r0, r3
 8004138:	f7fc fe02 	bl	8000d40 <HAL_InitTick>

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40023c00 	.word	0x40023c00
 800414c:	40023800 	.word	0x40023800
 8004150:	08007f8c 	.word	0x08007f8c
 8004154:	20000000 	.word	0x20000000
 8004158:	20000004 	.word	0x20000004

0800415c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800415c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004160:	b094      	sub	sp, #80	; 0x50
 8004162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	647b      	str	r3, [r7, #68]	; 0x44
 8004168:	2300      	movs	r3, #0
 800416a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800416c:	2300      	movs	r3, #0
 800416e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004170:	2300      	movs	r3, #0
 8004172:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004174:	4b79      	ldr	r3, [pc, #484]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f003 030c 	and.w	r3, r3, #12
 800417c:	2b08      	cmp	r3, #8
 800417e:	d00d      	beq.n	800419c <HAL_RCC_GetSysClockFreq+0x40>
 8004180:	2b08      	cmp	r3, #8
 8004182:	f200 80e1 	bhi.w	8004348 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_RCC_GetSysClockFreq+0x34>
 800418a:	2b04      	cmp	r3, #4
 800418c:	d003      	beq.n	8004196 <HAL_RCC_GetSysClockFreq+0x3a>
 800418e:	e0db      	b.n	8004348 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004190:	4b73      	ldr	r3, [pc, #460]	; (8004360 <HAL_RCC_GetSysClockFreq+0x204>)
 8004192:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004194:	e0db      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004196:	4b73      	ldr	r3, [pc, #460]	; (8004364 <HAL_RCC_GetSysClockFreq+0x208>)
 8004198:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800419a:	e0d8      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800419c:	4b6f      	ldr	r3, [pc, #444]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041a6:	4b6d      	ldr	r3, [pc, #436]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d063      	beq.n	800427a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041b2:	4b6a      	ldr	r3, [pc, #424]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	099b      	lsrs	r3, r3, #6
 80041b8:	2200      	movs	r2, #0
 80041ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80041bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80041be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c4:	633b      	str	r3, [r7, #48]	; 0x30
 80041c6:	2300      	movs	r3, #0
 80041c8:	637b      	str	r3, [r7, #52]	; 0x34
 80041ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80041ce:	4622      	mov	r2, r4
 80041d0:	462b      	mov	r3, r5
 80041d2:	f04f 0000 	mov.w	r0, #0
 80041d6:	f04f 0100 	mov.w	r1, #0
 80041da:	0159      	lsls	r1, r3, #5
 80041dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041e0:	0150      	lsls	r0, r2, #5
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4621      	mov	r1, r4
 80041e8:	1a51      	subs	r1, r2, r1
 80041ea:	6139      	str	r1, [r7, #16]
 80041ec:	4629      	mov	r1, r5
 80041ee:	eb63 0301 	sbc.w	r3, r3, r1
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004200:	4659      	mov	r1, fp
 8004202:	018b      	lsls	r3, r1, #6
 8004204:	4651      	mov	r1, sl
 8004206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800420a:	4651      	mov	r1, sl
 800420c:	018a      	lsls	r2, r1, #6
 800420e:	4651      	mov	r1, sl
 8004210:	ebb2 0801 	subs.w	r8, r2, r1
 8004214:	4659      	mov	r1, fp
 8004216:	eb63 0901 	sbc.w	r9, r3, r1
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800422a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800422e:	4690      	mov	r8, r2
 8004230:	4699      	mov	r9, r3
 8004232:	4623      	mov	r3, r4
 8004234:	eb18 0303 	adds.w	r3, r8, r3
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	462b      	mov	r3, r5
 800423c:	eb49 0303 	adc.w	r3, r9, r3
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	f04f 0200 	mov.w	r2, #0
 8004246:	f04f 0300 	mov.w	r3, #0
 800424a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800424e:	4629      	mov	r1, r5
 8004250:	024b      	lsls	r3, r1, #9
 8004252:	4621      	mov	r1, r4
 8004254:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004258:	4621      	mov	r1, r4
 800425a:	024a      	lsls	r2, r1, #9
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004262:	2200      	movs	r2, #0
 8004264:	62bb      	str	r3, [r7, #40]	; 0x28
 8004266:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004268:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800426c:	f7fb ffac 	bl	80001c8 <__aeabi_uldivmod>
 8004270:	4602      	mov	r2, r0
 8004272:	460b      	mov	r3, r1
 8004274:	4613      	mov	r3, r2
 8004276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004278:	e058      	b.n	800432c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800427a:	4b38      	ldr	r3, [pc, #224]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	099b      	lsrs	r3, r3, #6
 8004280:	2200      	movs	r2, #0
 8004282:	4618      	mov	r0, r3
 8004284:	4611      	mov	r1, r2
 8004286:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800428a:	623b      	str	r3, [r7, #32]
 800428c:	2300      	movs	r3, #0
 800428e:	627b      	str	r3, [r7, #36]	; 0x24
 8004290:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004294:	4642      	mov	r2, r8
 8004296:	464b      	mov	r3, r9
 8004298:	f04f 0000 	mov.w	r0, #0
 800429c:	f04f 0100 	mov.w	r1, #0
 80042a0:	0159      	lsls	r1, r3, #5
 80042a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042a6:	0150      	lsls	r0, r2, #5
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	4641      	mov	r1, r8
 80042ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80042b2:	4649      	mov	r1, r9
 80042b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80042c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80042c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80042cc:	ebb2 040a 	subs.w	r4, r2, sl
 80042d0:	eb63 050b 	sbc.w	r5, r3, fp
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	00eb      	lsls	r3, r5, #3
 80042de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042e2:	00e2      	lsls	r2, r4, #3
 80042e4:	4614      	mov	r4, r2
 80042e6:	461d      	mov	r5, r3
 80042e8:	4643      	mov	r3, r8
 80042ea:	18e3      	adds	r3, r4, r3
 80042ec:	603b      	str	r3, [r7, #0]
 80042ee:	464b      	mov	r3, r9
 80042f0:	eb45 0303 	adc.w	r3, r5, r3
 80042f4:	607b      	str	r3, [r7, #4]
 80042f6:	f04f 0200 	mov.w	r2, #0
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004302:	4629      	mov	r1, r5
 8004304:	028b      	lsls	r3, r1, #10
 8004306:	4621      	mov	r1, r4
 8004308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800430c:	4621      	mov	r1, r4
 800430e:	028a      	lsls	r2, r1, #10
 8004310:	4610      	mov	r0, r2
 8004312:	4619      	mov	r1, r3
 8004314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004316:	2200      	movs	r2, #0
 8004318:	61bb      	str	r3, [r7, #24]
 800431a:	61fa      	str	r2, [r7, #28]
 800431c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004320:	f7fb ff52 	bl	80001c8 <__aeabi_uldivmod>
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	4613      	mov	r3, r2
 800432a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800432c:	4b0b      	ldr	r3, [pc, #44]	; (800435c <HAL_RCC_GetSysClockFreq+0x200>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	0c1b      	lsrs	r3, r3, #16
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	3301      	adds	r3, #1
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800433c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800433e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004340:	fbb2 f3f3 	udiv	r3, r2, r3
 8004344:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004346:	e002      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004348:	4b05      	ldr	r3, [pc, #20]	; (8004360 <HAL_RCC_GetSysClockFreq+0x204>)
 800434a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800434c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800434e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004350:	4618      	mov	r0, r3
 8004352:	3750      	adds	r7, #80	; 0x50
 8004354:	46bd      	mov	sp, r7
 8004356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800435a:	bf00      	nop
 800435c:	40023800 	.word	0x40023800
 8004360:	00f42400 	.word	0x00f42400
 8004364:	007a1200 	.word	0x007a1200

08004368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800436c:	4b03      	ldr	r3, [pc, #12]	; (800437c <HAL_RCC_GetHCLKFreq+0x14>)
 800436e:	681b      	ldr	r3, [r3, #0]
}
 8004370:	4618      	mov	r0, r3
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop
 800437c:	20000000 	.word	0x20000000

08004380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004384:	f7ff fff0 	bl	8004368 <HAL_RCC_GetHCLKFreq>
 8004388:	4602      	mov	r2, r0
 800438a:	4b05      	ldr	r3, [pc, #20]	; (80043a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	0a9b      	lsrs	r3, r3, #10
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	4903      	ldr	r1, [pc, #12]	; (80043a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004396:	5ccb      	ldrb	r3, [r1, r3]
 8004398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800439c:	4618      	mov	r0, r3
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40023800 	.word	0x40023800
 80043a4:	08007f9c 	.word	0x08007f9c

080043a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d105      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d035      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043d0:	4b62      	ldr	r3, [pc, #392]	; (800455c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043d6:	f7fc fcf7 	bl	8000dc8 <HAL_GetTick>
 80043da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80043de:	f7fc fcf3 	bl	8000dc8 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e0b0      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043f0:	4b5b      	ldr	r3, [pc, #364]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f0      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	019a      	lsls	r2, r3, #6
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	071b      	lsls	r3, r3, #28
 8004408:	4955      	ldr	r1, [pc, #340]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004410:	4b52      	ldr	r3, [pc, #328]	; (800455c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004412:	2201      	movs	r2, #1
 8004414:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004416:	f7fc fcd7 	bl	8000dc8 <HAL_GetTick>
 800441a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800441c:	e008      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800441e:	f7fc fcd3 	bl	8000dc8 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e090      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004430:	4b4b      	ldr	r3, [pc, #300]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 8083 	beq.w	8004550 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800444a:	2300      	movs	r3, #0
 800444c:	60fb      	str	r3, [r7, #12]
 800444e:	4b44      	ldr	r3, [pc, #272]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	4a43      	ldr	r2, [pc, #268]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004458:	6413      	str	r3, [r2, #64]	; 0x40
 800445a:	4b41      	ldr	r3, [pc, #260]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004466:	4b3f      	ldr	r3, [pc, #252]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a3e      	ldr	r2, [pc, #248]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800446c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004470:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004472:	f7fc fca9 	bl	8000dc8 <HAL_GetTick>
 8004476:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004478:	e008      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800447a:	f7fc fca5 	bl	8000dc8 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e062      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800448c:	4b35      	ldr	r3, [pc, #212]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004498:	4b31      	ldr	r3, [pc, #196]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800449a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044a0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d02f      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d028      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044b6:	4b2a      	ldr	r3, [pc, #168]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044c0:	4b29      	ldr	r3, [pc, #164]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80044c2:	2201      	movs	r2, #1
 80044c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044c6:	4b28      	ldr	r3, [pc, #160]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80044cc:	4a24      	ldr	r2, [pc, #144]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044d2:	4b23      	ldr	r3, [pc, #140]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d114      	bne.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80044de:	f7fc fc73 	bl	8000dc8 <HAL_GetTick>
 80044e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e4:	e00a      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e6:	f7fc fc6f 	bl	8000dc8 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d901      	bls.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e02a      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fc:	4b18      	ldr	r3, [pc, #96]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d0ee      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004510:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004514:	d10d      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004516:	4b12      	ldr	r3, [pc, #72]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800452a:	490d      	ldr	r1, [pc, #52]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800452c:	4313      	orrs	r3, r2
 800452e:	608b      	str	r3, [r1, #8]
 8004530:	e005      	b.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004538:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800453c:	6093      	str	r3, [r2, #8]
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800454a:	4905      	ldr	r1, [pc, #20]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800454c:	4313      	orrs	r3, r2
 800454e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	42470068 	.word	0x42470068
 8004560:	40023800 	.word	0x40023800
 8004564:	40007000 	.word	0x40007000
 8004568:	42470e40 	.word	0x42470e40

0800456c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800456c:	b480      	push	{r7}
 800456e:	b087      	sub	sp, #28
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d13e      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800458a:	4b23      	ldr	r3, [pc, #140]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004592:	60fb      	str	r3, [r7, #12]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d005      	beq.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d12f      	bne.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80045a0:	4b1e      	ldr	r3, [pc, #120]	; (800461c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045a2:	617b      	str	r3, [r7, #20]
          break;
 80045a4:	e02f      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045a6:	4b1c      	ldr	r3, [pc, #112]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045b2:	d108      	bne.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045b4:	4b18      	ldr	r3, [pc, #96]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045bc:	4a18      	ldr	r2, [pc, #96]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	e007      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045c6:	4b14      	ldr	r3, [pc, #80]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045ce:	4a15      	ldr	r2, [pc, #84]	; (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80045d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80045d6:	4b10      	ldr	r3, [pc, #64]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045dc:	099b      	lsrs	r3, r3, #6
 80045de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	fb02 f303 	mul.w	r3, r2, r3
 80045e8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80045ea:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80045ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045f0:	0f1b      	lsrs	r3, r3, #28
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045fc:	617b      	str	r3, [r7, #20]
          break;
 80045fe:	e002      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
          break;
 8004604:	bf00      	nop
        }
      }
      break;
 8004606:	bf00      	nop
    }
  }
  return frequency;
 8004608:	697b      	ldr	r3, [r7, #20]
}
 800460a:	4618      	mov	r0, r3
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40023800 	.word	0x40023800
 800461c:	00bb8000 	.word	0x00bb8000
 8004620:	007a1200 	.word	0x007a1200
 8004624:	00f42400 	.word	0x00f42400

08004628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e07b      	b.n	8004732 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	2b00      	cmp	r3, #0
 8004640:	d108      	bne.n	8004654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800464a:	d009      	beq.n	8004660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	61da      	str	r2, [r3, #28]
 8004652:	e005      	b.n	8004660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d106      	bne.n	8004680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fc fa50 	bl	8000b20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004696:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046b2:	431a      	orrs	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	431a      	orrs	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	431a      	orrs	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	69db      	ldr	r3, [r3, #28]
 80046d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e4:	ea42 0103 	orr.w	r1, r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	0c1b      	lsrs	r3, r3, #16
 80046fe:	f003 0104 	and.w	r1, r3, #4
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004706:	f003 0210 	and.w	r2, r3, #16
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004720:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800473a:	b084      	sub	sp, #16
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	f107 001c 	add.w	r0, r7, #28
 8004748:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800474c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474e:	2b01      	cmp	r3, #1
 8004750:	d122      	bne.n	8004798 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004756:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800477a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800477c:	2b01      	cmp	r3, #1
 800477e:	d105      	bne.n	800478c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 f9bf 	bl	8004b10 <USB_CoreReset>
 8004792:	4603      	mov	r3, r0
 8004794:	73fb      	strb	r3, [r7, #15]
 8004796:	e01a      	b.n	80047ce <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 f9b3 	bl	8004b10 <USB_CoreReset>
 80047aa:	4603      	mov	r3, r0
 80047ac:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80047ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d106      	bne.n	80047c2 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	639a      	str	r2, [r3, #56]	; 0x38
 80047c0:	e005      	b.n	80047ce <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80047ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d10b      	bne.n	80047ec <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f043 0206 	orr.w	r2, r3, #6
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f043 0220 	orr.w	r2, r3, #32
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80047f8:	b004      	add	sp, #16
 80047fa:	4770      	bx	lr

080047fc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f043 0201 	orr.w	r2, r3, #1
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f023 0201 	bic.w	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	460b      	mov	r3, r1
 800484a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d115      	bne.n	800488e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800486e:	2001      	movs	r0, #1
 8004870:	f7fc fab6 	bl	8000de0 <HAL_Delay>
      ms++;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3301      	adds	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f939 	bl	8004af2 <USB_GetMode>
 8004880:	4603      	mov	r3, r0
 8004882:	2b01      	cmp	r3, #1
 8004884:	d01e      	beq.n	80048c4 <USB_SetCurrentMode+0x84>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b31      	cmp	r3, #49	; 0x31
 800488a:	d9f0      	bls.n	800486e <USB_SetCurrentMode+0x2e>
 800488c:	e01a      	b.n	80048c4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800488e:	78fb      	ldrb	r3, [r7, #3]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d115      	bne.n	80048c0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048a0:	2001      	movs	r0, #1
 80048a2:	f7fc fa9d 	bl	8000de0 <HAL_Delay>
      ms++;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3301      	adds	r3, #1
 80048aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f920 	bl	8004af2 <USB_GetMode>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <USB_SetCurrentMode+0x84>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2b31      	cmp	r3, #49	; 0x31
 80048bc:	d9f0      	bls.n	80048a0 <USB_SetCurrentMode+0x60>
 80048be:	e001      	b.n	80048c4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e005      	b.n	80048d0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b32      	cmp	r3, #50	; 0x32
 80048c8:	d101      	bne.n	80048ce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3301      	adds	r3, #1
 80048ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4a13      	ldr	r2, [pc, #76]	; (800493c <USB_FlushTxFifo+0x64>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d901      	bls.n	80048f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e01b      	b.n	8004930 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	daf2      	bge.n	80048e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	019b      	lsls	r3, r3, #6
 8004908:	f043 0220 	orr.w	r2, r3, #32
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	3301      	adds	r3, #1
 8004914:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	4a08      	ldr	r2, [pc, #32]	; (800493c <USB_FlushTxFifo+0x64>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d901      	bls.n	8004922 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e006      	b.n	8004930 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b20      	cmp	r3, #32
 800492c:	d0f0      	beq.n	8004910 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	00030d40 	.word	0x00030d40

08004940 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004948:	2300      	movs	r3, #0
 800494a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	3301      	adds	r3, #1
 8004950:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4a11      	ldr	r2, [pc, #68]	; (800499c <USB_FlushRxFifo+0x5c>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e018      	b.n	8004990 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	2b00      	cmp	r3, #0
 8004964:	daf2      	bge.n	800494c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2210      	movs	r2, #16
 800496e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	3301      	adds	r3, #1
 8004974:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4a08      	ldr	r2, [pc, #32]	; (800499c <USB_FlushRxFifo+0x5c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e006      	b.n	8004990 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0310 	and.w	r3, r3, #16
 800498a:	2b10      	cmp	r3, #16
 800498c:	d0f0      	beq.n	8004970 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	00030d40 	.word	0x00030d40

080049a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b089      	sub	sp, #36	; 0x24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	4611      	mov	r1, r2
 80049ac:	461a      	mov	r2, r3
 80049ae:	460b      	mov	r3, r1
 80049b0:	71fb      	strb	r3, [r7, #7]
 80049b2:	4613      	mov	r3, r2
 80049b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80049be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d123      	bne.n	8004a0e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80049c6:	88bb      	ldrh	r3, [r7, #4]
 80049c8:	3303      	adds	r3, #3
 80049ca:	089b      	lsrs	r3, r3, #2
 80049cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80049ce:	2300      	movs	r3, #0
 80049d0:	61bb      	str	r3, [r7, #24]
 80049d2:	e018      	b.n	8004a06 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	031a      	lsls	r2, r3, #12
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049e0:	461a      	mov	r2, r3
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	3301      	adds	r3, #1
 80049ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3301      	adds	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	3301      	adds	r3, #1
 80049f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	3301      	adds	r3, #1
 80049fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	3301      	adds	r3, #1
 8004a04:	61bb      	str	r3, [r7, #24]
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d3e2      	bcc.n	80049d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3724      	adds	r7, #36	; 0x24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b08b      	sub	sp, #44	; 0x2c
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	4613      	mov	r3, r2
 8004a28:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004a32:	88fb      	ldrh	r3, [r7, #6]
 8004a34:	089b      	lsrs	r3, r3, #2
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004a3a:	88fb      	ldrh	r3, [r7, #6]
 8004a3c:	f003 0303 	and.w	r3, r3, #3
 8004a40:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004a42:	2300      	movs	r3, #0
 8004a44:	623b      	str	r3, [r7, #32]
 8004a46:	e014      	b.n	8004a72 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	601a      	str	r2, [r3, #0]
    pDest++;
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	3301      	adds	r3, #1
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a62:	3301      	adds	r3, #1
 8004a64:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	3301      	adds	r3, #1
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	623b      	str	r3, [r7, #32]
 8004a72:	6a3a      	ldr	r2, [r7, #32]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d3e6      	bcc.n	8004a48 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004a7a:	8bfb      	ldrh	r3, [r7, #30]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d01e      	beq.n	8004abe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f107 0310 	add.w	r3, r7, #16
 8004a90:	6812      	ldr	r2, [r2, #0]
 8004a92:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	701a      	strb	r2, [r3, #0]
      i++;
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	623b      	str	r3, [r7, #32]
      pDest++;
 8004aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aae:	3301      	adds	r3, #1
 8004ab0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004ab2:	8bfb      	ldrh	r3, [r7, #30]
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004ab8:	8bfb      	ldrh	r3, [r7, #30]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1ea      	bne.n	8004a94 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	372c      	adds	r7, #44	; 0x2c
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	f003 0301 	and.w	r3, r3, #1
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
	...

08004b10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	4a13      	ldr	r2, [pc, #76]	; (8004b74 <USB_CoreReset+0x64>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e01b      	b.n	8004b66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	daf2      	bge.n	8004b1c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	f043 0201 	orr.w	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	4a09      	ldr	r2, [pc, #36]	; (8004b74 <USB_CoreReset+0x64>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d901      	bls.n	8004b58 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e006      	b.n	8004b66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d0f0      	beq.n	8004b46 <USB_CoreReset+0x36>

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	00030d40 	.word	0x00030d40

08004b78 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b78:	b084      	sub	sp, #16
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b086      	sub	sp, #24
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004b86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004b98:	461a      	mov	r2, r3
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bae:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bba:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d018      	beq.n	8004c00 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d10a      	bne.n	8004bea <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004be2:	f043 0304 	orr.w	r3, r3, #4
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	e014      	b.n	8004c14 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004bf8:	f023 0304 	bic.w	r3, r3, #4
 8004bfc:	6013      	str	r3, [r2, #0]
 8004bfe:	e009      	b.n	8004c14 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c0e:	f023 0304 	bic.w	r3, r3, #4
 8004c12:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004c14:	2110      	movs	r1, #16
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fe5e 	bl	80048d8 <USB_FlushTxFifo>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff fe8a 	bl	8004940 <USB_FlushRxFifo>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004c36:	2300      	movs	r3, #0
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	e015      	b.n	8004c68 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c48:	461a      	mov	r2, r3
 8004c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c4e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	015a      	lsls	r2, r3, #5
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	2300      	movs	r3, #0
 8004c60:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	3301      	adds	r3, #1
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d3e5      	bcc.n	8004c3c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f04f 32ff 	mov.w	r2, #4294967295
 8004c7c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00b      	beq.n	8004ca2 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c90:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a13      	ldr	r2, [pc, #76]	; (8004ce4 <USB_HostInit+0x16c>)
 8004c96:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a13      	ldr	r2, [pc, #76]	; (8004ce8 <USB_HostInit+0x170>)
 8004c9c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004ca0:	e009      	b.n	8004cb6 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2280      	movs	r2, #128	; 0x80
 8004ca6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a10      	ldr	r2, [pc, #64]	; (8004cec <USB_HostInit+0x174>)
 8004cac:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a0f      	ldr	r2, [pc, #60]	; (8004cf0 <USB_HostInit+0x178>)
 8004cb2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d105      	bne.n	8004cc8 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	f043 0210 	orr.w	r2, r3, #16
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <USB_HostInit+0x17c>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ce0:	b004      	add	sp, #16
 8004ce2:	4770      	bx	lr
 8004ce4:	01000200 	.word	0x01000200
 8004ce8:	00e00300 	.word	0x00e00300
 8004cec:	00600080 	.word	0x00600080
 8004cf0:	004000e0 	.word	0x004000e0
 8004cf4:	a3200008 	.word	0xa3200008

08004cf8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	460b      	mov	r3, r1
 8004d02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d16:	f023 0303 	bic.w	r3, r3, #3
 8004d1a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	68f9      	ldr	r1, [r7, #12]
 8004d2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004d30:	4313      	orrs	r3, r2
 8004d32:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004d34:	78fb      	ldrb	r3, [r7, #3]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d107      	bne.n	8004d4a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d40:	461a      	mov	r2, r3
 8004d42:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004d46:	6053      	str	r3, [r2, #4]
 8004d48:	e009      	b.n	8004d5e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004d4a:	78fb      	ldrb	r3, [r7, #3]
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d106      	bne.n	8004d5e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d56:	461a      	mov	r2, r3
 8004d58:	f241 7370 	movw	r3, #6000	; 0x1770
 8004d5c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004d8c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d9a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004d9c:	2064      	movs	r0, #100	; 0x64
 8004d9e:	f7fc f81f 	bl	8000de0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004daa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dae:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004db0:	200a      	movs	r0, #10
 8004db2:	f7fc f815 	bl	8000de0 <HAL_Delay>

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004de4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d109      	bne.n	8004e04 <USB_DriveVbus+0x44>
 8004df0:	78fb      	ldrb	r3, [r7, #3]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d106      	bne.n	8004e04 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004dfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004e02:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e0e:	d109      	bne.n	8004e24 <USB_DriveVbus+0x64>
 8004e10:	78fb      	ldrb	r3, [r7, #3]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e22:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b085      	sub	sp, #20
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	0c5b      	lsrs	r3, r3, #17
 8004e50:	f003 0303 	and.w	r3, r3, #3
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	b29b      	uxth	r3, r3
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3714      	adds	r7, #20
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	4608      	mov	r0, r1
 8004e8e:	4611      	mov	r1, r2
 8004e90:	461a      	mov	r2, r3
 8004e92:	4603      	mov	r3, r0
 8004e94:	70fb      	strb	r3, [r7, #3]
 8004e96:	460b      	mov	r3, r1
 8004e98:	70bb      	strb	r3, [r7, #2]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004ea6:	78fb      	ldrb	r3, [r7, #3]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004eba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d87e      	bhi.n	8004fc0 <USB_HC_Init+0x13c>
 8004ec2:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <USB_HC_Init+0x44>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004ed9 	.word	0x08004ed9
 8004ecc:	08004f83 	.word	0x08004f83
 8004ed0:	08004ed9 	.word	0x08004ed9
 8004ed4:	08004f45 	.word	0x08004f45
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	015a      	lsls	r2, r3, #5
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	4413      	add	r3, r2
 8004ee0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	f240 439d 	movw	r3, #1181	; 0x49d
 8004eea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004eec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	da10      	bge.n	8004f16 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	015a      	lsls	r2, r3, #5
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	4413      	add	r3, r2
 8004efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	0151      	lsls	r1, r2, #5
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	440a      	add	r2, r1
 8004f0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f12:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004f14:	e057      	b.n	8004fc6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d051      	beq.n	8004fc6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004f22:	78fb      	ldrb	r3, [r7, #3]
 8004f24:	015a      	lsls	r2, r3, #5
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	4413      	add	r3, r2
 8004f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	78fa      	ldrb	r2, [r7, #3]
 8004f32:	0151      	lsls	r1, r2, #5
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	440a      	add	r2, r1
 8004f38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f3c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004f40:	60d3      	str	r3, [r2, #12]
      break;
 8004f42:	e040      	b.n	8004fc6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f50:	461a      	mov	r2, r3
 8004f52:	f240 639d 	movw	r3, #1693	; 0x69d
 8004f56:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004f58:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	da34      	bge.n	8004fca <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004f60:	78fb      	ldrb	r3, [r7, #3]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	0151      	lsls	r1, r2, #5
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	440a      	add	r2, r1
 8004f76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f7e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004f80:	e023      	b.n	8004fca <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004f82:	78fb      	ldrb	r3, [r7, #3]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8e:	461a      	mov	r2, r3
 8004f90:	f240 2325 	movw	r3, #549	; 0x225
 8004f94:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004f96:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	da17      	bge.n	8004fce <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	78fa      	ldrb	r2, [r7, #3]
 8004fae:	0151      	lsls	r1, r2, #5
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	440a      	add	r2, r1
 8004fb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fb8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004fbc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004fbe:	e006      	b.n	8004fce <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	77fb      	strb	r3, [r7, #31]
      break;
 8004fc4:	e004      	b.n	8004fd0 <USB_HC_Init+0x14c>
      break;
 8004fc6:	bf00      	nop
 8004fc8:	e002      	b.n	8004fd0 <USB_HC_Init+0x14c>
      break;
 8004fca:	bf00      	nop
 8004fcc:	e000      	b.n	8004fd0 <USB_HC_Init+0x14c>
      break;
 8004fce:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004fd0:	78fb      	ldrb	r3, [r7, #3]
 8004fd2:	015a      	lsls	r2, r3, #5
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	4413      	add	r3, r2
 8004fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	0151      	lsls	r1, r2, #5
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	440a      	add	r2, r1
 8004fe6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fea:	f043 0302 	orr.w	r3, r3, #2
 8004fee:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ff6:	699a      	ldr	r2, [r3, #24]
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	2101      	movs	r1, #1
 8005000:	fa01 f303 	lsl.w	r3, r1, r3
 8005004:	6939      	ldr	r1, [r7, #16]
 8005006:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800500a:	4313      	orrs	r3, r2
 800500c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800501a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800501e:	2b00      	cmp	r3, #0
 8005020:	da03      	bge.n	800502a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005026:	61bb      	str	r3, [r7, #24]
 8005028:	e001      	b.n	800502e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7ff feff 	bl	8004e32 <USB_GetHostSpeed>
 8005034:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005036:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800503a:	2b02      	cmp	r3, #2
 800503c:	d106      	bne.n	800504c <USB_HC_Init+0x1c8>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d003      	beq.n	800504c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005044:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	e001      	b.n	8005050 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005050:	787b      	ldrb	r3, [r7, #1]
 8005052:	059b      	lsls	r3, r3, #22
 8005054:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005058:	78bb      	ldrb	r3, [r7, #2]
 800505a:	02db      	lsls	r3, r3, #11
 800505c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005060:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005062:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005066:	049b      	lsls	r3, r3, #18
 8005068:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800506c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800506e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005070:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005074:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	0159      	lsls	r1, r3, #5
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	440b      	add	r3, r1
 8005082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005086:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800508c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800508e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005092:	2b03      	cmp	r3, #3
 8005094:	d003      	beq.n	800509e <USB_HC_Init+0x21a>
 8005096:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800509a:	2b01      	cmp	r3, #1
 800509c:	d10f      	bne.n	80050be <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800509e:	78fb      	ldrb	r3, [r7, #3]
 80050a0:	015a      	lsls	r2, r3, #5
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	4413      	add	r3, r2
 80050a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	78fa      	ldrb	r2, [r7, #3]
 80050ae:	0151      	lsls	r1, r2, #5
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	440a      	add	r2, r1
 80050b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80050bc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80050be:	7ffb      	ldrb	r3, [r7, #31]
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3720      	adds	r7, #32
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08c      	sub	sp, #48	; 0x30
 80050cc:	af02      	add	r7, sp, #8
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	4613      	mov	r3, r2
 80050d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	785b      	ldrb	r3, [r3, #1]
 80050de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80050e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050e4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d02d      	beq.n	800514e <USB_HC_StartXfer+0x86>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	791b      	ldrb	r3, [r3, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d129      	bne.n	800514e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80050fa:	79fb      	ldrb	r3, [r7, #7]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d117      	bne.n	8005130 <USB_HC_StartXfer+0x68>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	79db      	ldrb	r3, [r3, #7]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <USB_HC_StartXfer+0x48>
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	79db      	ldrb	r3, [r3, #7]
 800510c:	2b02      	cmp	r3, #2
 800510e:	d10f      	bne.n	8005130 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	6a3b      	ldr	r3, [r7, #32]
 8005116:	4413      	add	r3, r2
 8005118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	69fa      	ldr	r2, [r7, #28]
 8005120:	0151      	lsls	r1, r2, #5
 8005122:	6a3a      	ldr	r2, [r7, #32]
 8005124:	440a      	add	r2, r1
 8005126:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800512a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800512e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005130:	79fb      	ldrb	r3, [r7, #7]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10b      	bne.n	800514e <USB_HC_StartXfer+0x86>
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	795b      	ldrb	r3, [r3, #5]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d107      	bne.n	800514e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	785b      	ldrb	r3, [r3, #1]
 8005142:	4619      	mov	r1, r3
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 fa0f 	bl	8005568 <USB_DoPing>
      return HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	e0f8      	b.n	8005340 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d018      	beq.n	8005188 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	8912      	ldrh	r2, [r2, #8]
 800515e:	4413      	add	r3, r2
 8005160:	3b01      	subs	r3, #1
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	8912      	ldrh	r2, [r2, #8]
 8005166:	fbb3 f3f2 	udiv	r3, r3, r2
 800516a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800516c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800516e:	8b7b      	ldrh	r3, [r7, #26]
 8005170:	429a      	cmp	r2, r3
 8005172:	d90b      	bls.n	800518c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005174:	8b7b      	ldrh	r3, [r7, #26]
 8005176:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005178:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	8912      	ldrh	r2, [r2, #8]
 800517e:	fb03 f202 	mul.w	r2, r3, r2
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	611a      	str	r2, [r3, #16]
 8005186:	e001      	b.n	800518c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005188:	2301      	movs	r3, #1
 800518a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	78db      	ldrb	r3, [r3, #3]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005194:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	8912      	ldrh	r2, [r2, #8]
 800519a:	fb03 f202 	mul.w	r2, r3, r2
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	611a      	str	r2, [r3, #16]
 80051a2:	e003      	b.n	80051ac <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	695a      	ldr	r2, [r3, #20]
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80051b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80051b6:	04d9      	lsls	r1, r3, #19
 80051b8:	4b63      	ldr	r3, [pc, #396]	; (8005348 <USB_HC_StartXfer+0x280>)
 80051ba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80051bc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	7a9b      	ldrb	r3, [r3, #10]
 80051c2:	075b      	lsls	r3, r3, #29
 80051c4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80051c8:	69f9      	ldr	r1, [r7, #28]
 80051ca:	0148      	lsls	r0, r1, #5
 80051cc:	6a39      	ldr	r1, [r7, #32]
 80051ce:	4401      	add	r1, r0
 80051d0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80051d4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80051d6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80051d8:	79fb      	ldrb	r3, [r7, #7]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d009      	beq.n	80051f2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	68d9      	ldr	r1, [r3, #12]
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	015a      	lsls	r2, r3, #5
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	4413      	add	r3, r2
 80051ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ee:	460a      	mov	r2, r1
 80051f0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	bf0c      	ite	eq
 8005202:	2301      	moveq	r3, #1
 8005204:	2300      	movne	r3, #0
 8005206:	b2db      	uxtb	r3, r3
 8005208:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	015a      	lsls	r2, r3, #5
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	4413      	add	r3, r2
 8005212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	0151      	lsls	r1, r2, #5
 800521c:	6a3a      	ldr	r2, [r7, #32]
 800521e:	440a      	add	r2, r1
 8005220:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005224:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005228:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	4413      	add	r3, r2
 8005232:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	7e7b      	ldrb	r3, [r7, #25]
 800523a:	075b      	lsls	r3, r3, #29
 800523c:	69f9      	ldr	r1, [r7, #28]
 800523e:	0148      	lsls	r0, r1, #5
 8005240:	6a39      	ldr	r1, [r7, #32]
 8005242:	4401      	add	r1, r0
 8005244:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005248:	4313      	orrs	r3, r2
 800524a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	4413      	add	r3, r2
 8005254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005262:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	78db      	ldrb	r3, [r3, #3]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d004      	beq.n	8005276 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005272:	613b      	str	r3, [r7, #16]
 8005274:	e003      	b.n	800527e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800527c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005284:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005292:	461a      	mov	r2, r3
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	e04e      	b.n	8005340 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	78db      	ldrb	r3, [r3, #3]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d149      	bne.n	800533e <USB_HC_StartXfer+0x276>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d045      	beq.n	800533e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	79db      	ldrb	r3, [r3, #7]
 80052b6:	2b03      	cmp	r3, #3
 80052b8:	d830      	bhi.n	800531c <USB_HC_StartXfer+0x254>
 80052ba:	a201      	add	r2, pc, #4	; (adr r2, 80052c0 <USB_HC_StartXfer+0x1f8>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052d1 	.word	0x080052d1
 80052c4:	080052f5 	.word	0x080052f5
 80052c8:	080052d1 	.word	0x080052d1
 80052cc:	080052f5 	.word	0x080052f5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	3303      	adds	r3, #3
 80052d6:	089b      	lsrs	r3, r3, #2
 80052d8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80052da:	8afa      	ldrh	r2, [r7, #22]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d91c      	bls.n	8005320 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	f043 0220 	orr.w	r2, r3, #32
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80052f2:	e015      	b.n	8005320 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	3303      	adds	r3, #3
 80052fa:	089b      	lsrs	r3, r3, #2
 80052fc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80052fe:	8afa      	ldrh	r2, [r7, #22]
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	b29b      	uxth	r3, r3
 800530a:	429a      	cmp	r2, r3
 800530c:	d90a      	bls.n	8005324 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	619a      	str	r2, [r3, #24]
        }
        break;
 800531a:	e003      	b.n	8005324 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800531c:	bf00      	nop
 800531e:	e002      	b.n	8005326 <USB_HC_StartXfer+0x25e>
        break;
 8005320:	bf00      	nop
 8005322:	e000      	b.n	8005326 <USB_HC_StartXfer+0x25e>
        break;
 8005324:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	68d9      	ldr	r1, [r3, #12]
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	785a      	ldrb	r2, [r3, #1]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	b29b      	uxth	r3, r3
 8005334:	2000      	movs	r0, #0
 8005336:	9000      	str	r0, [sp, #0]
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f7ff fb31 	bl	80049a0 <USB_WritePacket>
  }

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3728      	adds	r7, #40	; 0x28
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	1ff80000 	.word	0x1ff80000

0800534c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	b29b      	uxth	r3, r3
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800536e:	b480      	push	{r7}
 8005370:	b089      	sub	sp, #36	; 0x24
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	460b      	mov	r3, r1
 8005378:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800537e:	78fb      	ldrb	r3, [r7, #3]
 8005380:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	4413      	add	r3, r2
 800538e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	0c9b      	lsrs	r3, r3, #18
 8005396:	f003 0303 	and.w	r3, r3, #3
 800539a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	015a      	lsls	r2, r3, #5
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	4413      	add	r3, r2
 80053a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	0fdb      	lsrs	r3, r3, #31
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d104      	bne.n	80053c8 <USB_HC_Halt+0x5a>
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d101      	bne.n	80053c8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80053c4:	2300      	movs	r3, #0
 80053c6:	e0c8      	b.n	800555a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d002      	beq.n	80053d4 <USB_HC_Halt+0x66>
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d163      	bne.n	800549c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	0151      	lsls	r1, r2, #5
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	440a      	add	r2, r1
 80053ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053f2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 0320 	and.w	r3, r3, #32
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f040 80ab 	bne.w	8005558 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005406:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d133      	bne.n	8005476 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	69ba      	ldr	r2, [r7, #24]
 800541e:	0151      	lsls	r1, r2, #5
 8005420:	69fa      	ldr	r2, [r7, #28]
 8005422:	440a      	add	r2, r1
 8005424:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005428:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800542c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	4413      	add	r3, r2
 8005436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	0151      	lsls	r1, r2, #5
 8005440:	69fa      	ldr	r2, [r7, #28]
 8005442:	440a      	add	r2, r1
 8005444:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005448:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800544c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	3301      	adds	r3, #1
 8005452:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800545a:	d81d      	bhi.n	8005498 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	4413      	add	r3, r2
 8005464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800546e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005472:	d0ec      	beq.n	800544e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005474:	e070      	b.n	8005558 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	4413      	add	r3, r2
 800547e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	0151      	lsls	r1, r2, #5
 8005488:	69fa      	ldr	r2, [r7, #28]
 800548a:	440a      	add	r2, r1
 800548c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005490:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005494:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005496:	e05f      	b.n	8005558 <USB_HC_Halt+0x1ea>
            break;
 8005498:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800549a:	e05d      	b.n	8005558 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	0151      	lsls	r1, r2, #5
 80054ae:	69fa      	ldr	r2, [r7, #28]
 80054b0:	440a      	add	r2, r1
 80054b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054ba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d133      	bne.n	8005534 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	0151      	lsls	r1, r2, #5
 80054de:	69fa      	ldr	r2, [r7, #28]
 80054e0:	440a      	add	r2, r1
 80054e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	0151      	lsls	r1, r2, #5
 80054fe:	69fa      	ldr	r2, [r7, #28]
 8005500:	440a      	add	r2, r1
 8005502:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005506:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800550a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3301      	adds	r3, #1
 8005510:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005518:	d81d      	bhi.n	8005556 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	4413      	add	r3, r2
 8005522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800552c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005530:	d0ec      	beq.n	800550c <USB_HC_Halt+0x19e>
 8005532:	e011      	b.n	8005558 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	4413      	add	r3, r2
 800553c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	0151      	lsls	r1, r2, #5
 8005546:	69fa      	ldr	r2, [r7, #28]
 8005548:	440a      	add	r2, r1
 800554a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800554e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	e000      	b.n	8005558 <USB_HC_Halt+0x1ea>
          break;
 8005556:	bf00      	nop
    }
  }

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3724      	adds	r7, #36	; 0x24
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
	...

08005568 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800557c:	2301      	movs	r3, #1
 800557e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	04da      	lsls	r2, r3, #19
 8005584:	4b15      	ldr	r3, [pc, #84]	; (80055dc <USB_DoPing+0x74>)
 8005586:	4013      	ands	r3, r2
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	0151      	lsls	r1, r2, #5
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	440a      	add	r2, r1
 8005590:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005594:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005598:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	015a      	lsls	r2, r3, #5
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	4413      	add	r3, r2
 80055a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80055b0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055b8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c6:	461a      	mov	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	1ff80000 	.word	0x1ff80000

080055e0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7ff f912 	bl	800481e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80055fa:	2110      	movs	r1, #16
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7ff f96b 	bl	80048d8 <USB_FlushTxFifo>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7ff f997 	bl	8004940 <USB_FlushRxFifo>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800561c:	2300      	movs	r3, #0
 800561e:	61bb      	str	r3, [r7, #24]
 8005620:	e01f      	b.n	8005662 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	4413      	add	r3, r2
 800562a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005638:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005640:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005648:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	015a      	lsls	r2, r3, #5
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	4413      	add	r3, r2
 8005652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005656:	461a      	mov	r2, r3
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	3301      	adds	r3, #1
 8005660:	61bb      	str	r3, [r7, #24]
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	2b0f      	cmp	r3, #15
 8005666:	d9dc      	bls.n	8005622 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005668:	2300      	movs	r3, #0
 800566a:	61bb      	str	r3, [r7, #24]
 800566c:	e034      	b.n	80056d8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	4413      	add	r3, r2
 8005676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005684:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800568c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005694:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	4413      	add	r3, r2
 800569e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a2:	461a      	mov	r2, r3
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	3301      	adds	r3, #1
 80056ac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056b4:	d80c      	bhi.n	80056d0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	015a      	lsls	r2, r3, #5
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	4413      	add	r3, r2
 80056be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056cc:	d0ec      	beq.n	80056a8 <USB_StopHost+0xc8>
 80056ce:	e000      	b.n	80056d2 <USB_StopHost+0xf2>
        break;
 80056d0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	3301      	adds	r3, #1
 80056d6:	61bb      	str	r3, [r7, #24]
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	2b0f      	cmp	r3, #15
 80056dc:	d9c7      	bls.n	800566e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056e4:	461a      	mov	r2, r3
 80056e6:	f04f 33ff 	mov.w	r3, #4294967295
 80056ea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f04f 32ff 	mov.w	r2, #4294967295
 80056f2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f7ff f881 	bl	80047fc <USB_EnableGlobalInt>

  return ret;
 80056fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3720      	adds	r7, #32
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b089      	sub	sp, #36	; 0x24
 8005708:	af04      	add	r7, sp, #16
 800570a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800570c:	2301      	movs	r3, #1
 800570e:	2202      	movs	r2, #2
 8005710:	2102      	movs	r1, #2
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fc66 	bl	8005fe4 <USBH_FindInterface>
 8005718:	4603      	mov	r3, r0
 800571a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	2bff      	cmp	r3, #255	; 0xff
 8005720:	d002      	beq.n	8005728 <USBH_CDC_InterfaceInit+0x24>
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d901      	bls.n	800572c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005728:	2302      	movs	r3, #2
 800572a:	e13d      	b.n	80059a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 fc3b 	bl	8005fac <USBH_SelectInterface>
 8005736:	4603      	mov	r3, r0
 8005738:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800573a:	7bbb      	ldrb	r3, [r7, #14]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005740:	2302      	movs	r3, #2
 8005742:	e131      	b.n	80059a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800574a:	2050      	movs	r0, #80	; 0x50
 800574c:	f002 fafa 	bl	8007d44 <malloc>
 8005750:	4603      	mov	r3, r0
 8005752:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005764:	2302      	movs	r3, #2
 8005766:	e11f      	b.n	80059a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005768:	2250      	movs	r2, #80	; 0x50
 800576a:	2100      	movs	r1, #0
 800576c:	68b8      	ldr	r0, [r7, #8]
 800576e:	f002 faf9 	bl	8007d64 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005772:	7bfb      	ldrb	r3, [r7, #15]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	211a      	movs	r1, #26
 8005778:	fb01 f303 	mul.w	r3, r1, r3
 800577c:	4413      	add	r3, r2
 800577e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	b25b      	sxtb	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	da15      	bge.n	80057b6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	211a      	movs	r1, #26
 8005790:	fb01 f303 	mul.w	r3, r1, r3
 8005794:	4413      	add	r3, r2
 8005796:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800579a:	781a      	ldrb	r2, [r3, #0]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	211a      	movs	r1, #26
 80057a6:	fb01 f303 	mul.w	r3, r1, r3
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80057b0:	881a      	ldrh	r2, [r3, #0]
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	785b      	ldrb	r3, [r3, #1]
 80057ba:	4619      	mov	r1, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f001 ff2c 	bl	800761a <USBH_AllocPipe>
 80057c2:	4603      	mov	r3, r0
 80057c4:	461a      	mov	r2, r3
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	7819      	ldrb	r1, [r3, #0]
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	7858      	ldrb	r0, [r3, #1]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	8952      	ldrh	r2, [r2, #10]
 80057e2:	9202      	str	r2, [sp, #8]
 80057e4:	2203      	movs	r2, #3
 80057e6:	9201      	str	r2, [sp, #4]
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	4623      	mov	r3, r4
 80057ec:	4602      	mov	r2, r0
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f001 fee4 	bl	80075bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	2200      	movs	r2, #0
 80057fa:	4619      	mov	r1, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f002 f9f3 	bl	8007be8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005802:	2300      	movs	r3, #0
 8005804:	2200      	movs	r2, #0
 8005806:	210a      	movs	r1, #10
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 fbeb 	bl	8005fe4 <USBH_FindInterface>
 800580e:	4603      	mov	r3, r0
 8005810:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005812:	7bfb      	ldrb	r3, [r7, #15]
 8005814:	2bff      	cmp	r3, #255	; 0xff
 8005816:	d002      	beq.n	800581e <USBH_CDC_InterfaceInit+0x11a>
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d901      	bls.n	8005822 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800581e:	2302      	movs	r3, #2
 8005820:	e0c2      	b.n	80059a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005822:	7bfb      	ldrb	r3, [r7, #15]
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	211a      	movs	r1, #26
 8005828:	fb01 f303 	mul.w	r3, r1, r3
 800582c:	4413      	add	r3, r2
 800582e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	b25b      	sxtb	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	da16      	bge.n	8005868 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800583a:	7bfb      	ldrb	r3, [r7, #15]
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	211a      	movs	r1, #26
 8005840:	fb01 f303 	mul.w	r3, r1, r3
 8005844:	4413      	add	r3, r2
 8005846:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800584a:	781a      	ldrb	r2, [r3, #0]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	211a      	movs	r1, #26
 8005856:	fb01 f303 	mul.w	r3, r1, r3
 800585a:	4413      	add	r3, r2
 800585c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005860:	881a      	ldrh	r2, [r3, #0]
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	835a      	strh	r2, [r3, #26]
 8005866:	e015      	b.n	8005894 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	211a      	movs	r1, #26
 800586e:	fb01 f303 	mul.w	r3, r1, r3
 8005872:	4413      	add	r3, r2
 8005874:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005878:	781a      	ldrb	r2, [r3, #0]
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800587e:	7bfb      	ldrb	r3, [r7, #15]
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	211a      	movs	r1, #26
 8005884:	fb01 f303 	mul.w	r3, r1, r3
 8005888:	4413      	add	r3, r2
 800588a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800588e:	881a      	ldrh	r2, [r3, #0]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	211a      	movs	r1, #26
 800589a:	fb01 f303 	mul.w	r3, r1, r3
 800589e:	4413      	add	r3, r2
 80058a0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	da16      	bge.n	80058da <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	211a      	movs	r1, #26
 80058b2:	fb01 f303 	mul.w	r3, r1, r3
 80058b6:	4413      	add	r3, r2
 80058b8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80058bc:	781a      	ldrb	r2, [r3, #0]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80058c2:	7bfb      	ldrb	r3, [r7, #15]
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	211a      	movs	r1, #26
 80058c8:	fb01 f303 	mul.w	r3, r1, r3
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80058d2:	881a      	ldrh	r2, [r3, #0]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	835a      	strh	r2, [r3, #26]
 80058d8:	e015      	b.n	8005906 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80058da:	7bfb      	ldrb	r3, [r7, #15]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	211a      	movs	r1, #26
 80058e0:	fb01 f303 	mul.w	r3, r1, r3
 80058e4:	4413      	add	r3, r2
 80058e6:	f203 3356 	addw	r3, r3, #854	; 0x356
 80058ea:	781a      	ldrb	r2, [r3, #0]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	211a      	movs	r1, #26
 80058f6:	fb01 f303 	mul.w	r3, r1, r3
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005900:	881a      	ldrh	r2, [r3, #0]
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	7b9b      	ldrb	r3, [r3, #14]
 800590a:	4619      	mov	r1, r3
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f001 fe84 	bl	800761a <USBH_AllocPipe>
 8005912:	4603      	mov	r3, r0
 8005914:	461a      	mov	r2, r3
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	7bdb      	ldrb	r3, [r3, #15]
 800591e:	4619      	mov	r1, r3
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f001 fe7a 	bl	800761a <USBH_AllocPipe>
 8005926:	4603      	mov	r3, r0
 8005928:	461a      	mov	r2, r3
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	7b59      	ldrb	r1, [r3, #13]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	7b98      	ldrb	r0, [r3, #14]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005942:	68ba      	ldr	r2, [r7, #8]
 8005944:	8b12      	ldrh	r2, [r2, #24]
 8005946:	9202      	str	r2, [sp, #8]
 8005948:	2202      	movs	r2, #2
 800594a:	9201      	str	r2, [sp, #4]
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	4623      	mov	r3, r4
 8005950:	4602      	mov	r2, r0
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f001 fe32 	bl	80075bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	7b19      	ldrb	r1, [r3, #12]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	7bd8      	ldrb	r0, [r3, #15]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	8b52      	ldrh	r2, [r2, #26]
 8005970:	9202      	str	r2, [sp, #8]
 8005972:	2202      	movs	r2, #2
 8005974:	9201      	str	r2, [sp, #4]
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	4623      	mov	r3, r4
 800597a:	4602      	mov	r2, r0
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f001 fe1d 	bl	80075bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	7b5b      	ldrb	r3, [r3, #13]
 800598e:	2200      	movs	r2, #0
 8005990:	4619      	mov	r1, r3
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f002 f928 	bl	8007be8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	7b1b      	ldrb	r3, [r3, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f002 f921 	bl	8007be8 <USBH_LL_SetToggle>

  return USBH_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd90      	pop	{r4, r7, pc}

080059b0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80059be:	69db      	ldr	r3, [r3, #28]
 80059c0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00e      	beq.n	80059e8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	4619      	mov	r1, r3
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f001 fe12 	bl	80075fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	4619      	mov	r1, r3
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f001 fe3d 	bl	800765c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	7b1b      	ldrb	r3, [r3, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00e      	beq.n	8005a0e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	7b1b      	ldrb	r3, [r3, #12]
 80059f4:	4619      	mov	r1, r3
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f001 fdff 	bl	80075fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	7b1b      	ldrb	r3, [r3, #12]
 8005a00:	4619      	mov	r1, r3
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f001 fe2a 	bl	800765c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	7b5b      	ldrb	r3, [r3, #13]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00e      	beq.n	8005a34 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	7b5b      	ldrb	r3, [r3, #13]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f001 fdec 	bl	80075fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	7b5b      	ldrb	r3, [r3, #13]
 8005a26:	4619      	mov	r1, r3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f001 fe17 	bl	800765c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00b      	beq.n	8005a58 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f002 f983 	bl	8007d54 <free>
    phost->pActiveClass->pData = 0U;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a54:	2200      	movs	r2, #0
 8005a56:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	3340      	adds	r3, #64	; 0x40
 8005a78:	4619      	mov	r1, r3
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f8b1 	bl	8005be2 <GetLineCoding>
 8005a80:	4603      	mov	r3, r0
 8005a82:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005a84:	7afb      	ldrb	r3, [r7, #11]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d105      	bne.n	8005a96 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005a90:	2102      	movs	r1, #2
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8005a96:	7afb      	ldrb	r3, [r7, #11]
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005aac:	2300      	movs	r3, #0
 8005aae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d877      	bhi.n	8005bb4 <USBH_CDC_Process+0x114>
 8005ac4:	a201      	add	r2, pc, #4	; (adr r2, 8005acc <USBH_CDC_Process+0x2c>)
 8005ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aca:	bf00      	nop
 8005acc:	08005ae1 	.word	0x08005ae1
 8005ad0:	08005ae7 	.word	0x08005ae7
 8005ad4:	08005b17 	.word	0x08005b17
 8005ad8:	08005b8b 	.word	0x08005b8b
 8005adc:	08005b99 	.word	0x08005b99
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae4:	e06d      	b.n	8005bc2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aea:	4619      	mov	r1, r3
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f897 	bl	8005c20 <SetLineCoding>
 8005af2:	4603      	mov	r3, r0
 8005af4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005af6:	7bbb      	ldrb	r3, [r7, #14]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d104      	bne.n	8005b06 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005b04:	e058      	b.n	8005bb8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005b06:	7bbb      	ldrb	r3, [r7, #14]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d055      	beq.n	8005bb8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2204      	movs	r2, #4
 8005b10:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005b14:	e050      	b.n	8005bb8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	3340      	adds	r3, #64	; 0x40
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f860 	bl	8005be2 <GetLineCoding>
 8005b22:	4603      	mov	r3, r0
 8005b24:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005b26:	7bbb      	ldrb	r3, [r7, #14]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d126      	bne.n	8005b7a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b3e:	791b      	ldrb	r3, [r3, #4]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d13b      	bne.n	8005bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b4e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d133      	bne.n	8005bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b5e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d12b      	bne.n	8005bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b6c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d124      	bne.n	8005bbc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f958 	bl	8005e28 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005b78:	e020      	b.n	8005bbc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005b7a:	7bbb      	ldrb	r3, [r7, #14]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d01d      	beq.n	8005bbc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2204      	movs	r2, #4
 8005b84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005b88:	e018      	b.n	8005bbc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f867 	bl	8005c5e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f8da 	bl	8005d4a <CDC_ProcessReception>
      break;
 8005b96:	e014      	b.n	8005bc2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005b98:	2100      	movs	r1, #0
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 ffef 	bl	8006b7e <USBH_ClrFeature>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005ba4:	7bbb      	ldrb	r3, [r7, #14]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10a      	bne.n	8005bc0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005bb2:	e005      	b.n	8005bc0 <USBH_CDC_Process+0x120>

    default:
      break;
 8005bb4:	bf00      	nop
 8005bb6:	e004      	b.n	8005bc2 <USBH_CDC_Process+0x122>
      break;
 8005bb8:	bf00      	nop
 8005bba:	e002      	b.n	8005bc2 <USBH_CDC_Process+0x122>
      break;
 8005bbc:	bf00      	nop
 8005bbe:	e000      	b.n	8005bc2 <USBH_CDC_Process+0x122>
      break;
 8005bc0:	bf00      	nop

  }

  return status;
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
 8005bea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	22a1      	movs	r2, #161	; 0xa1
 8005bf0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2221      	movs	r2, #33	; 0x21
 8005bf6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2207      	movs	r2, #7
 8005c08:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f001 fa81 	bl	8007118 <USBH_CtlReq>
 8005c16:	4603      	mov	r3, r0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2221      	movs	r2, #33	; 0x21
 8005c2e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2220      	movs	r2, #32
 8005c34:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2207      	movs	r2, #7
 8005c46:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	2207      	movs	r2, #7
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f001 fa62 	bl	8007118 <USBH_CtlReq>
 8005c54:	4603      	mov	r3, r0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3708      	adds	r7, #8
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b086      	sub	sp, #24
 8005c62:	af02      	add	r7, sp, #8
 8005c64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005c70:	2300      	movs	r3, #0
 8005c72:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d002      	beq.n	8005c84 <CDC_ProcessTransmission+0x26>
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d023      	beq.n	8005cca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005c82:	e05e      	b.n	8005d42 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	8b12      	ldrh	r2, [r2, #24]
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d90b      	bls.n	8005ca8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	69d9      	ldr	r1, [r3, #28]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8b1a      	ldrh	r2, [r3, #24]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	7b5b      	ldrb	r3, [r3, #13]
 8005c9c:	2001      	movs	r0, #1
 8005c9e:	9000      	str	r0, [sp, #0]
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f001 fc48 	bl	8007536 <USBH_BulkSendData>
 8005ca6:	e00b      	b.n	8005cc0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	7b5b      	ldrb	r3, [r3, #13]
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	9000      	str	r0, [sp, #0]
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f001 fc3b 	bl	8007536 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005cc8:	e03b      	b.n	8005d42 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	7b5b      	ldrb	r3, [r3, #13]
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f001 ff5f 	bl	8007b94 <USBH_LL_GetURBState>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005cda:	7afb      	ldrb	r3, [r7, #11]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d128      	bne.n	8005d32 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	8b12      	ldrh	r2, [r2, #24]
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d90e      	bls.n	8005d0a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	8b12      	ldrh	r2, [r2, #24]
 8005cf4:	1a9a      	subs	r2, r3, r2
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	8b12      	ldrh	r2, [r2, #24]
 8005d02:	441a      	add	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	61da      	str	r2, [r3, #28]
 8005d08:	e002      	b.n	8005d10 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d004      	beq.n	8005d22 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005d20:	e00e      	b.n	8005d40 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f868 	bl	8005e00 <USBH_CDC_TransmitCallback>
      break;
 8005d30:	e006      	b.n	8005d40 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005d32:	7afb      	ldrb	r3, [r7, #11]
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d103      	bne.n	8005d40 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005d40:	bf00      	nop
  }
}
 8005d42:	bf00      	nop
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b086      	sub	sp, #24
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d002      	beq.n	8005d70 <CDC_ProcessReception+0x26>
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d00e      	beq.n	8005d8c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005d6e:	e043      	b.n	8005df8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	6a19      	ldr	r1, [r3, #32]
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	8b5a      	ldrh	r2, [r3, #26]
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	7b1b      	ldrb	r3, [r3, #12]
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f001 fbff 	bl	8007580 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	2204      	movs	r2, #4
 8005d86:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005d8a:	e035      	b.n	8005df8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	7b1b      	ldrb	r3, [r3, #12]
 8005d90:	4619      	mov	r1, r3
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f001 fefe 	bl	8007b94 <USBH_LL_GetURBState>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005d9c:	7cfb      	ldrb	r3, [r7, #19]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d129      	bne.n	8005df6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	7b1b      	ldrb	r3, [r3, #12]
 8005da6:	4619      	mov	r1, r3
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f001 fe61 	bl	8007a70 <USBH_LL_GetLastXferSize>
 8005dae:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d016      	beq.n	8005de8 <CDC_ProcessReception+0x9e>
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	8b5b      	ldrh	r3, [r3, #26]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d910      	bls.n	8005de8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	1ad2      	subs	r2, r2, r3
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	6a1a      	ldr	r2, [r3, #32]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	441a      	add	r2, r3
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2203      	movs	r2, #3
 8005de2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005de6:	e006      	b.n	8005df6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f80f 	bl	8005e14 <USBH_CDC_ReceiveCallback>
      break;
 8005df6:	bf00      	nop
  }
}
 8005df8:	bf00      	nop
 8005dfa:	3718      	adds	r7, #24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	4613      	mov	r3, r2
 8005e48:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005e50:	2302      	movs	r3, #2
 8005e52:	e029      	b.n	8005ea8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	79fa      	ldrb	r2, [r7, #7]
 8005e58:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 f81f 	bl	8005eb0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f001 fd31 	bl	8007908 <USBH_LL_Init>

  return USBH_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	e009      	b.n	8005ed6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	33e0      	adds	r3, #224	; 0xe0
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	2200      	movs	r2, #0
 8005ece:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	60fb      	str	r3, [r7, #12]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2b0f      	cmp	r3, #15
 8005eda:	d9f2      	bls.n	8005ec2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005edc:	2300      	movs	r3, #0
 8005ede:	60fb      	str	r3, [r7, #12]
 8005ee0:	e009      	b.n	8005ef6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005eec:	2200      	movs	r2, #0
 8005eee:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	60fb      	str	r3, [r7, #12]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005efc:	d3f1      	bcc.n	8005ee2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2240      	movs	r2, #64	; 0x40
 8005f22:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d016      	beq.n	8005f9a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10e      	bne.n	8005f94 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005f7c:	1c59      	adds	r1, r3, #1
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	33de      	adds	r3, #222	; 0xde
 8005f88:	6839      	ldr	r1, [r7, #0]
 8005f8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
 8005f92:	e004      	b.n	8005f9e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005f94:	2302      	movs	r3, #2
 8005f96:	73fb      	strb	r3, [r7, #15]
 8005f98:	e001      	b.n	8005f9e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3714      	adds	r7, #20
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005fc2:	78fa      	ldrb	r2, [r7, #3]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d204      	bcs.n	8005fd2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	78fa      	ldrb	r2, [r7, #3]
 8005fcc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005fd0:	e001      	b.n	8005fd6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	4608      	mov	r0, r1
 8005fee:	4611      	mov	r1, r2
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	70fb      	strb	r3, [r7, #3]
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	70bb      	strb	r3, [r7, #2]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006002:	2300      	movs	r3, #0
 8006004:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800600c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800600e:	e025      	b.n	800605c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006010:	7dfb      	ldrb	r3, [r7, #23]
 8006012:	221a      	movs	r2, #26
 8006014:	fb02 f303 	mul.w	r3, r2, r3
 8006018:	3308      	adds	r3, #8
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	4413      	add	r3, r2
 800601e:	3302      	adds	r3, #2
 8006020:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	795b      	ldrb	r3, [r3, #5]
 8006026:	78fa      	ldrb	r2, [r7, #3]
 8006028:	429a      	cmp	r2, r3
 800602a:	d002      	beq.n	8006032 <USBH_FindInterface+0x4e>
 800602c:	78fb      	ldrb	r3, [r7, #3]
 800602e:	2bff      	cmp	r3, #255	; 0xff
 8006030:	d111      	bne.n	8006056 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006036:	78ba      	ldrb	r2, [r7, #2]
 8006038:	429a      	cmp	r2, r3
 800603a:	d002      	beq.n	8006042 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800603c:	78bb      	ldrb	r3, [r7, #2]
 800603e:	2bff      	cmp	r3, #255	; 0xff
 8006040:	d109      	bne.n	8006056 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006046:	787a      	ldrb	r2, [r7, #1]
 8006048:	429a      	cmp	r2, r3
 800604a:	d002      	beq.n	8006052 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800604c:	787b      	ldrb	r3, [r7, #1]
 800604e:	2bff      	cmp	r3, #255	; 0xff
 8006050:	d101      	bne.n	8006056 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006052:	7dfb      	ldrb	r3, [r7, #23]
 8006054:	e006      	b.n	8006064 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006056:	7dfb      	ldrb	r3, [r7, #23]
 8006058:	3301      	adds	r3, #1
 800605a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800605c:	7dfb      	ldrb	r3, [r7, #23]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d9d6      	bls.n	8006010 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006062:	23ff      	movs	r3, #255	; 0xff
}
 8006064:	4618      	mov	r0, r3
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f001 fc81 	bl	8007980 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800607e:	2101      	movs	r1, #1
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f001 fd9a 	bl	8007bba <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b088      	sub	sp, #32
 8006094:	af04      	add	r7, sp, #16
 8006096:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006098:	2302      	movs	r3, #2
 800609a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800609c:	2300      	movs	r3, #0
 800609e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d102      	bne.n	80060b2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2203      	movs	r2, #3
 80060b0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b0b      	cmp	r3, #11
 80060ba:	f200 81be 	bhi.w	800643a <USBH_Process+0x3aa>
 80060be:	a201      	add	r2, pc, #4	; (adr r2, 80060c4 <USBH_Process+0x34>)
 80060c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c4:	080060f5 	.word	0x080060f5
 80060c8:	08006127 	.word	0x08006127
 80060cc:	0800618f 	.word	0x0800618f
 80060d0:	080063d5 	.word	0x080063d5
 80060d4:	0800643b 	.word	0x0800643b
 80060d8:	08006233 	.word	0x08006233
 80060dc:	0800637b 	.word	0x0800637b
 80060e0:	08006269 	.word	0x08006269
 80060e4:	08006289 	.word	0x08006289
 80060e8:	080062a9 	.word	0x080062a9
 80060ec:	080062ed 	.word	0x080062ed
 80060f0:	080063bd 	.word	0x080063bd
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f000 819e 	beq.w	800643e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006108:	20c8      	movs	r0, #200	; 0xc8
 800610a:	f001 fd9d 	bl	8007c48 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f001 fc93 	bl	8007a3a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006124:	e18b      	b.n	800643e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800612c:	2b01      	cmp	r3, #1
 800612e:	d107      	bne.n	8006140 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2202      	movs	r2, #2
 800613c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800613e:	e18d      	b.n	800645c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006146:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800614a:	d914      	bls.n	8006176 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006152:	3301      	adds	r3, #1
 8006154:	b2da      	uxtb	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006162:	2b03      	cmp	r3, #3
 8006164:	d903      	bls.n	800616e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	220d      	movs	r2, #13
 800616a:	701a      	strb	r2, [r3, #0]
      break;
 800616c:	e176      	b.n	800645c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	701a      	strb	r2, [r3, #0]
      break;
 8006174:	e172      	b.n	800645c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800617c:	f103 020a 	add.w	r2, r3, #10
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006186:	200a      	movs	r0, #10
 8006188:	f001 fd5e 	bl	8007c48 <USBH_Delay>
      break;
 800618c:	e166      	b.n	800645c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006194:	2b00      	cmp	r3, #0
 8006196:	d005      	beq.n	80061a4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800619e:	2104      	movs	r1, #4
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80061a4:	2064      	movs	r0, #100	; 0x64
 80061a6:	f001 fd4f 	bl	8007c48 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f001 fc1e 	bl	80079ec <USBH_LL_GetSpeed>
 80061b0:	4603      	mov	r3, r0
 80061b2:	461a      	mov	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2205      	movs	r2, #5
 80061be:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80061c0:	2100      	movs	r1, #0
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f001 fa29 	bl	800761a <USBH_AllocPipe>
 80061c8:	4603      	mov	r3, r0
 80061ca:	461a      	mov	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80061d0:	2180      	movs	r1, #128	; 0x80
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f001 fa21 	bl	800761a <USBH_AllocPipe>
 80061d8:	4603      	mov	r3, r0
 80061da:	461a      	mov	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7919      	ldrb	r1, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80061f4:	b292      	uxth	r2, r2
 80061f6:	9202      	str	r2, [sp, #8]
 80061f8:	2200      	movs	r2, #0
 80061fa:	9201      	str	r2, [sp, #4]
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	4603      	mov	r3, r0
 8006200:	2280      	movs	r2, #128	; 0x80
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f001 f9da 	bl	80075bc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	7959      	ldrb	r1, [r3, #5]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800621c:	b292      	uxth	r2, r2
 800621e:	9202      	str	r2, [sp, #8]
 8006220:	2200      	movs	r2, #0
 8006222:	9201      	str	r2, [sp, #4]
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	4603      	mov	r3, r0
 8006228:	2200      	movs	r2, #0
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f001 f9c6 	bl	80075bc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006230:	e114      	b.n	800645c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f918 	bl	8006468 <USBH_HandleEnum>
 8006238:	4603      	mov	r3, r0
 800623a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800623c:	7bbb      	ldrb	r3, [r7, #14]
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b00      	cmp	r3, #0
 8006242:	f040 80fe 	bne.w	8006442 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006254:	2b01      	cmp	r3, #1
 8006256:	d103      	bne.n	8006260 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2208      	movs	r2, #8
 800625c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800625e:	e0f0      	b.n	8006442 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2207      	movs	r2, #7
 8006264:	701a      	strb	r2, [r3, #0]
      break;
 8006266:	e0ec      	b.n	8006442 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80e9 	beq.w	8006446 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800627a:	2101      	movs	r1, #1
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2208      	movs	r2, #8
 8006284:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006286:	e0de      	b.n	8006446 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800628e:	b29b      	uxth	r3, r3
 8006290:	4619      	mov	r1, r3
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fc2c 	bl	8006af0 <USBH_SetCfg>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	f040 80d5 	bne.w	800644a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2209      	movs	r2, #9
 80062a4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80062a6:	e0d0      	b.n	800644a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80062ae:	f003 0320 	and.w	r3, r3, #32
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d016      	beq.n	80062e4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80062b6:	2101      	movs	r1, #1
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fc3c 	bl	8006b36 <USBH_SetFeature>
 80062be:	4603      	mov	r3, r0
 80062c0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80062c2:	7bbb      	ldrb	r3, [r7, #14]
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	220a      	movs	r2, #10
 80062ce:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80062d0:	e0bd      	b.n	800644e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80062d2:	7bbb      	ldrb	r3, [r7, #14]
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	f040 80b9 	bne.w	800644e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	220a      	movs	r2, #10
 80062e0:	701a      	strb	r2, [r3, #0]
      break;
 80062e2:	e0b4      	b.n	800644e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	220a      	movs	r2, #10
 80062e8:	701a      	strb	r2, [r3, #0]
      break;
 80062ea:	e0b0      	b.n	800644e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80ad 	beq.w	8006452 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006300:	2300      	movs	r3, #0
 8006302:	73fb      	strb	r3, [r7, #15]
 8006304:	e016      	b.n	8006334 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006306:	7bfa      	ldrb	r2, [r7, #15]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	32de      	adds	r2, #222	; 0xde
 800630c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006310:	791a      	ldrb	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006318:	429a      	cmp	r2, r3
 800631a:	d108      	bne.n	800632e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800631c:	7bfa      	ldrb	r2, [r7, #15]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	32de      	adds	r2, #222	; 0xde
 8006322:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800632c:	e005      	b.n	800633a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800632e:	7bfb      	ldrb	r3, [r7, #15]
 8006330:	3301      	adds	r3, #1
 8006332:	73fb      	strb	r3, [r7, #15]
 8006334:	7bfb      	ldrb	r3, [r7, #15]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d0e5      	beq.n	8006306 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006340:	2b00      	cmp	r3, #0
 8006342:	d016      	beq.n	8006372 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	4798      	blx	r3
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2206      	movs	r2, #6
 800635a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006362:	2103      	movs	r1, #3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006368:	e073      	b.n	8006452 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	220d      	movs	r2, #13
 800636e:	701a      	strb	r2, [r3, #0]
      break;
 8006370:	e06f      	b.n	8006452 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	220d      	movs	r2, #13
 8006376:	701a      	strb	r2, [r3, #0]
      break;
 8006378:	e06b      	b.n	8006452 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006380:	2b00      	cmp	r3, #0
 8006382:	d017      	beq.n	80063b4 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	4798      	blx	r3
 8006390:	4603      	mov	r3, r0
 8006392:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006394:	7bbb      	ldrb	r3, [r7, #14]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d103      	bne.n	80063a4 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	220b      	movs	r2, #11
 80063a0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80063a2:	e058      	b.n	8006456 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 80063a4:	7bbb      	ldrb	r3, [r7, #14]
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d154      	bne.n	8006456 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	220d      	movs	r2, #13
 80063b0:	701a      	strb	r2, [r3, #0]
      break;
 80063b2:	e050      	b.n	8006456 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	220d      	movs	r2, #13
 80063b8:	701a      	strb	r2, [r3, #0]
      break;
 80063ba:	e04c      	b.n	8006456 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d049      	beq.n	800645a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063cc:	695b      	ldr	r3, [r3, #20]
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	4798      	blx	r3
      }
      break;
 80063d2:	e042      	b.n	800645a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f7ff fd67 	bl	8005eb0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d009      	beq.n	8006400 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006406:	2b00      	cmp	r3, #0
 8006408:	d005      	beq.n	8006416 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006410:	2105      	movs	r1, #5
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b01      	cmp	r3, #1
 8006420:	d107      	bne.n	8006432 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7ff fe20 	bl	8006070 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006430:	e014      	b.n	800645c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f001 faa4 	bl	8007980 <USBH_LL_Start>
      break;
 8006438:	e010      	b.n	800645c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800643a:	bf00      	nop
 800643c:	e00e      	b.n	800645c <USBH_Process+0x3cc>
      break;
 800643e:	bf00      	nop
 8006440:	e00c      	b.n	800645c <USBH_Process+0x3cc>
      break;
 8006442:	bf00      	nop
 8006444:	e00a      	b.n	800645c <USBH_Process+0x3cc>
    break;
 8006446:	bf00      	nop
 8006448:	e008      	b.n	800645c <USBH_Process+0x3cc>
      break;
 800644a:	bf00      	nop
 800644c:	e006      	b.n	800645c <USBH_Process+0x3cc>
      break;
 800644e:	bf00      	nop
 8006450:	e004      	b.n	800645c <USBH_Process+0x3cc>
      break;
 8006452:	bf00      	nop
 8006454:	e002      	b.n	800645c <USBH_Process+0x3cc>
      break;
 8006456:	bf00      	nop
 8006458:	e000      	b.n	800645c <USBH_Process+0x3cc>
      break;
 800645a:	bf00      	nop
  }
  return USBH_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop

08006468 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b088      	sub	sp, #32
 800646c:	af04      	add	r7, sp, #16
 800646e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006470:	2301      	movs	r3, #1
 8006472:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006474:	2301      	movs	r3, #1
 8006476:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	785b      	ldrb	r3, [r3, #1]
 800647c:	2b07      	cmp	r3, #7
 800647e:	f200 81c1 	bhi.w	8006804 <USBH_HandleEnum+0x39c>
 8006482:	a201      	add	r2, pc, #4	; (adr r2, 8006488 <USBH_HandleEnum+0x20>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	080064a9 	.word	0x080064a9
 800648c:	08006567 	.word	0x08006567
 8006490:	080065d1 	.word	0x080065d1
 8006494:	0800665f 	.word	0x0800665f
 8006498:	080066c9 	.word	0x080066c9
 800649c:	08006739 	.word	0x08006739
 80064a0:	0800677f 	.word	0x0800677f
 80064a4:	080067c5 	.word	0x080067c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80064a8:	2108      	movs	r1, #8
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fa50 	bl	8006950 <USBH_Get_DevDesc>
 80064b0:	4603      	mov	r3, r0
 80064b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064b4:	7bbb      	ldrb	r3, [r7, #14]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d130      	bne.n	800651c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	7919      	ldrb	r1, [r3, #4]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80064de:	b292      	uxth	r2, r2
 80064e0:	9202      	str	r2, [sp, #8]
 80064e2:	2200      	movs	r2, #0
 80064e4:	9201      	str	r2, [sp, #4]
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	4603      	mov	r3, r0
 80064ea:	2280      	movs	r2, #128	; 0x80
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f001 f865 	bl	80075bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7959      	ldrb	r1, [r3, #5]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006506:	b292      	uxth	r2, r2
 8006508:	9202      	str	r2, [sp, #8]
 800650a:	2200      	movs	r2, #0
 800650c:	9201      	str	r2, [sp, #4]
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	4603      	mov	r3, r0
 8006512:	2200      	movs	r2, #0
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f001 f851 	bl	80075bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800651a:	e175      	b.n	8006808 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800651c:	7bbb      	ldrb	r3, [r7, #14]
 800651e:	2b03      	cmp	r3, #3
 8006520:	f040 8172 	bne.w	8006808 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800652a:	3301      	adds	r3, #1
 800652c:	b2da      	uxtb	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800653a:	2b03      	cmp	r3, #3
 800653c:	d903      	bls.n	8006546 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	220d      	movs	r2, #13
 8006542:	701a      	strb	r2, [r3, #0]
      break;
 8006544:	e160      	b.n	8006808 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	795b      	ldrb	r3, [r3, #5]
 800654a:	4619      	mov	r1, r3
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f001 f885 	bl	800765c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	791b      	ldrb	r3, [r3, #4]
 8006556:	4619      	mov	r1, r3
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f001 f87f 	bl	800765c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	701a      	strb	r2, [r3, #0]
      break;
 8006564:	e150      	b.n	8006808 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006566:	2112      	movs	r1, #18
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f9f1 	bl	8006950 <USBH_Get_DevDesc>
 800656e:	4603      	mov	r3, r0
 8006570:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006572:	7bbb      	ldrb	r3, [r7, #14]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d103      	bne.n	8006580 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800657e:	e145      	b.n	800680c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006580:	7bbb      	ldrb	r3, [r7, #14]
 8006582:	2b03      	cmp	r3, #3
 8006584:	f040 8142 	bne.w	800680c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800658e:	3301      	adds	r3, #1
 8006590:	b2da      	uxtb	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800659e:	2b03      	cmp	r3, #3
 80065a0:	d903      	bls.n	80065aa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	220d      	movs	r2, #13
 80065a6:	701a      	strb	r2, [r3, #0]
      break;
 80065a8:	e130      	b.n	800680c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	795b      	ldrb	r3, [r3, #5]
 80065ae:	4619      	mov	r1, r3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f001 f853 	bl	800765c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	791b      	ldrb	r3, [r3, #4]
 80065ba:	4619      	mov	r1, r3
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f001 f84d 	bl	800765c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	701a      	strb	r2, [r3, #0]
      break;
 80065ce:	e11d      	b.n	800680c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80065d0:	2101      	movs	r1, #1
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fa68 	bl	8006aa8 <USBH_SetAddress>
 80065d8:	4603      	mov	r3, r0
 80065da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80065dc:	7bbb      	ldrb	r3, [r7, #14]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d132      	bne.n	8006648 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80065e2:	2002      	movs	r0, #2
 80065e4:	f001 fb30 	bl	8007c48 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2203      	movs	r2, #3
 80065f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	7919      	ldrb	r1, [r3, #4]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800660a:	b292      	uxth	r2, r2
 800660c:	9202      	str	r2, [sp, #8]
 800660e:	2200      	movs	r2, #0
 8006610:	9201      	str	r2, [sp, #4]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	4603      	mov	r3, r0
 8006616:	2280      	movs	r2, #128	; 0x80
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 ffcf 	bl	80075bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	7959      	ldrb	r1, [r3, #5]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006632:	b292      	uxth	r2, r2
 8006634:	9202      	str	r2, [sp, #8]
 8006636:	2200      	movs	r2, #0
 8006638:	9201      	str	r2, [sp, #4]
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	4603      	mov	r3, r0
 800663e:	2200      	movs	r2, #0
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 ffbb 	bl	80075bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006646:	e0e3      	b.n	8006810 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006648:	7bbb      	ldrb	r3, [r7, #14]
 800664a:	2b03      	cmp	r3, #3
 800664c:	f040 80e0 	bne.w	8006810 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	220d      	movs	r2, #13
 8006654:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	705a      	strb	r2, [r3, #1]
      break;
 800665c:	e0d8      	b.n	8006810 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800665e:	2109      	movs	r1, #9
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f99d 	bl	80069a0 <USBH_Get_CfgDesc>
 8006666:	4603      	mov	r3, r0
 8006668:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800666a:	7bbb      	ldrb	r3, [r7, #14]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d103      	bne.n	8006678 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2204      	movs	r2, #4
 8006674:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006676:	e0cd      	b.n	8006814 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006678:	7bbb      	ldrb	r3, [r7, #14]
 800667a:	2b03      	cmp	r3, #3
 800667c:	f040 80ca 	bne.w	8006814 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006686:	3301      	adds	r3, #1
 8006688:	b2da      	uxtb	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006696:	2b03      	cmp	r3, #3
 8006698:	d903      	bls.n	80066a2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	220d      	movs	r2, #13
 800669e:	701a      	strb	r2, [r3, #0]
      break;
 80066a0:	e0b8      	b.n	8006814 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	795b      	ldrb	r3, [r3, #5]
 80066a6:	4619      	mov	r1, r3
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 ffd7 	bl	800765c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	791b      	ldrb	r3, [r3, #4]
 80066b2:	4619      	mov	r1, r3
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 ffd1 	bl	800765c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	701a      	strb	r2, [r3, #0]
      break;
 80066c6:	e0a5      	b.n	8006814 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80066ce:	4619      	mov	r1, r3
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 f965 	bl	80069a0 <USBH_Get_CfgDesc>
 80066d6:	4603      	mov	r3, r0
 80066d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80066da:	7bbb      	ldrb	r3, [r7, #14]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d103      	bne.n	80066e8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2205      	movs	r2, #5
 80066e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80066e6:	e097      	b.n	8006818 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066e8:	7bbb      	ldrb	r3, [r7, #14]
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	f040 8094 	bne.w	8006818 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80066f6:	3301      	adds	r3, #1
 80066f8:	b2da      	uxtb	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006706:	2b03      	cmp	r3, #3
 8006708:	d903      	bls.n	8006712 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	220d      	movs	r2, #13
 800670e:	701a      	strb	r2, [r3, #0]
      break;
 8006710:	e082      	b.n	8006818 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	795b      	ldrb	r3, [r3, #5]
 8006716:	4619      	mov	r1, r3
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 ff9f 	bl	800765c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	791b      	ldrb	r3, [r3, #4]
 8006722:	4619      	mov	r1, r3
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 ff99 	bl	800765c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	701a      	strb	r2, [r3, #0]
      break;
 8006736:	e06f      	b.n	8006818 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800673e:	2b00      	cmp	r3, #0
 8006740:	d019      	beq.n	8006776 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800674e:	23ff      	movs	r3, #255	; 0xff
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f949 	bl	80069e8 <USBH_Get_StringDesc>
 8006756:	4603      	mov	r3, r0
 8006758:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800675a:	7bbb      	ldrb	r3, [r7, #14]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d103      	bne.n	8006768 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2206      	movs	r2, #6
 8006764:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006766:	e059      	b.n	800681c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006768:	7bbb      	ldrb	r3, [r7, #14]
 800676a:	2b03      	cmp	r3, #3
 800676c:	d156      	bne.n	800681c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2206      	movs	r2, #6
 8006772:	705a      	strb	r2, [r3, #1]
      break;
 8006774:	e052      	b.n	800681c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2206      	movs	r2, #6
 800677a:	705a      	strb	r2, [r3, #1]
      break;
 800677c:	e04e      	b.n	800681c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006784:	2b00      	cmp	r3, #0
 8006786:	d019      	beq.n	80067bc <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006794:	23ff      	movs	r3, #255	; 0xff
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f926 	bl	80069e8 <USBH_Get_StringDesc>
 800679c:	4603      	mov	r3, r0
 800679e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80067a0:	7bbb      	ldrb	r3, [r7, #14]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d103      	bne.n	80067ae <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2207      	movs	r2, #7
 80067aa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80067ac:	e038      	b.n	8006820 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80067ae:	7bbb      	ldrb	r3, [r7, #14]
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d135      	bne.n	8006820 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2207      	movs	r2, #7
 80067b8:	705a      	strb	r2, [r3, #1]
      break;
 80067ba:	e031      	b.n	8006820 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2207      	movs	r2, #7
 80067c0:	705a      	strb	r2, [r3, #1]
      break;
 80067c2:	e02d      	b.n	8006820 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d017      	beq.n	80067fe <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80067da:	23ff      	movs	r3, #255	; 0xff
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 f903 	bl	80069e8 <USBH_Get_StringDesc>
 80067e2:	4603      	mov	r3, r0
 80067e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80067e6:	7bbb      	ldrb	r3, [r7, #14]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d102      	bne.n	80067f2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80067f0:	e018      	b.n	8006824 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80067f2:	7bbb      	ldrb	r3, [r7, #14]
 80067f4:	2b03      	cmp	r3, #3
 80067f6:	d115      	bne.n	8006824 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80067f8:	2300      	movs	r3, #0
 80067fa:	73fb      	strb	r3, [r7, #15]
      break;
 80067fc:	e012      	b.n	8006824 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80067fe:	2300      	movs	r3, #0
 8006800:	73fb      	strb	r3, [r7, #15]
      break;
 8006802:	e00f      	b.n	8006824 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006804:	bf00      	nop
 8006806:	e00e      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006808:	bf00      	nop
 800680a:	e00c      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 800680c:	bf00      	nop
 800680e:	e00a      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006810:	bf00      	nop
 8006812:	e008      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006814:	bf00      	nop
 8006816:	e006      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006818:	bf00      	nop
 800681a:	e004      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 800681c:	bf00      	nop
 800681e:	e002      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006820:	bf00      	nop
 8006822:	e000      	b.n	8006826 <USBH_HandleEnum+0x3be>
      break;
 8006824:	bf00      	nop
  }
  return Status;
 8006826:	7bfb      	ldrb	r3, [r7, #15]
}
 8006828:	4618      	mov	r0, r3
 800682a:	3710      	adds	r7, #16
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006842:	bf00      	nop
 8006844:	370c      	adds	r7, #12
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b082      	sub	sp, #8
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f804 	bl	8006872 <USBH_HandleSof>
}
 800686a:	bf00      	nop
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b082      	sub	sp, #8
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b0b      	cmp	r3, #11
 8006882:	d10a      	bne.n	800689a <USBH_HandleSof+0x28>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800688a:	2b00      	cmp	r3, #0
 800688c:	d005      	beq.n	800689a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	4798      	blx	r3
  }
}
 800689a:	bf00      	nop
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b083      	sub	sp, #12
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80068b2:	bf00      	nop
}
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80068ce:	bf00      	nop
}
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f001 f844 	bl	80079b6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	791b      	ldrb	r3, [r3, #4]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 fe91 	bl	800765c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	795b      	ldrb	r3, [r3, #5]
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 fe8b 	bl	800765c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af02      	add	r7, sp, #8
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	460b      	mov	r3, r1
 800695a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006962:	78fb      	ldrb	r3, [r7, #3]
 8006964:	b29b      	uxth	r3, r3
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	4613      	mov	r3, r2
 800696a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800696e:	2100      	movs	r1, #0
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f864 	bl	8006a3e <USBH_GetDescriptor>
 8006976:	4603      	mov	r3, r0
 8006978:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800697a:	7bfb      	ldrb	r3, [r7, #15]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10a      	bne.n	8006996 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800698c:	78fa      	ldrb	r2, [r7, #3]
 800698e:	b292      	uxth	r2, r2
 8006990:	4619      	mov	r1, r3
 8006992:	f000 f918 	bl	8006bc6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006996:	7bfb      	ldrb	r3, [r7, #15]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	460b      	mov	r3, r1
 80069aa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	331c      	adds	r3, #28
 80069b0:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80069b2:	887b      	ldrh	r3, [r7, #2]
 80069b4:	9300      	str	r3, [sp, #0]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069bc:	2100      	movs	r1, #0
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f83d 	bl	8006a3e <USBH_GetDescriptor>
 80069c4:	4603      	mov	r3, r0
 80069c6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d107      	bne.n	80069de <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80069ce:	887b      	ldrh	r3, [r7, #2]
 80069d0:	461a      	mov	r2, r3
 80069d2:	68b9      	ldr	r1, [r7, #8]
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f987 	bl	8006ce8 <USBH_ParseCfgDesc>
 80069da:	4603      	mov	r3, r0
 80069dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069de:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b088      	sub	sp, #32
 80069ec:	af02      	add	r7, sp, #8
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	607a      	str	r2, [r7, #4]
 80069f2:	461a      	mov	r2, r3
 80069f4:	460b      	mov	r3, r1
 80069f6:	72fb      	strb	r3, [r7, #11]
 80069f8:	4613      	mov	r3, r2
 80069fa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80069fc:	7afb      	ldrb	r3, [r7, #11]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006a04:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006a0c:	893b      	ldrh	r3, [r7, #8]
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	460b      	mov	r3, r1
 8006a12:	2100      	movs	r1, #0
 8006a14:	68f8      	ldr	r0, [r7, #12]
 8006a16:	f000 f812 	bl	8006a3e <USBH_GetDescriptor>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006a1e:	7dfb      	ldrb	r3, [r7, #23]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d107      	bne.n	8006a34 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006a2a:	893a      	ldrh	r2, [r7, #8]
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 fb24 	bl	800707c <USBH_ParseStringDesc>
  }

  return status;
 8006a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b084      	sub	sp, #16
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	60f8      	str	r0, [r7, #12]
 8006a46:	607b      	str	r3, [r7, #4]
 8006a48:	460b      	mov	r3, r1
 8006a4a:	72fb      	strb	r3, [r7, #11]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	789b      	ldrb	r3, [r3, #2]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d11c      	bne.n	8006a92 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006a58:	7afb      	ldrb	r3, [r7, #11]
 8006a5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2206      	movs	r2, #6
 8006a68:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	893a      	ldrh	r2, [r7, #8]
 8006a6e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006a70:	893b      	ldrh	r3, [r7, #8]
 8006a72:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006a76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a7a:	d104      	bne.n	8006a86 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f240 4209 	movw	r2, #1033	; 0x409
 8006a82:	829a      	strh	r2, [r3, #20]
 8006a84:	e002      	b.n	8006a8c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8b3a      	ldrh	r2, [r7, #24]
 8006a90:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006a92:	8b3b      	ldrh	r3, [r7, #24]
 8006a94:	461a      	mov	r2, r3
 8006a96:	6879      	ldr	r1, [r7, #4]
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f000 fb3d 	bl	8007118 <USBH_CtlReq>
 8006a9e:	4603      	mov	r3, r0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	789b      	ldrb	r3, [r3, #2]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d10f      	bne.n	8006adc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2205      	movs	r2, #5
 8006ac6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006ac8:	78fb      	ldrb	r3, [r7, #3]
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006adc:	2200      	movs	r2, #0
 8006ade:	2100      	movs	r1, #0
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fb19 	bl	8007118 <USBH_CtlReq>
 8006ae6:	4603      	mov	r3, r0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	460b      	mov	r3, r1
 8006afa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	789b      	ldrb	r3, [r3, #2]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d10e      	bne.n	8006b22 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2209      	movs	r2, #9
 8006b0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	887a      	ldrh	r2, [r7, #2]
 8006b14:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006b22:	2200      	movs	r2, #0
 8006b24:	2100      	movs	r1, #0
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 faf6 	bl	8007118 <USBH_CtlReq>
 8006b2c:	4603      	mov	r3, r0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b082      	sub	sp, #8
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
 8006b3e:	460b      	mov	r3, r1
 8006b40:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	789b      	ldrb	r3, [r3, #2]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d10f      	bne.n	8006b6a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2203      	movs	r2, #3
 8006b54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	b29a      	uxth	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fad2 	bl	8007118 <USBH_CtlReq>
 8006b74:	4603      	mov	r3, r0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b082      	sub	sp, #8
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
 8006b86:	460b      	mov	r3, r1
 8006b88:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	789b      	ldrb	r3, [r3, #2]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d10f      	bne.n	8006bb2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2202      	movs	r2, #2
 8006b96:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006ba4:	78fb      	ldrb	r3, [r7, #3]
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 faae 	bl	8007118 <USBH_CtlReq>
 8006bbc:	4603      	mov	r3, r0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3708      	adds	r7, #8
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b085      	sub	sp, #20
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	781a      	ldrb	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	785a      	ldrb	r2, [r3, #1]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	3302      	adds	r3, #2
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	3303      	adds	r3, #3
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	021b      	lsls	r3, r3, #8
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	791a      	ldrb	r2, [r3, #4]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	795a      	ldrb	r2, [r3, #5]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	799a      	ldrb	r2, [r3, #6]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	79da      	ldrb	r2, [r3, #7]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	79db      	ldrb	r3, [r3, #7]
 8006c24:	2b20      	cmp	r3, #32
 8006c26:	dc11      	bgt.n	8006c4c <USBH_ParseDevDesc+0x86>
 8006c28:	2b08      	cmp	r3, #8
 8006c2a:	db16      	blt.n	8006c5a <USBH_ParseDevDesc+0x94>
 8006c2c:	3b08      	subs	r3, #8
 8006c2e:	2201      	movs	r2, #1
 8006c30:	fa02 f303 	lsl.w	r3, r2, r3
 8006c34:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8006c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	bf14      	ite	ne
 8006c40:	2301      	movne	r3, #1
 8006c42:	2300      	moveq	r3, #0
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d102      	bne.n	8006c50 <USBH_ParseDevDesc+0x8a>
 8006c4a:	e006      	b.n	8006c5a <USBH_ParseDevDesc+0x94>
 8006c4c:	2b40      	cmp	r3, #64	; 0x40
 8006c4e:	d104      	bne.n	8006c5a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	79da      	ldrb	r2, [r3, #7]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	71da      	strb	r2, [r3, #7]
      break;
 8006c58:	e003      	b.n	8006c62 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2240      	movs	r2, #64	; 0x40
 8006c5e:	71da      	strb	r2, [r3, #7]
      break;
 8006c60:	bf00      	nop
  }

  if (length > 8U)
 8006c62:	88fb      	ldrh	r3, [r7, #6]
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d939      	bls.n	8006cdc <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	3308      	adds	r3, #8
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	3309      	adds	r3, #9
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	330a      	adds	r3, #10
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	330b      	adds	r3, #11
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	021b      	lsls	r3, r3, #8
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	330d      	adds	r3, #13
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	021b      	lsls	r3, r3, #8
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	7b9a      	ldrb	r2, [r3, #14]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	7bda      	ldrb	r2, [r3, #15]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	7c1a      	ldrb	r2, [r3, #16]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	7c5a      	ldrb	r2, [r3, #17]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	745a      	strb	r2, [r3, #17]
  }
}
 8006cdc:	bf00      	nop
 8006cde:	3714      	adds	r7, #20
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b08c      	sub	sp, #48	; 0x30
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006cfc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	781a      	ldrb	r2, [r3, #0]
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	785a      	ldrb	r2, [r3, #1]
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	3302      	adds	r3, #2
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	3303      	adds	r3, #3
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	021b      	lsls	r3, r3, #8
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d44:	bf28      	it	cs
 8006d46:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	791a      	ldrb	r2, [r3, #4]
 8006d54:	6a3b      	ldr	r3, [r7, #32]
 8006d56:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	795a      	ldrb	r2, [r3, #5]
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	799a      	ldrb	r2, [r3, #6]
 8006d64:	6a3b      	ldr	r3, [r7, #32]
 8006d66:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	79da      	ldrb	r2, [r3, #7]
 8006d6c:	6a3b      	ldr	r3, [r7, #32]
 8006d6e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	7a1a      	ldrb	r2, [r3, #8]
 8006d74:	6a3b      	ldr	r3, [r7, #32]
 8006d76:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b09      	cmp	r3, #9
 8006d7e:	d002      	beq.n	8006d86 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006d80:	6a3b      	ldr	r3, [r7, #32]
 8006d82:	2209      	movs	r2, #9
 8006d84:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	2b09      	cmp	r3, #9
 8006d8a:	f240 809d 	bls.w	8006ec8 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8006d8e:	2309      	movs	r3, #9
 8006d90:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006d96:	e081      	b.n	8006e9c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006d98:	f107 0316 	add.w	r3, r7, #22
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006da0:	f000 f99f 	bl	80070e2 <USBH_GetNextDesc>
 8006da4:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8006da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da8:	785b      	ldrb	r3, [r3, #1]
 8006daa:	2b04      	cmp	r3, #4
 8006dac:	d176      	bne.n	8006e9c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	2b09      	cmp	r3, #9
 8006db4:	d002      	beq.n	8006dbc <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8006db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db8:	2209      	movs	r2, #9
 8006dba:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006dc0:	221a      	movs	r2, #26
 8006dc2:	fb02 f303 	mul.w	r3, r2, r3
 8006dc6:	3308      	adds	r3, #8
 8006dc8:	6a3a      	ldr	r2, [r7, #32]
 8006dca:	4413      	add	r3, r2
 8006dcc:	3302      	adds	r3, #2
 8006dce:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006dd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dd2:	69f8      	ldr	r0, [r7, #28]
 8006dd4:	f000 f87e 	bl	8006ed4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006dde:	2300      	movs	r3, #0
 8006de0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006de2:	e043      	b.n	8006e6c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006de4:	f107 0316 	add.w	r3, r7, #22
 8006de8:	4619      	mov	r1, r3
 8006dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dec:	f000 f979 	bl	80070e2 <USBH_GetNextDesc>
 8006df0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df4:	785b      	ldrb	r3, [r3, #1]
 8006df6:	2b05      	cmp	r3, #5
 8006df8:	d138      	bne.n	8006e6c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	795b      	ldrb	r3, [r3, #5]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d10f      	bne.n	8006e22 <USBH_ParseCfgDesc+0x13a>
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	799b      	ldrb	r3, [r3, #6]
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d10b      	bne.n	8006e22 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	79db      	ldrb	r3, [r3, #7]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10f      	bne.n	8006e32 <USBH_ParseCfgDesc+0x14a>
 8006e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	2b09      	cmp	r3, #9
 8006e18:	d00b      	beq.n	8006e32 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8006e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1c:	2209      	movs	r2, #9
 8006e1e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006e20:	e007      	b.n	8006e32 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8006e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	2b07      	cmp	r3, #7
 8006e28:	d004      	beq.n	8006e34 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e2c:	2207      	movs	r2, #7
 8006e2e:	701a      	strb	r2, [r3, #0]
 8006e30:	e000      	b.n	8006e34 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006e32:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006e34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e38:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006e3c:	3201      	adds	r2, #1
 8006e3e:	00d2      	lsls	r2, r2, #3
 8006e40:	211a      	movs	r1, #26
 8006e42:	fb01 f303 	mul.w	r3, r1, r3
 8006e46:	4413      	add	r3, r2
 8006e48:	3308      	adds	r3, #8
 8006e4a:	6a3a      	ldr	r2, [r7, #32]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	3304      	adds	r3, #4
 8006e50:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e54:	69b9      	ldr	r1, [r7, #24]
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f000 f86b 	bl	8006f32 <USBH_ParseEPDesc>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8006e62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006e66:	3301      	adds	r3, #1
 8006e68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	791b      	ldrb	r3, [r3, #4]
 8006e70:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d204      	bcs.n	8006e82 <USBH_ParseCfgDesc+0x19a>
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	885a      	ldrh	r2, [r3, #2]
 8006e7c:	8afb      	ldrh	r3, [r7, #22]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d8b0      	bhi.n	8006de4 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	791b      	ldrb	r3, [r3, #4]
 8006e86:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d201      	bcs.n	8006e92 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e01c      	b.n	8006ecc <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8006e92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e96:	3301      	adds	r3, #1
 8006e98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d805      	bhi.n	8006eb0 <USBH_ParseCfgDesc+0x1c8>
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	885a      	ldrh	r2, [r3, #2]
 8006ea8:	8afb      	ldrh	r3, [r7, #22]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	f63f af74 	bhi.w	8006d98 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006eb0:	6a3b      	ldr	r3, [r7, #32]
 8006eb2:	791b      	ldrb	r3, [r3, #4]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	bf28      	it	cs
 8006eb8:	2302      	movcs	r3, #2
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d201      	bcs.n	8006ec8 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e001      	b.n	8006ecc <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8006ec8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3730      	adds	r7, #48	; 0x30
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	781a      	ldrb	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	785a      	ldrb	r2, [r3, #1]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	789a      	ldrb	r2, [r3, #2]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	78da      	ldrb	r2, [r3, #3]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	791a      	ldrb	r2, [r3, #4]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	795a      	ldrb	r2, [r3, #5]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	799a      	ldrb	r2, [r3, #6]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	79da      	ldrb	r2, [r3, #7]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	7a1a      	ldrb	r2, [r3, #8]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	721a      	strb	r2, [r3, #8]
}
 8006f26:	bf00      	nop
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b087      	sub	sp, #28
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	781a      	ldrb	r2, [r3, #0]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	785a      	ldrb	r2, [r3, #1]
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	789a      	ldrb	r2, [r3, #2]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	78da      	ldrb	r2, [r3, #3]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	3304      	adds	r3, #4
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	3305      	adds	r3, #5
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	021b      	lsls	r3, r3, #8
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	4313      	orrs	r3, r2
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	799a      	ldrb	r2, [r3, #6]
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	889b      	ldrh	r3, [r3, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d102      	bne.n	8006f94 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	75fb      	strb	r3, [r7, #23]
 8006f92:	e033      	b.n	8006ffc <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	889b      	ldrh	r3, [r3, #4]
 8006f98:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006f9c:	f023 0307 	bic.w	r3, r3, #7
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	889b      	ldrh	r3, [r3, #4]
 8006faa:	b21a      	sxth	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3304      	adds	r3, #4
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	b299      	uxth	r1, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3305      	adds	r3, #5
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	021b      	lsls	r3, r3, #8
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	430b      	orrs	r3, r1
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d110      	bne.n	8006fee <USBH_ParseEPDesc+0xbc>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	3304      	adds	r3, #4
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	b299      	uxth	r1, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	3305      	adds	r3, #5
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	021b      	lsls	r3, r3, #8
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	430b      	orrs	r3, r1
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	b21b      	sxth	r3, r3
 8006fe6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fea:	b21b      	sxth	r3, r3
 8006fec:	e001      	b.n	8006ff2 <USBH_ParseEPDesc+0xc0>
 8006fee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	b21b      	sxth	r3, r3
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007002:	2b00      	cmp	r3, #0
 8007004:	d116      	bne.n	8007034 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	78db      	ldrb	r3, [r3, #3]
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	2b01      	cmp	r3, #1
 8007010:	d005      	beq.n	800701e <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	78db      	ldrb	r3, [r3, #3]
 8007016:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800701a:	2b03      	cmp	r3, #3
 800701c:	d127      	bne.n	800706e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	799b      	ldrb	r3, [r3, #6]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <USBH_ParseEPDesc+0xfc>
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	799b      	ldrb	r3, [r3, #6]
 800702a:	2b10      	cmp	r3, #16
 800702c:	d91f      	bls.n	800706e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800702e:	2303      	movs	r3, #3
 8007030:	75fb      	strb	r3, [r7, #23]
 8007032:	e01c      	b.n	800706e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	78db      	ldrb	r3, [r3, #3]
 8007038:	f003 0303 	and.w	r3, r3, #3
 800703c:	2b01      	cmp	r3, #1
 800703e:	d10a      	bne.n	8007056 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	799b      	ldrb	r3, [r3, #6]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d003      	beq.n	8007050 <USBH_ParseEPDesc+0x11e>
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	799b      	ldrb	r3, [r3, #6]
 800704c:	2b10      	cmp	r3, #16
 800704e:	d90e      	bls.n	800706e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007050:	2303      	movs	r3, #3
 8007052:	75fb      	strb	r3, [r7, #23]
 8007054:	e00b      	b.n	800706e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	78db      	ldrb	r3, [r3, #3]
 800705a:	f003 0303 	and.w	r3, r3, #3
 800705e:	2b03      	cmp	r3, #3
 8007060:	d105      	bne.n	800706e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	799b      	ldrb	r3, [r3, #6]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800706a:	2303      	movs	r3, #3
 800706c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800706e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007070:	4618      	mov	r0, r3
 8007072:	371c      	adds	r7, #28
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800707c:	b480      	push	{r7}
 800707e:	b087      	sub	sp, #28
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	4613      	mov	r3, r2
 8007088:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	3301      	adds	r3, #1
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	2b03      	cmp	r3, #3
 8007092:	d120      	bne.n	80070d6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	1e9a      	subs	r2, r3, #2
 800709a:	88fb      	ldrh	r3, [r7, #6]
 800709c:	4293      	cmp	r3, r2
 800709e:	bf28      	it	cs
 80070a0:	4613      	movcs	r3, r2
 80070a2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	3302      	adds	r3, #2
 80070a8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80070aa:	2300      	movs	r3, #0
 80070ac:	82fb      	strh	r3, [r7, #22]
 80070ae:	e00b      	b.n	80070c8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80070b0:	8afb      	ldrh	r3, [r7, #22]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	4413      	add	r3, r2
 80070b6:	781a      	ldrb	r2, [r3, #0]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	701a      	strb	r2, [r3, #0]
      pdest++;
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	3301      	adds	r3, #1
 80070c0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80070c2:	8afb      	ldrh	r3, [r7, #22]
 80070c4:	3302      	adds	r3, #2
 80070c6:	82fb      	strh	r3, [r7, #22]
 80070c8:	8afa      	ldrh	r2, [r7, #22]
 80070ca:	8abb      	ldrh	r3, [r7, #20]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d3ef      	bcc.n	80070b0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	2200      	movs	r2, #0
 80070d4:	701a      	strb	r2, [r3, #0]
  }
}
 80070d6:	bf00      	nop
 80070d8:	371c      	adds	r7, #28
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr

080070e2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b085      	sub	sp, #20
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	881a      	ldrh	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	4413      	add	r3, r2
 80070f8:	b29a      	uxth	r2, r3
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4413      	add	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800710a:	68fb      	ldr	r3, [r7, #12]
}
 800710c:	4618      	mov	r0, r3
 800710e:	3714      	adds	r7, #20
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	4613      	mov	r3, r2
 8007124:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007126:	2301      	movs	r3, #1
 8007128:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	789b      	ldrb	r3, [r3, #2]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d002      	beq.n	8007138 <USBH_CtlReq+0x20>
 8007132:	2b02      	cmp	r3, #2
 8007134:	d00f      	beq.n	8007156 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007136:	e027      	b.n	8007188 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	88fa      	ldrh	r2, [r7, #6]
 8007142:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2201      	movs	r2, #1
 8007148:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2202      	movs	r2, #2
 800714e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007150:	2301      	movs	r3, #1
 8007152:	75fb      	strb	r3, [r7, #23]
      break;
 8007154:	e018      	b.n	8007188 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 f81c 	bl	8007194 <USBH_HandleControl>
 800715c:	4603      	mov	r3, r0
 800715e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007160:	7dfb      	ldrb	r3, [r7, #23]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <USBH_CtlReq+0x54>
 8007166:	7dfb      	ldrb	r3, [r7, #23]
 8007168:	2b03      	cmp	r3, #3
 800716a:	d106      	bne.n	800717a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2201      	movs	r2, #1
 8007170:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	761a      	strb	r2, [r3, #24]
      break;
 8007178:	e005      	b.n	8007186 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800717a:	7dfb      	ldrb	r3, [r7, #23]
 800717c:	2b02      	cmp	r3, #2
 800717e:	d102      	bne.n	8007186 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2201      	movs	r2, #1
 8007184:	709a      	strb	r2, [r3, #2]
      break;
 8007186:	bf00      	nop
  }
  return status;
 8007188:	7dfb      	ldrb	r3, [r7, #23]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af02      	add	r7, sp, #8
 800719a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800719c:	2301      	movs	r3, #1
 800719e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80071a0:	2300      	movs	r3, #0
 80071a2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	7e1b      	ldrb	r3, [r3, #24]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	2b0a      	cmp	r3, #10
 80071ac:	f200 8156 	bhi.w	800745c <USBH_HandleControl+0x2c8>
 80071b0:	a201      	add	r2, pc, #4	; (adr r2, 80071b8 <USBH_HandleControl+0x24>)
 80071b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b6:	bf00      	nop
 80071b8:	080071e5 	.word	0x080071e5
 80071bc:	080071ff 	.word	0x080071ff
 80071c0:	08007269 	.word	0x08007269
 80071c4:	0800728f 	.word	0x0800728f
 80071c8:	080072c7 	.word	0x080072c7
 80071cc:	080072f1 	.word	0x080072f1
 80071d0:	08007343 	.word	0x08007343
 80071d4:	08007365 	.word	0x08007365
 80071d8:	080073a1 	.word	0x080073a1
 80071dc:	080073c7 	.word	0x080073c7
 80071e0:	08007405 	.word	0x08007405
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f103 0110 	add.w	r1, r3, #16
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	795b      	ldrb	r3, [r3, #5]
 80071ee:	461a      	mov	r2, r3
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f943 	bl	800747c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2202      	movs	r2, #2
 80071fa:	761a      	strb	r2, [r3, #24]
      break;
 80071fc:	e139      	b.n	8007472 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	795b      	ldrb	r3, [r3, #5]
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fcc5 	bl	8007b94 <USBH_LL_GetURBState>
 800720a:	4603      	mov	r3, r0
 800720c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800720e:	7bbb      	ldrb	r3, [r7, #14]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d11e      	bne.n	8007252 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	7c1b      	ldrb	r3, [r3, #16]
 8007218:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800721c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8adb      	ldrh	r3, [r3, #22]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00a      	beq.n	800723c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007226:	7b7b      	ldrb	r3, [r7, #13]
 8007228:	2b80      	cmp	r3, #128	; 0x80
 800722a:	d103      	bne.n	8007234 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2203      	movs	r2, #3
 8007230:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007232:	e115      	b.n	8007460 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2205      	movs	r2, #5
 8007238:	761a      	strb	r2, [r3, #24]
      break;
 800723a:	e111      	b.n	8007460 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800723c:	7b7b      	ldrb	r3, [r7, #13]
 800723e:	2b80      	cmp	r3, #128	; 0x80
 8007240:	d103      	bne.n	800724a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2209      	movs	r2, #9
 8007246:	761a      	strb	r2, [r3, #24]
      break;
 8007248:	e10a      	b.n	8007460 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2207      	movs	r2, #7
 800724e:	761a      	strb	r2, [r3, #24]
      break;
 8007250:	e106      	b.n	8007460 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007252:	7bbb      	ldrb	r3, [r7, #14]
 8007254:	2b04      	cmp	r3, #4
 8007256:	d003      	beq.n	8007260 <USBH_HandleControl+0xcc>
 8007258:	7bbb      	ldrb	r3, [r7, #14]
 800725a:	2b02      	cmp	r3, #2
 800725c:	f040 8100 	bne.w	8007460 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	220b      	movs	r2, #11
 8007264:	761a      	strb	r2, [r3, #24]
      break;
 8007266:	e0fb      	b.n	8007460 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800726e:	b29a      	uxth	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6899      	ldr	r1, [r3, #8]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	899a      	ldrh	r2, [r3, #12]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	791b      	ldrb	r3, [r3, #4]
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f93a 	bl	80074fa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2204      	movs	r2, #4
 800728a:	761a      	strb	r2, [r3, #24]
      break;
 800728c:	e0f1      	b.n	8007472 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	791b      	ldrb	r3, [r3, #4]
 8007292:	4619      	mov	r1, r3
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 fc7d 	bl	8007b94 <USBH_LL_GetURBState>
 800729a:	4603      	mov	r3, r0
 800729c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800729e:	7bbb      	ldrb	r3, [r7, #14]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d102      	bne.n	80072aa <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2209      	movs	r2, #9
 80072a8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80072aa:	7bbb      	ldrb	r3, [r7, #14]
 80072ac:	2b05      	cmp	r3, #5
 80072ae:	d102      	bne.n	80072b6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80072b0:	2303      	movs	r3, #3
 80072b2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80072b4:	e0d6      	b.n	8007464 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80072b6:	7bbb      	ldrb	r3, [r7, #14]
 80072b8:	2b04      	cmp	r3, #4
 80072ba:	f040 80d3 	bne.w	8007464 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	220b      	movs	r2, #11
 80072c2:	761a      	strb	r2, [r3, #24]
      break;
 80072c4:	e0ce      	b.n	8007464 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6899      	ldr	r1, [r3, #8]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	899a      	ldrh	r2, [r3, #12]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	795b      	ldrb	r3, [r3, #5]
 80072d2:	2001      	movs	r0, #1
 80072d4:	9000      	str	r0, [sp, #0]
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f8ea 	bl	80074b0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2206      	movs	r2, #6
 80072ec:	761a      	strb	r2, [r3, #24]
      break;
 80072ee:	e0c0      	b.n	8007472 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	795b      	ldrb	r3, [r3, #5]
 80072f4:	4619      	mov	r1, r3
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 fc4c 	bl	8007b94 <USBH_LL_GetURBState>
 80072fc:	4603      	mov	r3, r0
 80072fe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d103      	bne.n	800730e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2207      	movs	r2, #7
 800730a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800730c:	e0ac      	b.n	8007468 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800730e:	7bbb      	ldrb	r3, [r7, #14]
 8007310:	2b05      	cmp	r3, #5
 8007312:	d105      	bne.n	8007320 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	220c      	movs	r2, #12
 8007318:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800731a:	2303      	movs	r3, #3
 800731c:	73fb      	strb	r3, [r7, #15]
      break;
 800731e:	e0a3      	b.n	8007468 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007320:	7bbb      	ldrb	r3, [r7, #14]
 8007322:	2b02      	cmp	r3, #2
 8007324:	d103      	bne.n	800732e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2205      	movs	r2, #5
 800732a:	761a      	strb	r2, [r3, #24]
      break;
 800732c:	e09c      	b.n	8007468 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800732e:	7bbb      	ldrb	r3, [r7, #14]
 8007330:	2b04      	cmp	r3, #4
 8007332:	f040 8099 	bne.w	8007468 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	220b      	movs	r2, #11
 800733a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800733c:	2302      	movs	r3, #2
 800733e:	73fb      	strb	r3, [r7, #15]
      break;
 8007340:	e092      	b.n	8007468 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	791b      	ldrb	r3, [r3, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	2100      	movs	r1, #0
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f8d5 	bl	80074fa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007356:	b29a      	uxth	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2208      	movs	r2, #8
 8007360:	761a      	strb	r2, [r3, #24]

      break;
 8007362:	e086      	b.n	8007472 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	791b      	ldrb	r3, [r3, #4]
 8007368:	4619      	mov	r1, r3
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fc12 	bl	8007b94 <USBH_LL_GetURBState>
 8007370:	4603      	mov	r3, r0
 8007372:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007374:	7bbb      	ldrb	r3, [r7, #14]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d105      	bne.n	8007386 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	220d      	movs	r2, #13
 800737e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007380:	2300      	movs	r3, #0
 8007382:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007384:	e072      	b.n	800746c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007386:	7bbb      	ldrb	r3, [r7, #14]
 8007388:	2b04      	cmp	r3, #4
 800738a:	d103      	bne.n	8007394 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	220b      	movs	r2, #11
 8007390:	761a      	strb	r2, [r3, #24]
      break;
 8007392:	e06b      	b.n	800746c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007394:	7bbb      	ldrb	r3, [r7, #14]
 8007396:	2b05      	cmp	r3, #5
 8007398:	d168      	bne.n	800746c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800739a:	2303      	movs	r3, #3
 800739c:	73fb      	strb	r3, [r7, #15]
      break;
 800739e:	e065      	b.n	800746c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	795b      	ldrb	r3, [r3, #5]
 80073a4:	2201      	movs	r2, #1
 80073a6:	9200      	str	r2, [sp, #0]
 80073a8:	2200      	movs	r2, #0
 80073aa:	2100      	movs	r1, #0
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f87f 	bl	80074b0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	220a      	movs	r2, #10
 80073c2:	761a      	strb	r2, [r3, #24]
      break;
 80073c4:	e055      	b.n	8007472 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	795b      	ldrb	r3, [r3, #5]
 80073ca:	4619      	mov	r1, r3
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fbe1 	bl	8007b94 <USBH_LL_GetURBState>
 80073d2:	4603      	mov	r3, r0
 80073d4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80073d6:	7bbb      	ldrb	r3, [r7, #14]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d105      	bne.n	80073e8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80073dc:	2300      	movs	r3, #0
 80073de:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	220d      	movs	r2, #13
 80073e4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80073e6:	e043      	b.n	8007470 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80073e8:	7bbb      	ldrb	r3, [r7, #14]
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d103      	bne.n	80073f6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2209      	movs	r2, #9
 80073f2:	761a      	strb	r2, [r3, #24]
      break;
 80073f4:	e03c      	b.n	8007470 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80073f6:	7bbb      	ldrb	r3, [r7, #14]
 80073f8:	2b04      	cmp	r3, #4
 80073fa:	d139      	bne.n	8007470 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	220b      	movs	r2, #11
 8007400:	761a      	strb	r2, [r3, #24]
      break;
 8007402:	e035      	b.n	8007470 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	7e5b      	ldrb	r3, [r3, #25]
 8007408:	3301      	adds	r3, #1
 800740a:	b2da      	uxtb	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	765a      	strb	r2, [r3, #25]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	7e5b      	ldrb	r3, [r3, #25]
 8007414:	2b02      	cmp	r3, #2
 8007416:	d806      	bhi.n	8007426 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2201      	movs	r2, #1
 8007422:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007424:	e025      	b.n	8007472 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800742c:	2106      	movs	r1, #6
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	795b      	ldrb	r3, [r3, #5]
 800743c:	4619      	mov	r1, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f90c 	bl	800765c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	791b      	ldrb	r3, [r3, #4]
 8007448:	4619      	mov	r1, r3
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f906 	bl	800765c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007456:	2302      	movs	r3, #2
 8007458:	73fb      	strb	r3, [r7, #15]
      break;
 800745a:	e00a      	b.n	8007472 <USBH_HandleControl+0x2de>

    default:
      break;
 800745c:	bf00      	nop
 800745e:	e008      	b.n	8007472 <USBH_HandleControl+0x2de>
      break;
 8007460:	bf00      	nop
 8007462:	e006      	b.n	8007472 <USBH_HandleControl+0x2de>
      break;
 8007464:	bf00      	nop
 8007466:	e004      	b.n	8007472 <USBH_HandleControl+0x2de>
      break;
 8007468:	bf00      	nop
 800746a:	e002      	b.n	8007472 <USBH_HandleControl+0x2de>
      break;
 800746c:	bf00      	nop
 800746e:	e000      	b.n	8007472 <USBH_HandleControl+0x2de>
      break;
 8007470:	bf00      	nop
  }

  return status;
 8007472:	7bfb      	ldrb	r3, [r7, #15]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af04      	add	r7, sp, #16
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	4613      	mov	r3, r2
 8007488:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800748a:	79f9      	ldrb	r1, [r7, #7]
 800748c:	2300      	movs	r3, #0
 800748e:	9303      	str	r3, [sp, #12]
 8007490:	2308      	movs	r3, #8
 8007492:	9302      	str	r3, [sp, #8]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	2300      	movs	r3, #0
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	2300      	movs	r3, #0
 800749e:	2200      	movs	r2, #0
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f000 fb46 	bl	8007b32 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b088      	sub	sp, #32
 80074b4:	af04      	add	r7, sp, #16
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	4611      	mov	r1, r2
 80074bc:	461a      	mov	r2, r3
 80074be:	460b      	mov	r3, r1
 80074c0:	80fb      	strh	r3, [r7, #6]
 80074c2:	4613      	mov	r3, r2
 80074c4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80074d4:	7979      	ldrb	r1, [r7, #5]
 80074d6:	7e3b      	ldrb	r3, [r7, #24]
 80074d8:	9303      	str	r3, [sp, #12]
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	9302      	str	r3, [sp, #8]
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	2301      	movs	r3, #1
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	2300      	movs	r3, #0
 80074e8:	2200      	movs	r2, #0
 80074ea:	68f8      	ldr	r0, [r7, #12]
 80074ec:	f000 fb21 	bl	8007b32 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b088      	sub	sp, #32
 80074fe:	af04      	add	r7, sp, #16
 8007500:	60f8      	str	r0, [r7, #12]
 8007502:	60b9      	str	r1, [r7, #8]
 8007504:	4611      	mov	r1, r2
 8007506:	461a      	mov	r2, r3
 8007508:	460b      	mov	r3, r1
 800750a:	80fb      	strh	r3, [r7, #6]
 800750c:	4613      	mov	r3, r2
 800750e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007510:	7979      	ldrb	r1, [r7, #5]
 8007512:	2300      	movs	r3, #0
 8007514:	9303      	str	r3, [sp, #12]
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	9302      	str	r3, [sp, #8]
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	2301      	movs	r3, #1
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	2300      	movs	r3, #0
 8007524:	2201      	movs	r2, #1
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 fb03 	bl	8007b32 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800752c:	2300      	movs	r3, #0

}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b088      	sub	sp, #32
 800753a:	af04      	add	r7, sp, #16
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	4611      	mov	r1, r2
 8007542:	461a      	mov	r2, r3
 8007544:	460b      	mov	r3, r1
 8007546:	80fb      	strh	r3, [r7, #6]
 8007548:	4613      	mov	r3, r2
 800754a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800755a:	7979      	ldrb	r1, [r7, #5]
 800755c:	7e3b      	ldrb	r3, [r7, #24]
 800755e:	9303      	str	r3, [sp, #12]
 8007560:	88fb      	ldrh	r3, [r7, #6]
 8007562:	9302      	str	r3, [sp, #8]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	9301      	str	r3, [sp, #4]
 8007568:	2301      	movs	r3, #1
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	2302      	movs	r3, #2
 800756e:	2200      	movs	r2, #0
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 fade 	bl	8007b32 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af04      	add	r7, sp, #16
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	4611      	mov	r1, r2
 800758c:	461a      	mov	r2, r3
 800758e:	460b      	mov	r3, r1
 8007590:	80fb      	strh	r3, [r7, #6]
 8007592:	4613      	mov	r3, r2
 8007594:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007596:	7979      	ldrb	r1, [r7, #5]
 8007598:	2300      	movs	r3, #0
 800759a:	9303      	str	r3, [sp, #12]
 800759c:	88fb      	ldrh	r3, [r7, #6]
 800759e:	9302      	str	r3, [sp, #8]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	2301      	movs	r3, #1
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	2302      	movs	r3, #2
 80075aa:	2201      	movs	r2, #1
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f000 fac0 	bl	8007b32 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af04      	add	r7, sp, #16
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	4608      	mov	r0, r1
 80075c6:	4611      	mov	r1, r2
 80075c8:	461a      	mov	r2, r3
 80075ca:	4603      	mov	r3, r0
 80075cc:	70fb      	strb	r3, [r7, #3]
 80075ce:	460b      	mov	r3, r1
 80075d0:	70bb      	strb	r3, [r7, #2]
 80075d2:	4613      	mov	r3, r2
 80075d4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80075d6:	7878      	ldrb	r0, [r7, #1]
 80075d8:	78ba      	ldrb	r2, [r7, #2]
 80075da:	78f9      	ldrb	r1, [r7, #3]
 80075dc:	8b3b      	ldrh	r3, [r7, #24]
 80075de:	9302      	str	r3, [sp, #8]
 80075e0:	7d3b      	ldrb	r3, [r7, #20]
 80075e2:	9301      	str	r3, [sp, #4]
 80075e4:	7c3b      	ldrb	r3, [r7, #16]
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	4603      	mov	r3, r0
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 fa53 	bl	8007a96 <USBH_LL_OpenPipe>

  return USBH_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b082      	sub	sp, #8
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
 8007602:	460b      	mov	r3, r1
 8007604:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007606:	78fb      	ldrb	r3, [r7, #3]
 8007608:	4619      	mov	r1, r3
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fa72 	bl	8007af4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
 8007622:	460b      	mov	r3, r1
 8007624:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f836 	bl	8007698 <USBH_GetFreePipe>
 800762c:	4603      	mov	r3, r0
 800762e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007630:	89fb      	ldrh	r3, [r7, #14]
 8007632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007636:	4293      	cmp	r3, r2
 8007638:	d00a      	beq.n	8007650 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800763a:	78fa      	ldrb	r2, [r7, #3]
 800763c:	89fb      	ldrh	r3, [r7, #14]
 800763e:	f003 030f 	and.w	r3, r3, #15
 8007642:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007646:	6879      	ldr	r1, [r7, #4]
 8007648:	33e0      	adds	r3, #224	; 0xe0
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	440b      	add	r3, r1
 800764e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007650:	89fb      	ldrh	r3, [r7, #14]
 8007652:	b2db      	uxtb	r3, r3
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	460b      	mov	r3, r1
 8007666:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007668:	78fb      	ldrb	r3, [r7, #3]
 800766a:	2b0f      	cmp	r3, #15
 800766c:	d80d      	bhi.n	800768a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800766e:	78fb      	ldrb	r3, [r7, #3]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	33e0      	adds	r3, #224	; 0xe0
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	78fb      	ldrb	r3, [r7, #3]
 800767c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007680:	6879      	ldr	r1, [r7, #4]
 8007682:	33e0      	adds	r3, #224	; 0xe0
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	440b      	add	r3, r1
 8007688:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80076a4:	2300      	movs	r3, #0
 80076a6:	73fb      	strb	r3, [r7, #15]
 80076a8:	e00f      	b.n	80076ca <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	33e0      	adds	r3, #224	; 0xe0
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4413      	add	r3, r2
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d102      	bne.n	80076c4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80076be:	7bfb      	ldrb	r3, [r7, #15]
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	e007      	b.n	80076d4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
 80076c6:	3301      	adds	r3, #1
 80076c8:	73fb      	strb	r3, [r7, #15]
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
 80076cc:	2b0f      	cmp	r3, #15
 80076ce:	d9ec      	bls.n	80076aa <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80076d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80076e4:	2201      	movs	r2, #1
 80076e6:	490e      	ldr	r1, [pc, #56]	; (8007720 <MX_USB_HOST_Init+0x40>)
 80076e8:	480e      	ldr	r0, [pc, #56]	; (8007724 <MX_USB_HOST_Init+0x44>)
 80076ea:	f7fe fba7 	bl	8005e3c <USBH_Init>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d001      	beq.n	80076f8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80076f4:	f7f9 f91e 	bl	8000934 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80076f8:	490b      	ldr	r1, [pc, #44]	; (8007728 <MX_USB_HOST_Init+0x48>)
 80076fa:	480a      	ldr	r0, [pc, #40]	; (8007724 <MX_USB_HOST_Init+0x44>)
 80076fc:	f7fe fc2c 	bl	8005f58 <USBH_RegisterClass>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	d001      	beq.n	800770a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007706:	f7f9 f915 	bl	8000934 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800770a:	4806      	ldr	r0, [pc, #24]	; (8007724 <MX_USB_HOST_Init+0x44>)
 800770c:	f7fe fcb0 	bl	8006070 <USBH_Start>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d001      	beq.n	800771a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007716:	f7f9 f90d 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800771a:	bf00      	nop
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	08007741 	.word	0x08007741
 8007724:	200001ac 	.word	0x200001ac
 8007728:	2000000c 	.word	0x2000000c

0800772c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007730:	4802      	ldr	r0, [pc, #8]	; (800773c <MX_USB_HOST_Process+0x10>)
 8007732:	f7fe fcad 	bl	8006090 <USBH_Process>
}
 8007736:	bf00      	nop
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	200001ac 	.word	0x200001ac

08007740 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	460b      	mov	r3, r1
 800774a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800774c:	78fb      	ldrb	r3, [r7, #3]
 800774e:	3b01      	subs	r3, #1
 8007750:	2b04      	cmp	r3, #4
 8007752:	d819      	bhi.n	8007788 <USBH_UserProcess+0x48>
 8007754:	a201      	add	r2, pc, #4	; (adr r2, 800775c <USBH_UserProcess+0x1c>)
 8007756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800775a:	bf00      	nop
 800775c:	08007789 	.word	0x08007789
 8007760:	08007779 	.word	0x08007779
 8007764:	08007789 	.word	0x08007789
 8007768:	08007781 	.word	0x08007781
 800776c:	08007771 	.word	0x08007771
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007770:	4b09      	ldr	r3, [pc, #36]	; (8007798 <USBH_UserProcess+0x58>)
 8007772:	2203      	movs	r2, #3
 8007774:	701a      	strb	r2, [r3, #0]
  break;
 8007776:	e008      	b.n	800778a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007778:	4b07      	ldr	r3, [pc, #28]	; (8007798 <USBH_UserProcess+0x58>)
 800777a:	2202      	movs	r2, #2
 800777c:	701a      	strb	r2, [r3, #0]
  break;
 800777e:	e004      	b.n	800778a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007780:	4b05      	ldr	r3, [pc, #20]	; (8007798 <USBH_UserProcess+0x58>)
 8007782:	2201      	movs	r2, #1
 8007784:	701a      	strb	r2, [r3, #0]
  break;
 8007786:	e000      	b.n	800778a <USBH_UserProcess+0x4a>

  default:
  break;
 8007788:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800778a:	bf00      	nop
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	20000584 	.word	0x20000584

0800779c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08a      	sub	sp, #40	; 0x28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077a4:	f107 0314 	add.w	r3, r7, #20
 80077a8:	2200      	movs	r2, #0
 80077aa:	601a      	str	r2, [r3, #0]
 80077ac:	605a      	str	r2, [r3, #4]
 80077ae:	609a      	str	r2, [r3, #8]
 80077b0:	60da      	str	r2, [r3, #12]
 80077b2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80077bc:	d147      	bne.n	800784e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077be:	2300      	movs	r3, #0
 80077c0:	613b      	str	r3, [r7, #16]
 80077c2:	4b25      	ldr	r3, [pc, #148]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 80077c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c6:	4a24      	ldr	r2, [pc, #144]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 80077c8:	f043 0301 	orr.w	r3, r3, #1
 80077cc:	6313      	str	r3, [r2, #48]	; 0x30
 80077ce:	4b22      	ldr	r3, [pc, #136]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 80077d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	613b      	str	r3, [r7, #16]
 80077d8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80077da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e4:	2300      	movs	r3, #0
 80077e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80077e8:	f107 0314 	add.w	r3, r7, #20
 80077ec:	4619      	mov	r1, r3
 80077ee:	481b      	ldr	r0, [pc, #108]	; (800785c <HAL_HCD_MspInit+0xc0>)
 80077f0:	f7f9 fc2c 	bl	800104c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80077f4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80077f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077fa:	2302      	movs	r3, #2
 80077fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007802:	2300      	movs	r3, #0
 8007804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007806:	230a      	movs	r3, #10
 8007808:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800780a:	f107 0314 	add.w	r3, r7, #20
 800780e:	4619      	mov	r1, r3
 8007810:	4812      	ldr	r0, [pc, #72]	; (800785c <HAL_HCD_MspInit+0xc0>)
 8007812:	f7f9 fc1b 	bl	800104c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007816:	4b10      	ldr	r3, [pc, #64]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 8007818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800781a:	4a0f      	ldr	r2, [pc, #60]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 800781c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007820:	6353      	str	r3, [r2, #52]	; 0x34
 8007822:	2300      	movs	r3, #0
 8007824:	60fb      	str	r3, [r7, #12]
 8007826:	4b0c      	ldr	r3, [pc, #48]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 8007828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800782a:	4a0b      	ldr	r2, [pc, #44]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 800782c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007830:	6453      	str	r3, [r2, #68]	; 0x44
 8007832:	4b09      	ldr	r3, [pc, #36]	; (8007858 <HAL_HCD_MspInit+0xbc>)
 8007834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007836:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800783a:	60fb      	str	r3, [r7, #12]
 800783c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800783e:	2200      	movs	r2, #0
 8007840:	2100      	movs	r1, #0
 8007842:	2043      	movs	r0, #67	; 0x43
 8007844:	f7f9 fbcb 	bl	8000fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007848:	2043      	movs	r0, #67	; 0x43
 800784a:	f7f9 fbe4 	bl	8001016 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800784e:	bf00      	nop
 8007850:	3728      	adds	r7, #40	; 0x28
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	40023800 	.word	0x40023800
 800785c:	40020000 	.word	0x40020000

08007860 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800786e:	4618      	mov	r0, r3
 8007870:	f7fe ffed 	bl	800684e <USBH_LL_IncTimer>
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800788a:	4618      	mov	r0, r3
 800788c:	f7ff f825 	bl	80068da <USBH_LL_Connect>
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7ff f82e 	bl	8006908 <USBH_LL_Disconnect>
}
 80078ac:	bf00      	nop
 80078ae:	3708      	adds	r7, #8
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	70fb      	strb	r3, [r7, #3]
 80078c0:	4613      	mov	r3, r2
 80078c2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fe ffdf 	bl	80068a2 <USBH_LL_PortEnabled>
}
 80078e4:	bf00      	nop
 80078e6:	3708      	adds	r7, #8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fe ffdf 	bl	80068be <USBH_LL_PortDisabled>
}
 8007900:	bf00      	nop
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007916:	2b01      	cmp	r3, #1
 8007918:	d12a      	bne.n	8007970 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800791a:	4a18      	ldr	r2, [pc, #96]	; (800797c <USBH_LL_Init+0x74>)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a15      	ldr	r2, [pc, #84]	; (800797c <USBH_LL_Init+0x74>)
 8007926:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800792a:	4b14      	ldr	r3, [pc, #80]	; (800797c <USBH_LL_Init+0x74>)
 800792c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007930:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007932:	4b12      	ldr	r3, [pc, #72]	; (800797c <USBH_LL_Init+0x74>)
 8007934:	2208      	movs	r2, #8
 8007936:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007938:	4b10      	ldr	r3, [pc, #64]	; (800797c <USBH_LL_Init+0x74>)
 800793a:	2201      	movs	r2, #1
 800793c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800793e:	4b0f      	ldr	r3, [pc, #60]	; (800797c <USBH_LL_Init+0x74>)
 8007940:	2200      	movs	r2, #0
 8007942:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007944:	4b0d      	ldr	r3, [pc, #52]	; (800797c <USBH_LL_Init+0x74>)
 8007946:	2202      	movs	r2, #2
 8007948:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800794a:	4b0c      	ldr	r3, [pc, #48]	; (800797c <USBH_LL_Init+0x74>)
 800794c:	2200      	movs	r2, #0
 800794e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007950:	480a      	ldr	r0, [pc, #40]	; (800797c <USBH_LL_Init+0x74>)
 8007952:	f7f9 fd30 	bl	80013b6 <HAL_HCD_Init>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800795c:	f7f8 ffea 	bl	8000934 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007960:	4806      	ldr	r0, [pc, #24]	; (800797c <USBH_LL_Init+0x74>)
 8007962:	f7fa f914 	bl	8001b8e <HAL_HCD_GetCurrentFrame>
 8007966:	4603      	mov	r3, r0
 8007968:	4619      	mov	r1, r3
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7fe ff60 	bl	8006830 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	20000588 	.word	0x20000588

08007980 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007996:	4618      	mov	r0, r3
 8007998:	f7fa f883 	bl	8001aa2 <HAL_HCD_Start>
 800799c:	4603      	mov	r3, r0
 800799e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 f95c 	bl	8007c60 <USBH_Get_USB_Status>
 80079a8:	4603      	mov	r3, r0
 80079aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079c2:	2300      	movs	r3, #0
 80079c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7fa f88b 	bl	8001ae8 <HAL_HCD_Stop>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
 80079d8:	4618      	mov	r0, r3
 80079da:	f000 f941 	bl	8007c60 <USBH_Get_USB_Status>
 80079de:	4603      	mov	r3, r0
 80079e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3710      	adds	r7, #16
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80079f4:	2301      	movs	r3, #1
 80079f6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7fa f8d3 	bl	8001baa <HAL_HCD_GetCurrentSpeed>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d00c      	beq.n	8007a24 <USBH_LL_GetSpeed+0x38>
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d80d      	bhi.n	8007a2a <USBH_LL_GetSpeed+0x3e>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d002      	beq.n	8007a18 <USBH_LL_GetSpeed+0x2c>
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d003      	beq.n	8007a1e <USBH_LL_GetSpeed+0x32>
 8007a16:	e008      	b.n	8007a2a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a1c:	e008      	b.n	8007a30 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	73fb      	strb	r3, [r7, #15]
    break;
 8007a22:	e005      	b.n	8007a30 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007a24:	2302      	movs	r3, #2
 8007a26:	73fb      	strb	r3, [r7, #15]
    break;
 8007a28:	e002      	b.n	8007a30 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	73fb      	strb	r3, [r7, #15]
    break;
 8007a2e:	bf00      	nop
  }
  return  speed;
 8007a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}

08007a3a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b084      	sub	sp, #16
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a46:	2300      	movs	r3, #0
 8007a48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7fa f866 	bl	8001b22 <HAL_HCD_ResetPort>
 8007a56:	4603      	mov	r3, r0
 8007a58:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 f8ff 	bl	8007c60 <USBH_Get_USB_Status>
 8007a62:	4603      	mov	r3, r0
 8007a64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a66:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a82:	78fa      	ldrb	r2, [r7, #3]
 8007a84:	4611      	mov	r1, r2
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7fa f86d 	bl	8001b66 <HAL_HCD_HC_GetXferCount>
 8007a8c:	4603      	mov	r3, r0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007a96:	b590      	push	{r4, r7, lr}
 8007a98:	b089      	sub	sp, #36	; 0x24
 8007a9a:	af04      	add	r7, sp, #16
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	4608      	mov	r0, r1
 8007aa0:	4611      	mov	r1, r2
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	70fb      	strb	r3, [r7, #3]
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	70bb      	strb	r3, [r7, #2]
 8007aac:	4613      	mov	r3, r2
 8007aae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007abe:	787c      	ldrb	r4, [r7, #1]
 8007ac0:	78ba      	ldrb	r2, [r7, #2]
 8007ac2:	78f9      	ldrb	r1, [r7, #3]
 8007ac4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ac6:	9302      	str	r3, [sp, #8]
 8007ac8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007acc:	9301      	str	r3, [sp, #4]
 8007ace:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	4623      	mov	r3, r4
 8007ad6:	f7f9 fcd0 	bl	800147a <HAL_HCD_HC_Init>
 8007ada:	4603      	mov	r3, r0
 8007adc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ade:	7bfb      	ldrb	r3, [r7, #15]
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 f8bd 	bl	8007c60 <USBH_Get_USB_Status>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007aea:	7bbb      	ldrb	r3, [r7, #14]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3714      	adds	r7, #20
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd90      	pop	{r4, r7, pc}

08007af4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	460b      	mov	r3, r1
 8007afe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b00:	2300      	movs	r3, #0
 8007b02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b04:	2300      	movs	r3, #0
 8007b06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007b0e:	78fa      	ldrb	r2, [r7, #3]
 8007b10:	4611      	mov	r1, r2
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7f9 fd40 	bl	8001598 <HAL_HCD_HC_Halt>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f000 f89e 	bl	8007c60 <USBH_Get_USB_Status>
 8007b24:	4603      	mov	r3, r0
 8007b26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b28:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007b32:	b590      	push	{r4, r7, lr}
 8007b34:	b089      	sub	sp, #36	; 0x24
 8007b36:	af04      	add	r7, sp, #16
 8007b38:	6078      	str	r0, [r7, #4]
 8007b3a:	4608      	mov	r0, r1
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	461a      	mov	r2, r3
 8007b40:	4603      	mov	r3, r0
 8007b42:	70fb      	strb	r3, [r7, #3]
 8007b44:	460b      	mov	r3, r1
 8007b46:	70bb      	strb	r3, [r7, #2]
 8007b48:	4613      	mov	r3, r2
 8007b4a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b50:	2300      	movs	r3, #0
 8007b52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007b5a:	787c      	ldrb	r4, [r7, #1]
 8007b5c:	78ba      	ldrb	r2, [r7, #2]
 8007b5e:	78f9      	ldrb	r1, [r7, #3]
 8007b60:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b64:	9303      	str	r3, [sp, #12]
 8007b66:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007b68:	9302      	str	r3, [sp, #8]
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	9301      	str	r3, [sp, #4]
 8007b6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	4623      	mov	r3, r4
 8007b76:	f7f9 fd33 	bl	80015e0 <HAL_HCD_HC_SubmitRequest>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007b7e:	7bfb      	ldrb	r3, [r7, #15]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 f86d 	bl	8007c60 <USBH_Get_USB_Status>
 8007b86:	4603      	mov	r3, r0
 8007b88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd90      	pop	{r4, r7, pc}

08007b94 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ba6:	78fa      	ldrb	r2, [r7, #3]
 8007ba8:	4611      	mov	r1, r2
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7f9 ffc7 	bl	8001b3e <HAL_HCD_HC_GetURBState>
 8007bb0:	4603      	mov	r3, r0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b082      	sub	sp, #8
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d103      	bne.n	8007bd8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007bd0:	78fb      	ldrb	r3, [r7, #3]
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f000 f870 	bl	8007cb8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007bd8:	20c8      	movs	r0, #200	; 0xc8
 8007bda:	f7f9 f901 	bl	8000de0 <HAL_Delay>
  return USBH_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	70fb      	strb	r3, [r7, #3]
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007bfe:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007c00:	78fb      	ldrb	r3, [r7, #3]
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	212c      	movs	r1, #44	; 0x2c
 8007c06:	fb01 f303 	mul.w	r3, r1, r3
 8007c0a:	4413      	add	r3, r2
 8007c0c:	333b      	adds	r3, #59	; 0x3b
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d009      	beq.n	8007c28 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007c14:	78fb      	ldrb	r3, [r7, #3]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	212c      	movs	r1, #44	; 0x2c
 8007c1a:	fb01 f303 	mul.w	r3, r1, r3
 8007c1e:	4413      	add	r3, r2
 8007c20:	3354      	adds	r3, #84	; 0x54
 8007c22:	78ba      	ldrb	r2, [r7, #2]
 8007c24:	701a      	strb	r2, [r3, #0]
 8007c26:	e008      	b.n	8007c3a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007c28:	78fb      	ldrb	r3, [r7, #3]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	212c      	movs	r1, #44	; 0x2c
 8007c2e:	fb01 f303 	mul.w	r3, r1, r3
 8007c32:	4413      	add	r3, r2
 8007c34:	3355      	adds	r3, #85	; 0x55
 8007c36:	78ba      	ldrb	r2, [r7, #2]
 8007c38:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f7f9 f8c5 	bl	8000de0 <HAL_Delay>
}
 8007c56:	bf00      	nop
 8007c58:	3708      	adds	r7, #8
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
	...

08007c60 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007c6e:	79fb      	ldrb	r3, [r7, #7]
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	d817      	bhi.n	8007ca4 <USBH_Get_USB_Status+0x44>
 8007c74:	a201      	add	r2, pc, #4	; (adr r2, 8007c7c <USBH_Get_USB_Status+0x1c>)
 8007c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7a:	bf00      	nop
 8007c7c:	08007c8d 	.word	0x08007c8d
 8007c80:	08007c93 	.word	0x08007c93
 8007c84:	08007c99 	.word	0x08007c99
 8007c88:	08007c9f 	.word	0x08007c9f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	73fb      	strb	r3, [r7, #15]
    break;
 8007c90:	e00b      	b.n	8007caa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007c92:	2302      	movs	r3, #2
 8007c94:	73fb      	strb	r3, [r7, #15]
    break;
 8007c96:	e008      	b.n	8007caa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	73fb      	strb	r3, [r7, #15]
    break;
 8007c9c:	e005      	b.n	8007caa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007c9e:	2302      	movs	r3, #2
 8007ca0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ca2:	e002      	b.n	8007caa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ca8:	bf00      	nop
  }
  return usb_status;
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3714      	adds	r7, #20
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007cc2:	79fb      	ldrb	r3, [r7, #7]
 8007cc4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d102      	bne.n	8007cd2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]
 8007cd0:	e001      	b.n	8007cd6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007cd6:	7bfb      	ldrb	r3, [r7, #15]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	2101      	movs	r1, #1
 8007cdc:	4803      	ldr	r0, [pc, #12]	; (8007cec <MX_DriverVbusFS+0x34>)
 8007cde:	f7f9 fb51 	bl	8001384 <HAL_GPIO_WritePin>
}
 8007ce2:	bf00      	nop
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40020800 	.word	0x40020800

08007cf0 <__errno>:
 8007cf0:	4b01      	ldr	r3, [pc, #4]	; (8007cf8 <__errno+0x8>)
 8007cf2:	6818      	ldr	r0, [r3, #0]
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop
 8007cf8:	2000002c 	.word	0x2000002c

08007cfc <__libc_init_array>:
 8007cfc:	b570      	push	{r4, r5, r6, lr}
 8007cfe:	4d0d      	ldr	r5, [pc, #52]	; (8007d34 <__libc_init_array+0x38>)
 8007d00:	4c0d      	ldr	r4, [pc, #52]	; (8007d38 <__libc_init_array+0x3c>)
 8007d02:	1b64      	subs	r4, r4, r5
 8007d04:	10a4      	asrs	r4, r4, #2
 8007d06:	2600      	movs	r6, #0
 8007d08:	42a6      	cmp	r6, r4
 8007d0a:	d109      	bne.n	8007d20 <__libc_init_array+0x24>
 8007d0c:	4d0b      	ldr	r5, [pc, #44]	; (8007d3c <__libc_init_array+0x40>)
 8007d0e:	4c0c      	ldr	r4, [pc, #48]	; (8007d40 <__libc_init_array+0x44>)
 8007d10:	f000 f92e 	bl	8007f70 <_init>
 8007d14:	1b64      	subs	r4, r4, r5
 8007d16:	10a4      	asrs	r4, r4, #2
 8007d18:	2600      	movs	r6, #0
 8007d1a:	42a6      	cmp	r6, r4
 8007d1c:	d105      	bne.n	8007d2a <__libc_init_array+0x2e>
 8007d1e:	bd70      	pop	{r4, r5, r6, pc}
 8007d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d24:	4798      	blx	r3
 8007d26:	3601      	adds	r6, #1
 8007d28:	e7ee      	b.n	8007d08 <__libc_init_array+0xc>
 8007d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d2e:	4798      	blx	r3
 8007d30:	3601      	adds	r6, #1
 8007d32:	e7f2      	b.n	8007d1a <__libc_init_array+0x1e>
 8007d34:	08007fac 	.word	0x08007fac
 8007d38:	08007fac 	.word	0x08007fac
 8007d3c:	08007fac 	.word	0x08007fac
 8007d40:	08007fb0 	.word	0x08007fb0

08007d44 <malloc>:
 8007d44:	4b02      	ldr	r3, [pc, #8]	; (8007d50 <malloc+0xc>)
 8007d46:	4601      	mov	r1, r0
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	f000 b87f 	b.w	8007e4c <_malloc_r>
 8007d4e:	bf00      	nop
 8007d50:	2000002c 	.word	0x2000002c

08007d54 <free>:
 8007d54:	4b02      	ldr	r3, [pc, #8]	; (8007d60 <free+0xc>)
 8007d56:	4601      	mov	r1, r0
 8007d58:	6818      	ldr	r0, [r3, #0]
 8007d5a:	f000 b80b 	b.w	8007d74 <_free_r>
 8007d5e:	bf00      	nop
 8007d60:	2000002c 	.word	0x2000002c

08007d64 <memset>:
 8007d64:	4402      	add	r2, r0
 8007d66:	4603      	mov	r3, r0
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d100      	bne.n	8007d6e <memset+0xa>
 8007d6c:	4770      	bx	lr
 8007d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8007d72:	e7f9      	b.n	8007d68 <memset+0x4>

08007d74 <_free_r>:
 8007d74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d76:	2900      	cmp	r1, #0
 8007d78:	d044      	beq.n	8007e04 <_free_r+0x90>
 8007d7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d7e:	9001      	str	r0, [sp, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f1a1 0404 	sub.w	r4, r1, #4
 8007d86:	bfb8      	it	lt
 8007d88:	18e4      	addlt	r4, r4, r3
 8007d8a:	f000 f8e3 	bl	8007f54 <__malloc_lock>
 8007d8e:	4a1e      	ldr	r2, [pc, #120]	; (8007e08 <_free_r+0x94>)
 8007d90:	9801      	ldr	r0, [sp, #4]
 8007d92:	6813      	ldr	r3, [r2, #0]
 8007d94:	b933      	cbnz	r3, 8007da4 <_free_r+0x30>
 8007d96:	6063      	str	r3, [r4, #4]
 8007d98:	6014      	str	r4, [r2, #0]
 8007d9a:	b003      	add	sp, #12
 8007d9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007da0:	f000 b8de 	b.w	8007f60 <__malloc_unlock>
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	d908      	bls.n	8007dba <_free_r+0x46>
 8007da8:	6825      	ldr	r5, [r4, #0]
 8007daa:	1961      	adds	r1, r4, r5
 8007dac:	428b      	cmp	r3, r1
 8007dae:	bf01      	itttt	eq
 8007db0:	6819      	ldreq	r1, [r3, #0]
 8007db2:	685b      	ldreq	r3, [r3, #4]
 8007db4:	1949      	addeq	r1, r1, r5
 8007db6:	6021      	streq	r1, [r4, #0]
 8007db8:	e7ed      	b.n	8007d96 <_free_r+0x22>
 8007dba:	461a      	mov	r2, r3
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	b10b      	cbz	r3, 8007dc4 <_free_r+0x50>
 8007dc0:	42a3      	cmp	r3, r4
 8007dc2:	d9fa      	bls.n	8007dba <_free_r+0x46>
 8007dc4:	6811      	ldr	r1, [r2, #0]
 8007dc6:	1855      	adds	r5, r2, r1
 8007dc8:	42a5      	cmp	r5, r4
 8007dca:	d10b      	bne.n	8007de4 <_free_r+0x70>
 8007dcc:	6824      	ldr	r4, [r4, #0]
 8007dce:	4421      	add	r1, r4
 8007dd0:	1854      	adds	r4, r2, r1
 8007dd2:	42a3      	cmp	r3, r4
 8007dd4:	6011      	str	r1, [r2, #0]
 8007dd6:	d1e0      	bne.n	8007d9a <_free_r+0x26>
 8007dd8:	681c      	ldr	r4, [r3, #0]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	6053      	str	r3, [r2, #4]
 8007dde:	4421      	add	r1, r4
 8007de0:	6011      	str	r1, [r2, #0]
 8007de2:	e7da      	b.n	8007d9a <_free_r+0x26>
 8007de4:	d902      	bls.n	8007dec <_free_r+0x78>
 8007de6:	230c      	movs	r3, #12
 8007de8:	6003      	str	r3, [r0, #0]
 8007dea:	e7d6      	b.n	8007d9a <_free_r+0x26>
 8007dec:	6825      	ldr	r5, [r4, #0]
 8007dee:	1961      	adds	r1, r4, r5
 8007df0:	428b      	cmp	r3, r1
 8007df2:	bf04      	itt	eq
 8007df4:	6819      	ldreq	r1, [r3, #0]
 8007df6:	685b      	ldreq	r3, [r3, #4]
 8007df8:	6063      	str	r3, [r4, #4]
 8007dfa:	bf04      	itt	eq
 8007dfc:	1949      	addeq	r1, r1, r5
 8007dfe:	6021      	streq	r1, [r4, #0]
 8007e00:	6054      	str	r4, [r2, #4]
 8007e02:	e7ca      	b.n	8007d9a <_free_r+0x26>
 8007e04:	b003      	add	sp, #12
 8007e06:	bd30      	pop	{r4, r5, pc}
 8007e08:	2000088c 	.word	0x2000088c

08007e0c <sbrk_aligned>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	4e0e      	ldr	r6, [pc, #56]	; (8007e48 <sbrk_aligned+0x3c>)
 8007e10:	460c      	mov	r4, r1
 8007e12:	6831      	ldr	r1, [r6, #0]
 8007e14:	4605      	mov	r5, r0
 8007e16:	b911      	cbnz	r1, 8007e1e <sbrk_aligned+0x12>
 8007e18:	f000 f88c 	bl	8007f34 <_sbrk_r>
 8007e1c:	6030      	str	r0, [r6, #0]
 8007e1e:	4621      	mov	r1, r4
 8007e20:	4628      	mov	r0, r5
 8007e22:	f000 f887 	bl	8007f34 <_sbrk_r>
 8007e26:	1c43      	adds	r3, r0, #1
 8007e28:	d00a      	beq.n	8007e40 <sbrk_aligned+0x34>
 8007e2a:	1cc4      	adds	r4, r0, #3
 8007e2c:	f024 0403 	bic.w	r4, r4, #3
 8007e30:	42a0      	cmp	r0, r4
 8007e32:	d007      	beq.n	8007e44 <sbrk_aligned+0x38>
 8007e34:	1a21      	subs	r1, r4, r0
 8007e36:	4628      	mov	r0, r5
 8007e38:	f000 f87c 	bl	8007f34 <_sbrk_r>
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	d101      	bne.n	8007e44 <sbrk_aligned+0x38>
 8007e40:	f04f 34ff 	mov.w	r4, #4294967295
 8007e44:	4620      	mov	r0, r4
 8007e46:	bd70      	pop	{r4, r5, r6, pc}
 8007e48:	20000890 	.word	0x20000890

08007e4c <_malloc_r>:
 8007e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e50:	1ccd      	adds	r5, r1, #3
 8007e52:	f025 0503 	bic.w	r5, r5, #3
 8007e56:	3508      	adds	r5, #8
 8007e58:	2d0c      	cmp	r5, #12
 8007e5a:	bf38      	it	cc
 8007e5c:	250c      	movcc	r5, #12
 8007e5e:	2d00      	cmp	r5, #0
 8007e60:	4607      	mov	r7, r0
 8007e62:	db01      	blt.n	8007e68 <_malloc_r+0x1c>
 8007e64:	42a9      	cmp	r1, r5
 8007e66:	d905      	bls.n	8007e74 <_malloc_r+0x28>
 8007e68:	230c      	movs	r3, #12
 8007e6a:	603b      	str	r3, [r7, #0]
 8007e6c:	2600      	movs	r6, #0
 8007e6e:	4630      	mov	r0, r6
 8007e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e74:	4e2e      	ldr	r6, [pc, #184]	; (8007f30 <_malloc_r+0xe4>)
 8007e76:	f000 f86d 	bl	8007f54 <__malloc_lock>
 8007e7a:	6833      	ldr	r3, [r6, #0]
 8007e7c:	461c      	mov	r4, r3
 8007e7e:	bb34      	cbnz	r4, 8007ece <_malloc_r+0x82>
 8007e80:	4629      	mov	r1, r5
 8007e82:	4638      	mov	r0, r7
 8007e84:	f7ff ffc2 	bl	8007e0c <sbrk_aligned>
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	d14d      	bne.n	8007f2a <_malloc_r+0xde>
 8007e8e:	6834      	ldr	r4, [r6, #0]
 8007e90:	4626      	mov	r6, r4
 8007e92:	2e00      	cmp	r6, #0
 8007e94:	d140      	bne.n	8007f18 <_malloc_r+0xcc>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	4631      	mov	r1, r6
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	eb04 0803 	add.w	r8, r4, r3
 8007ea0:	f000 f848 	bl	8007f34 <_sbrk_r>
 8007ea4:	4580      	cmp	r8, r0
 8007ea6:	d13a      	bne.n	8007f1e <_malloc_r+0xd2>
 8007ea8:	6821      	ldr	r1, [r4, #0]
 8007eaa:	3503      	adds	r5, #3
 8007eac:	1a6d      	subs	r5, r5, r1
 8007eae:	f025 0503 	bic.w	r5, r5, #3
 8007eb2:	3508      	adds	r5, #8
 8007eb4:	2d0c      	cmp	r5, #12
 8007eb6:	bf38      	it	cc
 8007eb8:	250c      	movcc	r5, #12
 8007eba:	4629      	mov	r1, r5
 8007ebc:	4638      	mov	r0, r7
 8007ebe:	f7ff ffa5 	bl	8007e0c <sbrk_aligned>
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	d02b      	beq.n	8007f1e <_malloc_r+0xd2>
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	442b      	add	r3, r5
 8007eca:	6023      	str	r3, [r4, #0]
 8007ecc:	e00e      	b.n	8007eec <_malloc_r+0xa0>
 8007ece:	6822      	ldr	r2, [r4, #0]
 8007ed0:	1b52      	subs	r2, r2, r5
 8007ed2:	d41e      	bmi.n	8007f12 <_malloc_r+0xc6>
 8007ed4:	2a0b      	cmp	r2, #11
 8007ed6:	d916      	bls.n	8007f06 <_malloc_r+0xba>
 8007ed8:	1961      	adds	r1, r4, r5
 8007eda:	42a3      	cmp	r3, r4
 8007edc:	6025      	str	r5, [r4, #0]
 8007ede:	bf18      	it	ne
 8007ee0:	6059      	strne	r1, [r3, #4]
 8007ee2:	6863      	ldr	r3, [r4, #4]
 8007ee4:	bf08      	it	eq
 8007ee6:	6031      	streq	r1, [r6, #0]
 8007ee8:	5162      	str	r2, [r4, r5]
 8007eea:	604b      	str	r3, [r1, #4]
 8007eec:	4638      	mov	r0, r7
 8007eee:	f104 060b 	add.w	r6, r4, #11
 8007ef2:	f000 f835 	bl	8007f60 <__malloc_unlock>
 8007ef6:	f026 0607 	bic.w	r6, r6, #7
 8007efa:	1d23      	adds	r3, r4, #4
 8007efc:	1af2      	subs	r2, r6, r3
 8007efe:	d0b6      	beq.n	8007e6e <_malloc_r+0x22>
 8007f00:	1b9b      	subs	r3, r3, r6
 8007f02:	50a3      	str	r3, [r4, r2]
 8007f04:	e7b3      	b.n	8007e6e <_malloc_r+0x22>
 8007f06:	6862      	ldr	r2, [r4, #4]
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	bf0c      	ite	eq
 8007f0c:	6032      	streq	r2, [r6, #0]
 8007f0e:	605a      	strne	r2, [r3, #4]
 8007f10:	e7ec      	b.n	8007eec <_malloc_r+0xa0>
 8007f12:	4623      	mov	r3, r4
 8007f14:	6864      	ldr	r4, [r4, #4]
 8007f16:	e7b2      	b.n	8007e7e <_malloc_r+0x32>
 8007f18:	4634      	mov	r4, r6
 8007f1a:	6876      	ldr	r6, [r6, #4]
 8007f1c:	e7b9      	b.n	8007e92 <_malloc_r+0x46>
 8007f1e:	230c      	movs	r3, #12
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	4638      	mov	r0, r7
 8007f24:	f000 f81c 	bl	8007f60 <__malloc_unlock>
 8007f28:	e7a1      	b.n	8007e6e <_malloc_r+0x22>
 8007f2a:	6025      	str	r5, [r4, #0]
 8007f2c:	e7de      	b.n	8007eec <_malloc_r+0xa0>
 8007f2e:	bf00      	nop
 8007f30:	2000088c 	.word	0x2000088c

08007f34 <_sbrk_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	4d06      	ldr	r5, [pc, #24]	; (8007f50 <_sbrk_r+0x1c>)
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	602b      	str	r3, [r5, #0]
 8007f40:	f7f8 fe6a 	bl	8000c18 <_sbrk>
 8007f44:	1c43      	adds	r3, r0, #1
 8007f46:	d102      	bne.n	8007f4e <_sbrk_r+0x1a>
 8007f48:	682b      	ldr	r3, [r5, #0]
 8007f4a:	b103      	cbz	r3, 8007f4e <_sbrk_r+0x1a>
 8007f4c:	6023      	str	r3, [r4, #0]
 8007f4e:	bd38      	pop	{r3, r4, r5, pc}
 8007f50:	20000894 	.word	0x20000894

08007f54 <__malloc_lock>:
 8007f54:	4801      	ldr	r0, [pc, #4]	; (8007f5c <__malloc_lock+0x8>)
 8007f56:	f000 b809 	b.w	8007f6c <__retarget_lock_acquire_recursive>
 8007f5a:	bf00      	nop
 8007f5c:	20000898 	.word	0x20000898

08007f60 <__malloc_unlock>:
 8007f60:	4801      	ldr	r0, [pc, #4]	; (8007f68 <__malloc_unlock+0x8>)
 8007f62:	f000 b804 	b.w	8007f6e <__retarget_lock_release_recursive>
 8007f66:	bf00      	nop
 8007f68:	20000898 	.word	0x20000898

08007f6c <__retarget_lock_acquire_recursive>:
 8007f6c:	4770      	bx	lr

08007f6e <__retarget_lock_release_recursive>:
 8007f6e:	4770      	bx	lr

08007f70 <_init>:
 8007f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f72:	bf00      	nop
 8007f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f76:	bc08      	pop	{r3}
 8007f78:	469e      	mov	lr, r3
 8007f7a:	4770      	bx	lr

08007f7c <_fini>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	bf00      	nop
 8007f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f82:	bc08      	pop	{r3}
 8007f84:	469e      	mov	lr, r3
 8007f86:	4770      	bx	lr
