// Seed: 3586608933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  wire id_17;
  assign id_3 = id_7;
  assign id_2 = 1;
  always @(id_8, posedge 1) begin
    $display(1);
  end
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    input  wire  id_4,
    output tri   id_5
);
  id_7 :
  assert property (@(negedge 1) id_7 && id_7)
  else $display();
  wand id_8;
  wire id_9 = id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_7, id_7, id_7, id_7, id_9, id_9, id_9, id_7, id_9
  );
  tri id_10 = 1 & 1;
  assign id_0 = id_8;
  wire module_1;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
