Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Board232.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Board232.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Board232"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Board232
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab3_2.v" in library work
Compiling verilog file "Board232.v" in library work
Module <lab3_2> compiled
Module <Board232> compiled
No errors in compilation
Analysis of file <"Board232.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Board232> in library <work>.

Analyzing hierarchy for module <lab3_2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Board232>.
WARNING:Xst:2725 - "Board232.v" line 84: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 85: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 86: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 87: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 88: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 89: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 90: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 91: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 92: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 93: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 94: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 95: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 96: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 97: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 98: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Board232.v" line 99: Size mismatch between case item and case selector.
WARNING:Xst:905 - "Board232.v" line 59: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hipsterians0>, <hipsterians1>, <nerdians0>, <nerdians1>, <tmp_digit>
Module <Board232> is correct for synthesis.
 
Analyzing module <lab3_2> in library <work>.
Module <lab3_2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lab3_2>.
    Related source file is "lab3_2.v".
    Found 8-bit updown counter for signal <nerdians0>.
    Found 8-bit updown counter for signal <nerdians1>.
    Found 8-bit updown counter for signal <hipsterians0>.
    Found 8-bit updown counter for signal <hipsterians1>.
    Found 1-bit register for signal <warning>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <lab3_2> synthesized.


Synthesizing Unit <Board232>.
    Related source file is "Board232.v".
WARNING:Xst:647 - Input <btn<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_digit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <seg$mux0000>.
    Found 1-of-4 decoder for signal <an>.
    Found 27-bit up counter for signal <mclk_counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Board232> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 5
 27-bit up counter                                     : 1
 8-bit updown counter                                  : 4
# Registers                                            : 1
 1-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 5
 27-bit up counter                                     : 1
 8-bit updown counter                                  : 4
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <mclk_counter_26> of sequential type is unconnected in block <Board232>.

Optimizing unit <Board232> ...

Optimizing unit <lab3_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Board232, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Board232.ngr
Top Level Output File Name         : Board232
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 273
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 41
#      LUT3                        : 22
#      LUT4                        : 44
#      LUT4_D                      : 6
#      LUT4_L                      : 3
#      MUXCY                       : 53
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 59
#      FD                          : 27
#      FDE                         : 16
#      FDRE                        : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 9
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       73  out of   2448     2%  
 Number of Slice Flip Flops:             58  out of   4896     1%  
 Number of 4 input LUTs:                143  out of   4896     2%  
 Number of IOs:                          43
 Number of bonded IOBs:                  40  out of     92    43%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 26    |
clk1(clk1:O)                       | BUFG(*)(HH/nerdians1_7)| 33    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.175ns (Maximum Frequency: 193.229MHz)
   Minimum input arrival time before clock: 7.198ns
   Maximum output required time after clock: 8.905ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.191ns (frequency: 238.635MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 26)
  Source:            mclk_counter_1 (FF)
  Destination:       mclk_counter_25 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: mclk_counter_1 to mclk_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  mclk_counter_1 (mclk_counter_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_mclk_counter_cy<1>_rt (Mcount_mclk_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_mclk_counter_cy<1> (Mcount_mclk_counter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<2> (Mcount_mclk_counter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<3> (Mcount_mclk_counter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<4> (Mcount_mclk_counter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<5> (Mcount_mclk_counter_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<6> (Mcount_mclk_counter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<7> (Mcount_mclk_counter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<8> (Mcount_mclk_counter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<9> (Mcount_mclk_counter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<10> (Mcount_mclk_counter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<11> (Mcount_mclk_counter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<12> (Mcount_mclk_counter_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<13> (Mcount_mclk_counter_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<14> (Mcount_mclk_counter_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<15> (Mcount_mclk_counter_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<16> (Mcount_mclk_counter_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<17> (Mcount_mclk_counter_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<18> (Mcount_mclk_counter_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<19> (Mcount_mclk_counter_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<20> (Mcount_mclk_counter_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<21> (Mcount_mclk_counter_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<22> (Mcount_mclk_counter_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<23> (Mcount_mclk_counter_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_mclk_counter_cy<24> (Mcount_mclk_counter_cy<24>)
     XORCY:CI->O           1   0.699   0.000  Mcount_mclk_counter_xor<25> (Result<25>)
     FD:D                      0.268          mclk_counter_25
    ----------------------------------------
    Total                      4.191ns (3.682ns logic, 0.509ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 5.175ns (frequency: 193.229MHz)
  Total number of paths / destination ports: 1024 / 80
-------------------------------------------------------------------------
Delay:               5.175ns (Levels of Logic = 3)
  Source:            HH/nerdians0_4 (FF)
  Destination:       HH/nerdians1_7 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: HH/nerdians0_4 to HH/nerdians1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  HH/nerdians0_4 (HH/nerdians0_4)
     LUT4_D:I0->O          8   0.612   0.712  HH/nerdians0_cmp_eq0001125 (HH/nerdians0_cmp_eq0001125)
     LUT2:I1->O            2   0.612   0.383  HH/nerdians0_cmp_eq0001126 (HH/nerdians0_cmp_eq0000)
     LUT4:I3->O            8   0.612   0.643  HH/nerdians1_not0001 (HH/nerdians1_not0001)
     FDE:CE                    0.483          HH/nerdians1_0
    ----------------------------------------
    Total                      5.175ns (2.833ns logic, 2.342ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 1064 / 81
-------------------------------------------------------------------------
Offset:              7.198ns (Levels of Logic = 6)
  Source:            sw<0> (PAD)
  Destination:       HH/nerdians1_7 (FF)
  Destination Clock: clk1 rising

  Data Path: sw<0> to HH/nerdians1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.886  sw_0_IBUF (sw_0_IBUF)
     LUT2:I1->O            1   0.612   0.000  HH/old_language_identifier_5_0_mux0000422 (HH/old_language_identifier_5_0_mux0000422)
     MUXF5:I0->O           1   0.278   0.360  HH/old_language_identifier_5_0_mux000042_f5 (HH/old_language_identifier_5_0_mux000042)
     LUT4:I3->O            5   0.612   0.607  HH/old_language_identifier_5_0_mux000047 (HH/old_language_identifier_5_0_mux0000)
     LUT4:I1->O            1   0.612   0.387  HH/nerdians1_not0001_SW0_SW1 (N44)
     LUT4:I2->O            8   0.612   0.643  HH/nerdians1_not0001 (HH/nerdians1_not0001)
     FDE:CE                    0.483          HH/nerdians1_0
    ----------------------------------------
    Total                      7.198ns (4.315ns logic, 2.883ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 323 / 11
-------------------------------------------------------------------------
Offset:              8.905ns (Levels of Logic = 6)
  Source:            mclk_counter_17 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      mclk rising

  Data Path: mclk_counter_17 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.514   1.111  mclk_counter_17 (mclk_counter_17)
     LUT3:I0->O            1   0.612   0.000  Mmux__old_tmp_digit_2_36 (Mmux__old_tmp_digit_2_36)
     MUXF5:I1->O           1   0.278   0.509  Mmux__old_tmp_digit_2_2_f5_5 (_old_tmp_digit_2<6>)
     LUT4:I0->O           14   0.612   0.853  seg_and00001 (seg_and0000)
     LUT4:I3->O            1   0.612   0.000  seg<0>1 (seg<0>1)
     MUXF5:I1->O           1   0.278   0.357  seg<0>_f5 (seg_0_OBUF)
     OBUF:I->O                 3.169          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      8.905ns (6.075ns logic, 2.830ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 421 / 8
-------------------------------------------------------------------------
Offset:              8.314ns (Levels of Logic = 6)
  Source:            HH/hipsterians0_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk1 rising

  Data Path: HH/hipsterians0_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.520  HH/hipsterians0_6 (HH/hipsterians0_6)
     LUT3:I1->O            1   0.612   0.000  Mmux__old_tmp_digit_2_46 (Mmux__old_tmp_digit_2_46)
     MUXF5:I0->O           1   0.278   0.509  Mmux__old_tmp_digit_2_2_f5_5 (_old_tmp_digit_2<6>)
     LUT4:I0->O           14   0.612   0.853  seg_and00001 (seg_and0000)
     LUT4:I3->O            1   0.612   0.000  seg<0>1 (seg<0>1)
     MUXF5:I1->O           1   0.278   0.357  seg<0>_f5 (seg_0_OBUF)
     OBUF:I->O                 3.169          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      8.314ns (6.075ns logic, 2.239ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.16 secs
 
--> 

Total memory usage is 269264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    0 (   0 filtered)

