Classic Timing Analyzer report for memory_interface
Wed Apr 20 15:13:54 2011
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'SW[3]'
  8. Clock Setup: 'SW[1]'
  9. Clock Setup: 'SW[0]'
 10. Clock Setup: 'CLOCK_50'
 11. Clock Setup: 'SW[2]'
 12. Clock Setup: 'SW[4]'
 13. Clock Hold: 'SW[3]'
 14. Clock Hold: 'SW[1]'
 15. Clock Hold: 'SW[0]'
 16. Clock Hold: 'CLOCK_50'
 17. Clock Hold: 'SW[2]'
 18. tco
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 54.300 ns                        ; addr_count[3] ; GPIO_0[7]                    ; CLOCK_50   ; --       ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 23.57 MHz ( period = 42.428 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'SW[1]'         ; N/A                                      ; None          ; 187.09 MHz ( period = 5.345 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; 0            ;
; Clock Setup: 'SW[3]'         ; N/A                                      ; None          ; 208.42 MHz ( period = 4.798 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; 0            ;
; Clock Setup: 'SW[0]'         ; N/A                                      ; None          ; 209.82 MHz ( period = 4.766 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; 0            ;
; Clock Setup: 'SW[2]'         ; N/A                                      ; None          ; 216.31 MHz ( period = 4.623 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; 0            ;
; Clock Setup: 'SW[4]'         ; N/A                                      ; None          ; 273.60 MHz ( period = 3.655 ns ) ; addr_count[2] ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; addr_count[1] ; addr_count[1]                ; CLOCK_50   ; CLOCK_50 ; 734          ;
; Clock Hold: 'SW[1]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; addr_count[1] ; addr_count[1]                ; SW[1]      ; SW[1]    ; 129          ;
; Clock Hold: 'SW[3]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; addr_count[1] ; addr_count[1]                ; SW[3]      ; SW[3]    ; 62           ;
; Clock Hold: 'SW[0]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; addr_count[1] ; addr_count[1]                ; SW[0]      ; SW[0]    ; 49           ;
; Clock Hold: 'SW[2]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; addr_count[1] ; addr_count[1]                ; SW[2]      ; SW[2]    ; 31           ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;                              ;            ;          ; 1005         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[3]'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 210.44 MHz ( period = 4.752 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 211.10 MHz ( period = 4.737 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 212.18 MHz ( period = 4.713 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 213.40 MHz ( period = 4.686 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 213.40 MHz ( period = 4.686 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 213.40 MHz ( period = 4.686 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 213.40 MHz ( period = 4.686 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 213.45 MHz ( period = 4.685 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 213.45 MHz ( period = 4.685 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 213.45 MHz ( period = 4.685 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 213.45 MHz ( period = 4.685 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 213.68 MHz ( period = 4.680 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 214.50 MHz ( period = 4.662 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 215.33 MHz ( period = 4.644 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 215.33 MHz ( period = 4.644 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 215.33 MHz ( period = 4.644 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 215.42 MHz ( period = 4.642 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 215.42 MHz ( period = 4.642 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 215.42 MHz ( period = 4.642 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 215.42 MHz ( period = 4.642 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 216.31 MHz ( period = 4.623 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 218.91 MHz ( period = 4.568 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 218.91 MHz ( period = 4.568 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 218.91 MHz ( period = 4.568 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 218.91 MHz ( period = 4.568 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 220.26 MHz ( period = 4.540 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 221.04 MHz ( period = 4.524 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.43 MHz ( period = 4.516 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 221.43 MHz ( period = 4.516 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 221.43 MHz ( period = 4.516 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 222.07 MHz ( period = 4.503 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.52 MHz ( period = 4.454 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 225.12 MHz ( period = 4.442 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 225.12 MHz ( period = 4.442 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 227.27 MHz ( period = 4.400 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[1]'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 187.27 MHz ( period = 5.340 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 191.09 MHz ( period = 5.233 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 191.09 MHz ( period = 5.233 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 191.09 MHz ( period = 5.233 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 191.09 MHz ( period = 5.233 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 191.98 MHz ( period = 5.209 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 193.84 MHz ( period = 5.159 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 195.01 MHz ( period = 5.128 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 198.14 MHz ( period = 5.047 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 198.14 MHz ( period = 5.047 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 198.14 MHz ( period = 5.047 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 198.14 MHz ( period = 5.047 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 200.28 MHz ( period = 4.993 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 200.44 MHz ( period = 4.989 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 200.44 MHz ( period = 4.989 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 201.33 MHz ( period = 4.967 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 201.61 MHz ( period = 4.960 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[0]'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 209.82 MHz ( period = 4.766 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 211.60 MHz ( period = 4.726 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 211.86 MHz ( period = 4.720 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 212.54 MHz ( period = 4.705 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 215.98 MHz ( period = 4.630 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 217.82 MHz ( period = 4.591 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 218.34 MHz ( period = 4.580 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 223.41 MHz ( period = 4.476 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 223.41 MHz ( period = 4.476 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 223.41 MHz ( period = 4.476 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 223.41 MHz ( period = 4.476 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 225.84 MHz ( period = 4.428 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 225.84 MHz ( period = 4.428 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 225.84 MHz ( period = 4.428 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 225.84 MHz ( period = 4.428 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 228.47 MHz ( period = 4.377 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 228.47 MHz ( period = 4.377 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 228.47 MHz ( period = 4.377 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 228.47 MHz ( period = 4.377 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 228.94 MHz ( period = 4.368 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.57 MHz ( period = 42.428 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 23.57 MHz ( period = 42.423 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 23.59 MHz ( period = 42.388 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 23.59 MHz ( period = 42.382 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.370 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.370 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.370 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.370 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.367 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 23.62 MHz ( period = 42.343 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 23.62 MHz ( period = 42.343 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 23.62 MHz ( period = 42.343 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.316 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.316 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.316 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.316 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.315 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.315 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.315 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.315 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.312 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.312 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.312 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.310 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.301 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.301 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.301 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.301 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.297 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.297 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.297 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.297 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 23.65 MHz ( period = 42.292 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.274 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.274 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.274 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 23.67 MHz ( period = 42.253 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 23.67 MHz ( period = 42.242 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.218 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.218 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.218 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.218 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.217 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.217 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.217 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.217 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.214 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.214 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.214 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.213 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.213 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.213 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.213 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.211 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 23.70 MHz ( period = 42.193 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.184 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.184 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.184 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.184 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 23.72 MHz ( period = 42.164 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 23.72 MHz ( period = 42.164 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 23.72 MHz ( period = 42.164 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 23.72 MHz ( period = 42.154 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.147 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.147 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.147 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.147 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.146 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.146 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.146 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.145 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.145 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.145 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.144 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.144 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.144 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.144 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.138 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.138 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.138 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.138 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.137 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.137 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.137 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.137 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.133 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.130 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.130 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.130 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.130 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.122 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.118 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.118 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.118 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 23.74 MHz ( period = 42.118 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.109 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.109 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.109 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.109 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.102 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.102 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.102 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.102 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.097 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.097 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.097 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 23.75 MHz ( period = 42.097 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.090 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.090 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.090 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.090 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.084 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.084 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.084 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.084 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.083 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.083 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.083 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.76 MHz ( period = 42.083 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.076 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.072 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.072 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.068 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.068 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.068 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.068 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.064 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.064 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.064 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 23.77 MHz ( period = 42.064 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.78 MHz ( period = 42.049 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.039 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.039 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.039 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.039 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.037 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.037 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.037 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.037 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.032 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.032 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.032 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.032 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.030 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.029 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.029 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 23.79 MHz ( period = 42.029 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.024 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.024 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.024 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.024 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.011 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.011 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.011 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 23.80 MHz ( period = 42.011 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 23.81 MHz ( period = 41.994 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[2]'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 216.31 MHz ( period = 4.623 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 216.54 MHz ( period = 4.618 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 218.48 MHz ( period = 4.577 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 222.87 MHz ( period = 4.487 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 224.82 MHz ( period = 4.448 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 226.60 MHz ( period = 4.413 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 228.89 MHz ( period = 4.369 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 228.89 MHz ( period = 4.369 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 228.89 MHz ( period = 4.369 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 228.89 MHz ( period = 4.369 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 229.10 MHz ( period = 4.365 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 229.41 MHz ( period = 4.359 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 229.41 MHz ( period = 4.359 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 229.41 MHz ( period = 4.359 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 231.64 MHz ( period = 4.317 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 234.14 MHz ( period = 4.271 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[4]'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; ram_16x4_sync:U2|RAM~34     ; ram_16x4_sync:U2|data_out[1] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[1] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|data_out[3] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[3] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; current_state.COPY          ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~69      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~70      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~71      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~72      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; ram_16x4_sync:U2|RAM~68     ; ram_16x4_sync:U2|data_out[3] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 285.80 MHz ( period = 3.499 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 285.80 MHz ( period = 3.499 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 285.80 MHz ( period = 3.499 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 285.80 MHz ( period = 3.499 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|data_out[0] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|data_out[1] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~69      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~70      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~71      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~72      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; ram_16x4_sync:U2|RAM~35     ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; ram_16x4_sync:U2|RAM~62     ; ram_16x4_sync:U2|data_out[1] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~45      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~46      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~47      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~48      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~17      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~18      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~19      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~20      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|data_out[0] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 295.77 MHz ( period = 3.381 ns )                    ; ram_16x4_sync:U2|RAM~29     ; ram_16x4_sync:U2|data_out[0] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~49      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~50      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~51      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~52      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~45      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~46      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~47      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~48      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~65      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~66      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~67      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~68      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~61      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~62      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~63      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~64      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 297.62 MHz ( period = 3.360 ns )                    ; ram_16x4_sync:U2|RAM~18     ; ram_16x4_sync:U2|data_out[1] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 297.89 MHz ( period = 3.357 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~17      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.89 MHz ( period = 3.357 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~18      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.89 MHz ( period = 3.357 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~19      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 297.89 MHz ( period = 3.357 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~20      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; ram_16x4_sync:U2|RAM~43     ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~29      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~30      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~31      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~32      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~65      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~66      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~67      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~68      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~65      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~66      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~67      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~68      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~45      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~46      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~47      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~48      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~17      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~18      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~19      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~20      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~25      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~26      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~27      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~28      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~37      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~38      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~39      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; current_state.ADDR_CLR      ; ram_16x4_sync:U2|RAM~40      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; ram_16x4_sync:U2|RAM~25     ; ram_16x4_sync:U2|data_out[0] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; ram_16x4_sync:U2|RAM~47     ; ram_16x4_sync:U2|data_out[2] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; ram_16x4_sync:U2|RAM~32     ; ram_16x4_sync:U2|data_out[3] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~69      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~70      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~71      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~72      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~49      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~50      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~51      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~52      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~49      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~49      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~50      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~50      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~51      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~51      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; addr_count[1]               ; ram_16x4_sync:U2|RAM~52      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~52      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~53      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~49      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~50      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~54      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~55      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~51      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; current_state.COPY_ADDR_INC ; ram_16x4_sync:U2|RAM~56      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; addr_count[0]               ; ram_16x4_sync:U2|RAM~52      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~69      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~70      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~71      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~72      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~61      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~62      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~63      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~64      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~45      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~46      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~47      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~48      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~65      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~66      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~67      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~68      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; current_state.COPY_ADDR_INC ; addr_count[3]                ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~42      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~43      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~44      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~17      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~18      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~19      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; addr_count[3]               ; ram_16x4_sync:U2|RAM~20      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~29      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~30      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~31      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; current_state.RST           ; ram_16x4_sync:U2|RAM~32      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; addr_count[2]               ; ram_16x4_sync:U2|RAM~71      ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.005 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[3]'                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[1]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY           ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; addr_count[2]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[0]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; addr_count[3]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; rom_16x4_sync:U1|data_out[2] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; rom_16x4_sync:U1|data_out[3] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; rom_16x4_sync:U1|data_out[1] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~52      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM       ; current_state.READ_ADDR_INC  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.ADDR_CLR       ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY_ADDR_INC  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; rom_16x4_sync:U1|data_out[0] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~50      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~49      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.COPY           ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.ADDR_CLR       ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.COPY           ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[2]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; current_state.READ_RAM       ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[2]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~51      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[1]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[2]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~21      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~24      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[2] ; x_reg[2]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[3] ; x_reg[3]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; current_state.READ_RAM       ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[1]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[0]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~53      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~22      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[1]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~65      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[0] ; x_reg[0]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.ADDR_CLR       ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~20      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~68      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~16      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[0]                ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[1] ; x_reg[1]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~25      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~57      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~23      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~72      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~40      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~32      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~33      ; ram_16x4_sync:U2|data_out[0] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; ram_16x4_sync:U2|data_out[1] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; ram_16x4_sync:U2|data_out[2] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~42      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~54      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[0]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[1]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[2]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[3]                     ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~17      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~55      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~43      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~44      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~56      ; SW[3]      ; SW[3]    ; None                       ; None                       ; 1.155 ns                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[1]'                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[1]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY           ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; addr_count[2]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[0]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; addr_count[3]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; rom_16x4_sync:U1|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; rom_16x4_sync:U1|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; rom_16x4_sync:U1|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~52      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM       ; current_state.READ_ADDR_INC  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.ADDR_CLR       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY_ADDR_INC  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; rom_16x4_sync:U1|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~50      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~49      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.COPY           ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.ADDR_CLR       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.COPY           ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[2]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; current_state.READ_RAM       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[2]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~51      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[1]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[2]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~21      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~24      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[2] ; x_reg[2]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[3] ; x_reg[3]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; current_state.READ_RAM       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[1]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[0]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~53      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~22      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[1]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~65      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[0] ; x_reg[0]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.ADDR_CLR       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~20      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~68      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~16      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[0]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[1] ; x_reg[1]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~25      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~57      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~23      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~72      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~40      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~32      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~33      ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~42      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~54      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[0]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[1]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[2]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; x_reg[3]                     ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~17      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~55      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~43      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~44      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~56      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~38      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~30      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~66      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~18      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~12      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~14      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~10      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~64      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~48      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; current_state.COPY           ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM       ; current_state.COPY           ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~69      ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~37      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~29      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~64      ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~54      ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~45      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~70      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~46      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~62      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~34      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~55      ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~47      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~31      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~39      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~41      ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~66      ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~27      ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~36      ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~41      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~61      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[2]                ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~19      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~67      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~36      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~69      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~11      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~33      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~35      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~15      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~71      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~26      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~58      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~24      ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~59      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~27      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; rom_16x4_sync:U1|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; rom_16x4_sync:U1|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; rom_16x4_sync:U1|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; rom_16x4_sync:U1|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~60      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~28      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; ram_16x4_sync:U2|data_out[3] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~63      ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~61      ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; ram_16x4_sync:U2|data_out[2] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~63      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~9       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~13      ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~42      ; ram_16x4_sync:U2|data_out[1] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; ram_16x4_sync:U2|data_out[0] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; current_state.READ_RAM       ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.702 ns                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[0]'                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[1]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY           ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; addr_count[2]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[0]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; addr_count[3]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; rom_16x4_sync:U1|data_out[2] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; rom_16x4_sync:U1|data_out[3] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; rom_16x4_sync:U1|data_out[1] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~52      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM       ; current_state.READ_ADDR_INC  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.ADDR_CLR       ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY_ADDR_INC  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; rom_16x4_sync:U1|data_out[0] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~50      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~49      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.COPY           ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.ADDR_CLR       ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.COPY           ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[2]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; current_state.READ_RAM       ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[2]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~51      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[1]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[2]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~21      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~24      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[2] ; x_reg[2]                     ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[3] ; x_reg[3]                     ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; current_state.READ_RAM       ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[1]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[0]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~53      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~22      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[1]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~65      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[0] ; x_reg[0]                     ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.ADDR_CLR       ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~20      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~68      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~16      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; addr_count[0]                ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[1] ; x_reg[1]                     ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~25      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~57      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~23      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~72      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~40      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~32      ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~33      ; ram_16x4_sync:U2|data_out[0] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.118 ns                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; addr_count[1]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; addr_count[2]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; addr_count[0]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; addr_count[3]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; rom_16x4_sync:U1|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; rom_16x4_sync:U1|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; rom_16x4_sync:U1|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~52      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM                              ; current_state.READ_ADDR_INC  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; current_state.COPY_ADDR_INC  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; rom_16x4_sync:U1|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~50      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~49      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST                                   ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST                                   ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; addr_count[2]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; addr_count[2]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~51      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; addr_count[1]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; addr_count[2]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~21      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~24      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[2]                        ; x_reg[2]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[3]                        ; x_reg[3]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; addr_count[1]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; addr_count[0]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~53      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~22      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; addr_count[1]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~65      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[0]                        ; x_reg[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~20      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~68      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~16      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; addr_count[0]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[1]                        ; x_reg[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~25      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~57      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~23      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~40      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~32      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~33                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~42      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~54      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; x_reg[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; x_reg[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; x_reg[2]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC                         ; x_reg[3]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~17      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~55      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~43      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~44      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~56      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~38      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~30      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~66      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~18      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~12      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~14      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~10      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~64      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~48      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM                              ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~69                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~37      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~29      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~64                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~54                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~45      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~46      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~62      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~34      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~55                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~47      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~31      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~39      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~41                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~66                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~27                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~36                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~41      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~61      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; addr_count[2]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~19      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~67      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~36      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~11      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~33      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~35      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~15      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~26      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1]                        ; ram_16x4_sync:U2|RAM~58      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~24                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~59      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~27      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; rom_16x4_sync:U1|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; rom_16x4_sync:U1|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; rom_16x4_sync:U1|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; rom_16x4_sync:U1|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~60      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3]                        ; ram_16x4_sync:U2|RAM~28      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~63                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~61                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2]                        ; ram_16x4_sync:U2|RAM~63      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~9       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0]                        ; ram_16x4_sync:U2|RAM~13      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~42                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~21      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~22      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~23      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~24      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~59                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~56                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; current_state.READ_RAM       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~14                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~37                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; rom_16x4_sync:U1|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; rom_16x4_sync:U1|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; rom_16x4_sync:U1|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; rom_16x4_sync:U1|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~71                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~67                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~38                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; addr_count[3]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                                       ; current_state.ADDR_CLR       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR                              ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~17                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~65                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST                                   ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST                                   ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST                                   ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~45                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|RAM~21      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|RAM~22      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|RAM~23      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC                         ; ram_16x4_sync:U2|RAM~24      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~72                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~69      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~70      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~71      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~72      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~50                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~31                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                                       ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~23                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~44                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~57                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~9                              ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~10                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~70                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~13      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~14      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~15      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~16      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~9       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~10      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~11      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY                                  ; ram_16x4_sync:U2|RAM~12      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~58                             ; ram_16x4_sync:U2|data_out[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~28                             ; ram_16x4_sync:U2|data_out[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                                       ; current_state.COPY           ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~13                             ; ram_16x4_sync:U2|data_out[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|RAM~11                             ; ram_16x4_sync:U2|data_out[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                                       ; addr_count[3]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.300 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[2]'                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[1]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY           ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; addr_count[2]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[0]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; addr_count[3]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[2]                ; rom_16x4_sync:U1|data_out[2] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[3]                ; rom_16x4_sync:U1|data_out[3] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; rom_16x4_sync:U1|data_out[1] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~52      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_RAM       ; current_state.READ_ADDR_INC  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.ADDR_CLR       ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY           ; current_state.COPY_ADDR_INC  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; rom_16x4_sync:U1|data_out[0] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[1] ; ram_16x4_sync:U2|RAM~50      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~49      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.COPY           ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.RST            ; current_state.ADDR_CLR       ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.COPY_ADDR_INC  ; current_state.COPY           ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[2]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.ADDR_CLR       ; current_state.READ_RAM       ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[1]                ; addr_count[2]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[2] ; ram_16x4_sync:U2|RAM~51      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[1]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; addr_count[0]                ; addr_count[2]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[0] ; ram_16x4_sync:U2|RAM~21      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_16x4_sync:U1|data_out[3] ; ram_16x4_sync:U2|RAM~24      ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[2] ; x_reg[2]                     ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_16x4_sync:U2|data_out[3] ; x_reg[3]                     ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; current_state.READ_RAM       ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[1]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.READ_ADDR_INC  ; addr_count[0]                ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.975 ns                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To         ; From Clock ;
+-------+--------------+------------+------------------------------+------------+------------+
; N/A   ; None         ; 54.300 ns  ; addr_count[3]                ; GPIO_0[7]  ; CLOCK_50   ;
; N/A   ; None         ; 54.121 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; CLOCK_50   ;
; N/A   ; None         ; 54.099 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; CLOCK_50   ;
; N/A   ; None         ; 54.018 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; CLOCK_50   ;
; N/A   ; None         ; 54.001 ns  ; current_state.RST            ; GPIO_0[29] ; CLOCK_50   ;
; N/A   ; None         ; 53.988 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; CLOCK_50   ;
; N/A   ; None         ; 53.754 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; CLOCK_50   ;
; N/A   ; None         ; 53.609 ns  ; current_state.COPY           ; GPIO_0[25] ; CLOCK_50   ;
; N/A   ; None         ; 53.579 ns  ; current_state.COPY           ; GPIO_0[27] ; CLOCK_50   ;
; N/A   ; None         ; 53.484 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; CLOCK_50   ;
; N/A   ; None         ; 53.457 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; CLOCK_50   ;
; N/A   ; None         ; 53.439 ns  ; addr_count[2]                ; GPIO_0[5]  ; CLOCK_50   ;
; N/A   ; None         ; 53.305 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; CLOCK_50   ;
; N/A   ; None         ; 53.297 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; CLOCK_50   ;
; N/A   ; None         ; 53.231 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; CLOCK_50   ;
; N/A   ; None         ; 53.200 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; CLOCK_50   ;
; N/A   ; None         ; 53.146 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; CLOCK_50   ;
; N/A   ; None         ; 53.020 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; CLOCK_50   ;
; N/A   ; None         ; 53.020 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; CLOCK_50   ;
; N/A   ; None         ; 52.921 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; CLOCK_50   ;
; N/A   ; None         ; 52.869 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; CLOCK_50   ;
; N/A   ; None         ; 52.828 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; CLOCK_50   ;
; N/A   ; None         ; 52.789 ns  ; addr_count[0]                ; GPIO_0[1]  ; CLOCK_50   ;
; N/A   ; None         ; 52.743 ns  ; addr_count[1]                ; GPIO_0[3]  ; CLOCK_50   ;
; N/A   ; None         ; 52.576 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; CLOCK_50   ;
; N/A   ; None         ; 52.571 ns  ; x_reg[2]                     ; LEDR[2]    ; CLOCK_50   ;
; N/A   ; None         ; 52.567 ns  ; x_reg[1]                     ; LEDR[1]    ; CLOCK_50   ;
; N/A   ; None         ; 52.551 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; CLOCK_50   ;
; N/A   ; None         ; 52.543 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; CLOCK_50   ;
; N/A   ; None         ; 52.513 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; CLOCK_50   ;
; N/A   ; None         ; 52.343 ns  ; x_reg[0]                     ; LEDR[0]    ; CLOCK_50   ;
; N/A   ; None         ; 52.333 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; CLOCK_50   ;
; N/A   ; None         ; 51.865 ns  ; x_reg[3]                     ; LEDR[3]    ; CLOCK_50   ;
; N/A   ; None         ; 15.435 ns  ; addr_count[3]                ; GPIO_0[7]  ; SW[0]      ;
; N/A   ; None         ; 15.396 ns  ; addr_count[3]                ; GPIO_0[7]  ; SW[1]      ;
; N/A   ; None         ; 15.256 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; SW[0]      ;
; N/A   ; None         ; 15.234 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; SW[0]      ;
; N/A   ; None         ; 15.217 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; SW[1]      ;
; N/A   ; None         ; 15.195 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; SW[1]      ;
; N/A   ; None         ; 15.153 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; SW[0]      ;
; N/A   ; None         ; 15.136 ns  ; current_state.RST            ; GPIO_0[29] ; SW[0]      ;
; N/A   ; None         ; 15.123 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; SW[0]      ;
; N/A   ; None         ; 15.114 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; SW[1]      ;
; N/A   ; None         ; 15.097 ns  ; current_state.RST            ; GPIO_0[29] ; SW[1]      ;
; N/A   ; None         ; 15.084 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; SW[1]      ;
; N/A   ; None         ; 14.889 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; SW[0]      ;
; N/A   ; None         ; 14.850 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; SW[1]      ;
; N/A   ; None         ; 14.744 ns  ; current_state.COPY           ; GPIO_0[25] ; SW[0]      ;
; N/A   ; None         ; 14.714 ns  ; current_state.COPY           ; GPIO_0[27] ; SW[0]      ;
; N/A   ; None         ; 14.705 ns  ; current_state.COPY           ; GPIO_0[25] ; SW[1]      ;
; N/A   ; None         ; 14.675 ns  ; current_state.COPY           ; GPIO_0[27] ; SW[1]      ;
; N/A   ; None         ; 14.619 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; SW[0]      ;
; N/A   ; None         ; 14.592 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; SW[0]      ;
; N/A   ; None         ; 14.580 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; SW[1]      ;
; N/A   ; None         ; 14.574 ns  ; addr_count[2]                ; GPIO_0[5]  ; SW[0]      ;
; N/A   ; None         ; 14.553 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; SW[1]      ;
; N/A   ; None         ; 14.535 ns  ; addr_count[2]                ; GPIO_0[5]  ; SW[1]      ;
; N/A   ; None         ; 14.521 ns  ; addr_count[3]                ; GPIO_0[7]  ; SW[3]      ;
; N/A   ; None         ; 14.494 ns  ; addr_count[3]                ; GPIO_0[7]  ; SW[2]      ;
; N/A   ; None         ; 14.440 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; SW[0]      ;
; N/A   ; None         ; 14.432 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; SW[0]      ;
; N/A   ; None         ; 14.401 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; SW[1]      ;
; N/A   ; None         ; 14.393 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; SW[1]      ;
; N/A   ; None         ; 14.366 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; SW[0]      ;
; N/A   ; None         ; 14.342 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; SW[3]      ;
; N/A   ; None         ; 14.335 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; SW[0]      ;
; N/A   ; None         ; 14.327 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; SW[1]      ;
; N/A   ; None         ; 14.320 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; SW[3]      ;
; N/A   ; None         ; 14.315 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; SW[2]      ;
; N/A   ; None         ; 14.296 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; SW[1]      ;
; N/A   ; None         ; 14.293 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; SW[2]      ;
; N/A   ; None         ; 14.281 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; SW[0]      ;
; N/A   ; None         ; 14.242 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; SW[1]      ;
; N/A   ; None         ; 14.239 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; SW[3]      ;
; N/A   ; None         ; 14.222 ns  ; current_state.RST            ; GPIO_0[29] ; SW[3]      ;
; N/A   ; None         ; 14.212 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; SW[2]      ;
; N/A   ; None         ; 14.209 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; SW[3]      ;
; N/A   ; None         ; 14.195 ns  ; current_state.RST            ; GPIO_0[29] ; SW[2]      ;
; N/A   ; None         ; 14.182 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; SW[2]      ;
; N/A   ; None         ; 14.155 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; SW[0]      ;
; N/A   ; None         ; 14.155 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; SW[0]      ;
; N/A   ; None         ; 14.116 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; SW[1]      ;
; N/A   ; None         ; 14.116 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; SW[1]      ;
; N/A   ; None         ; 14.056 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; SW[0]      ;
; N/A   ; None         ; 14.017 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; SW[1]      ;
; N/A   ; None         ; 14.004 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; SW[0]      ;
; N/A   ; None         ; 13.975 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; SW[3]      ;
; N/A   ; None         ; 13.965 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; SW[1]      ;
; N/A   ; None         ; 13.963 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; SW[0]      ;
; N/A   ; None         ; 13.948 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; SW[2]      ;
; N/A   ; None         ; 13.924 ns  ; addr_count[0]                ; GPIO_0[1]  ; SW[0]      ;
; N/A   ; None         ; 13.924 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; SW[1]      ;
; N/A   ; None         ; 13.885 ns  ; addr_count[0]                ; GPIO_0[1]  ; SW[1]      ;
; N/A   ; None         ; 13.878 ns  ; addr_count[1]                ; GPIO_0[3]  ; SW[0]      ;
; N/A   ; None         ; 13.839 ns  ; addr_count[1]                ; GPIO_0[3]  ; SW[1]      ;
; N/A   ; None         ; 13.830 ns  ; current_state.COPY           ; GPIO_0[25] ; SW[3]      ;
; N/A   ; None         ; 13.803 ns  ; current_state.COPY           ; GPIO_0[25] ; SW[2]      ;
; N/A   ; None         ; 13.800 ns  ; current_state.COPY           ; GPIO_0[27] ; SW[3]      ;
; N/A   ; None         ; 13.773 ns  ; current_state.COPY           ; GPIO_0[27] ; SW[2]      ;
; N/A   ; None         ; 13.711 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; SW[0]      ;
; N/A   ; None         ; 13.706 ns  ; x_reg[2]                     ; LEDR[2]    ; SW[0]      ;
; N/A   ; None         ; 13.705 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; SW[3]      ;
; N/A   ; None         ; 13.702 ns  ; x_reg[1]                     ; LEDR[1]    ; SW[0]      ;
; N/A   ; None         ; 13.686 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; SW[0]      ;
; N/A   ; None         ; 13.678 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; SW[2]      ;
; N/A   ; None         ; 13.678 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; SW[3]      ;
; N/A   ; None         ; 13.678 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; SW[0]      ;
; N/A   ; None         ; 13.672 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; SW[1]      ;
; N/A   ; None         ; 13.667 ns  ; x_reg[2]                     ; LEDR[2]    ; SW[1]      ;
; N/A   ; None         ; 13.663 ns  ; x_reg[1]                     ; LEDR[1]    ; SW[1]      ;
; N/A   ; None         ; 13.660 ns  ; addr_count[2]                ; GPIO_0[5]  ; SW[3]      ;
; N/A   ; None         ; 13.651 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; SW[2]      ;
; N/A   ; None         ; 13.648 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; SW[0]      ;
; N/A   ; None         ; 13.647 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; SW[1]      ;
; N/A   ; None         ; 13.639 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; SW[1]      ;
; N/A   ; None         ; 13.633 ns  ; addr_count[2]                ; GPIO_0[5]  ; SW[2]      ;
; N/A   ; None         ; 13.609 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; SW[1]      ;
; N/A   ; None         ; 13.526 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; SW[3]      ;
; N/A   ; None         ; 13.518 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; SW[3]      ;
; N/A   ; None         ; 13.499 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; SW[2]      ;
; N/A   ; None         ; 13.491 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; SW[2]      ;
; N/A   ; None         ; 13.478 ns  ; x_reg[0]                     ; LEDR[0]    ; SW[0]      ;
; N/A   ; None         ; 13.468 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; SW[0]      ;
; N/A   ; None         ; 13.452 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; SW[3]      ;
; N/A   ; None         ; 13.439 ns  ; x_reg[0]                     ; LEDR[0]    ; SW[1]      ;
; N/A   ; None         ; 13.429 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; SW[1]      ;
; N/A   ; None         ; 13.425 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; SW[2]      ;
; N/A   ; None         ; 13.421 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; SW[3]      ;
; N/A   ; None         ; 13.394 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; SW[2]      ;
; N/A   ; None         ; 13.367 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; SW[3]      ;
; N/A   ; None         ; 13.350 ns  ; addr_count[3]                ; GPIO_0[7]  ; SW[4]      ;
; N/A   ; None         ; 13.340 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; SW[2]      ;
; N/A   ; None         ; 13.241 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; SW[3]      ;
; N/A   ; None         ; 13.241 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; SW[3]      ;
; N/A   ; None         ; 13.214 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; SW[2]      ;
; N/A   ; None         ; 13.214 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; SW[2]      ;
; N/A   ; None         ; 13.171 ns  ; rom_16x4_sync:U1|data_out[2] ; GPIO_0[13] ; SW[4]      ;
; N/A   ; None         ; 13.149 ns  ; current_state.ADDR_CLR       ; GPIO_0[29] ; SW[4]      ;
; N/A   ; None         ; 13.142 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; SW[3]      ;
; N/A   ; None         ; 13.115 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; SW[2]      ;
; N/A   ; None         ; 13.090 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; SW[3]      ;
; N/A   ; None         ; 13.068 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[25] ; SW[4]      ;
; N/A   ; None         ; 13.063 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; SW[2]      ;
; N/A   ; None         ; 13.051 ns  ; current_state.RST            ; GPIO_0[29] ; SW[4]      ;
; N/A   ; None         ; 13.049 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; SW[3]      ;
; N/A   ; None         ; 13.038 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[27] ; SW[4]      ;
; N/A   ; None         ; 13.022 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; SW[2]      ;
; N/A   ; None         ; 13.010 ns  ; addr_count[0]                ; GPIO_0[1]  ; SW[3]      ;
; N/A   ; None         ; 13.000 ns  ; x_reg[3]                     ; LEDR[3]    ; SW[0]      ;
; N/A   ; None         ; 12.983 ns  ; addr_count[0]                ; GPIO_0[1]  ; SW[2]      ;
; N/A   ; None         ; 12.964 ns  ; addr_count[1]                ; GPIO_0[3]  ; SW[3]      ;
; N/A   ; None         ; 12.961 ns  ; x_reg[3]                     ; LEDR[3]    ; SW[1]      ;
; N/A   ; None         ; 12.937 ns  ; addr_count[1]                ; GPIO_0[3]  ; SW[2]      ;
; N/A   ; None         ; 12.804 ns  ; rom_16x4_sync:U1|data_out[0] ; GPIO_0[9]  ; SW[4]      ;
; N/A   ; None         ; 12.797 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; SW[3]      ;
; N/A   ; None         ; 12.792 ns  ; x_reg[2]                     ; LEDR[2]    ; SW[3]      ;
; N/A   ; None         ; 12.788 ns  ; x_reg[1]                     ; LEDR[1]    ; SW[3]      ;
; N/A   ; None         ; 12.772 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; SW[3]      ;
; N/A   ; None         ; 12.770 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; SW[2]      ;
; N/A   ; None         ; 12.765 ns  ; x_reg[2]                     ; LEDR[2]    ; SW[2]      ;
; N/A   ; None         ; 12.764 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; SW[3]      ;
; N/A   ; None         ; 12.761 ns  ; x_reg[1]                     ; LEDR[1]    ; SW[2]      ;
; N/A   ; None         ; 12.745 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; SW[2]      ;
; N/A   ; None         ; 12.737 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; SW[2]      ;
; N/A   ; None         ; 12.734 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; SW[3]      ;
; N/A   ; None         ; 12.707 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; SW[2]      ;
; N/A   ; None         ; 12.659 ns  ; current_state.COPY           ; GPIO_0[25] ; SW[4]      ;
; N/A   ; None         ; 12.629 ns  ; current_state.COPY           ; GPIO_0[27] ; SW[4]      ;
; N/A   ; None         ; 12.564 ns  ; x_reg[0]                     ; LEDR[0]    ; SW[3]      ;
; N/A   ; None         ; 12.554 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; SW[3]      ;
; N/A   ; None         ; 12.537 ns  ; x_reg[0]                     ; LEDR[0]    ; SW[2]      ;
; N/A   ; None         ; 12.534 ns  ; current_state.COPY_ADDR_INC  ; GPIO_0[33] ; SW[4]      ;
; N/A   ; None         ; 12.527 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; SW[2]      ;
; N/A   ; None         ; 12.507 ns  ; rom_16x4_sync:U1|data_out[3] ; GPIO_0[15] ; SW[4]      ;
; N/A   ; None         ; 12.489 ns  ; addr_count[2]                ; GPIO_0[5]  ; SW[4]      ;
; N/A   ; None         ; 12.355 ns  ; ram_16x4_sync:U2|data_out[2] ; GPIO_0[21] ; SW[4]      ;
; N/A   ; None         ; 12.347 ns  ; ram_16x4_sync:U2|data_out[1] ; GPIO_0[19] ; SW[4]      ;
; N/A   ; None         ; 12.281 ns  ; ram_16x4_sync:U2|data_out[3] ; GPIO_0[23] ; SW[4]      ;
; N/A   ; None         ; 12.250 ns  ; current_state.ADDR_CLR       ; GPIO_0[31] ; SW[4]      ;
; N/A   ; None         ; 12.196 ns  ; ram_16x4_sync:U2|data_out[0] ; GPIO_0[17] ; SW[4]      ;
; N/A   ; None         ; 12.086 ns  ; x_reg[3]                     ; LEDR[3]    ; SW[3]      ;
; N/A   ; None         ; 12.070 ns  ; rom_16x4_sync:U1|data_out[0] ; LEDR[8]    ; SW[4]      ;
; N/A   ; None         ; 12.070 ns  ; ram_16x4_sync:U2|data_out[0] ; LEDR[4]    ; SW[4]      ;
; N/A   ; None         ; 12.059 ns  ; x_reg[3]                     ; LEDR[3]    ; SW[2]      ;
; N/A   ; None         ; 11.971 ns  ; rom_16x4_sync:U1|data_out[1] ; LEDR[9]    ; SW[4]      ;
; N/A   ; None         ; 11.919 ns  ; current_state.READ_ADDR_INC  ; GPIO_0[33] ; SW[4]      ;
; N/A   ; None         ; 11.878 ns  ; ram_16x4_sync:U2|data_out[2] ; LEDR[6]    ; SW[4]      ;
; N/A   ; None         ; 11.839 ns  ; addr_count[0]                ; GPIO_0[1]  ; SW[4]      ;
; N/A   ; None         ; 11.793 ns  ; addr_count[1]                ; GPIO_0[3]  ; SW[4]      ;
; N/A   ; None         ; 11.626 ns  ; ram_16x4_sync:U2|data_out[1] ; LEDR[5]    ; SW[4]      ;
; N/A   ; None         ; 11.621 ns  ; x_reg[2]                     ; LEDR[2]    ; SW[4]      ;
; N/A   ; None         ; 11.617 ns  ; x_reg[1]                     ; LEDR[1]    ; SW[4]      ;
; N/A   ; None         ; 11.601 ns  ; rom_16x4_sync:U1|data_out[3] ; LEDR[11]   ; SW[4]      ;
; N/A   ; None         ; 11.593 ns  ; ram_16x4_sync:U2|data_out[3] ; LEDR[7]    ; SW[4]      ;
; N/A   ; None         ; 11.563 ns  ; rom_16x4_sync:U1|data_out[1] ; GPIO_0[11] ; SW[4]      ;
; N/A   ; None         ; 11.393 ns  ; x_reg[0]                     ; LEDR[0]    ; SW[4]      ;
; N/A   ; None         ; 11.383 ns  ; rom_16x4_sync:U1|data_out[2] ; LEDR[10]   ; SW[4]      ;
; N/A   ; None         ; 10.915 ns  ; x_reg[3]                     ; LEDR[3]    ; SW[4]      ;
+-------+--------------+------------+------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 20 15:13:45 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[3]" is an undefined clock
    Info: Assuming node "SW[1]" is an undefined clock
    Info: Assuming node "SW[0]" is an undefined clock
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "SW[2]" is an undefined clock
    Info: Assuming node "SW[4]" is an undefined clock
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_div:U3|dflipflop:D28|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D29|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D25|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D24|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D17|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D16|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D20|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D21|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D1|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D4|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D5|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D8|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D9|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D12|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D13|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~14" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D31|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D30|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D26|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~12" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D27|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D19|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D18|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~8" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D22|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~10" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D23|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~0" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D2|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D3|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D7|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~2" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D6|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~4" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D10|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D11|Q" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D14|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~6" as buffer
    Info: Detected ripple clock "clock_div:U3|dflipflop:D15|Q" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~15" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~13" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~9" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~11" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~1" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~3" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~5" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~7" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~20" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~19" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~16" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~17" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~21" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0~18" as buffer
    Info: Detected gated clock "clock_div:U3|Mux0" as buffer
Info: Clock "SW[3]" has Internal fmax of 208.42 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 4.798 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -1.144 ns
        Info: + Shortest clock path from clock "SW[3]" to destination register is 6.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW[3]'
            Info: 2: + IC(1.608 ns) + CELL(0.150 ns) = 2.757 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 6.179 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 1.836 ns ( 29.71 % )
            Info: Total interconnect delay = 4.343 ns ( 70.29 % )
        Info: - Longest clock path from clock "SW[3]" to source register is 7.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW[3]'
            Info: 2: + IC(1.661 ns) + CELL(0.438 ns) = 3.098 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 3: + IC(0.780 ns) + CELL(0.419 ns) = 4.297 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.788 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 7.323 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 2.393 ns ( 32.68 % )
            Info: Total interconnect delay = 4.930 ns ( 67.32 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[1]" has Internal fmax of 187.09 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 5.345 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -1.691 ns
        Info: + Shortest clock path from clock "SW[1]" to destination register is 6.507 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW[1]'
            Info: 2: + IC(1.014 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.559 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 3.085 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.482 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 6: + IC(1.491 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 7: + IC(0.997 ns) + CELL(0.537 ns) = 6.507 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 2.257 ns ( 34.69 % )
            Info: Total interconnect delay = 4.250 ns ( 65.31 % )
        Info: - Longest clock path from clock "SW[1]" to source register is 8.198 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW[1]'
            Info: 2: + IC(1.116 ns) + CELL(0.271 ns) = 2.386 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~6'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~7'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~17'
            Info: 5: + IC(0.254 ns) + CELL(0.271 ns) = 3.973 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.172 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.198 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 3.047 ns ( 37.17 % )
            Info: Total interconnect delay = 5.151 ns ( 62.83 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[0]" has Internal fmax of 209.82 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 4.766 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -1.112 ns
        Info: + Shortest clock path from clock "SW[0]" to destination register is 7.125 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW[0]'
            Info: 2: + IC(0.977 ns) + CELL(0.271 ns) = 2.247 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~14'
            Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.781 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.177 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.703 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 4.100 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 5.591 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.997 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 2.653 ns ( 37.24 % )
            Info: Total interconnect delay = 4.472 ns ( 62.76 % )
        Info: - Longest clock path from clock "SW[0]" to source register is 8.237 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW[0]'
            Info: 2: + IC(1.119 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~2'
            Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.084 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~3'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.614 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~16'
            Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.012 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.211 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.702 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.237 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 3.089 ns ( 37.50 % )
            Info: Total interconnect delay = 5.148 ns ( 62.50 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLOCK_50" has Internal fmax of 23.57 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 42.428 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -38.774 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 8.328 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.498 ns) + CELL(0.419 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~0'
            Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.310 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~1'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.706 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~16'
            Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.104 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.303 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.794 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.997 ns) + CELL(0.537 ns) = 8.328 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 2.824 ns ( 33.91 % )
            Info: Total interconnect delay = 5.504 ns ( 66.09 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 47.102 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D1|Q'
            Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D2|Q'
            Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D3|Q'
            Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D4|Q'
            Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D5|Q'
            Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D6|Q'
            Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D7|Q'
            Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D8|Q'
            Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D9|Q'
            Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D10|Q'
            Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D11|Q'
            Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D12|Q'
            Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D13|Q'
            Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D14|Q'
            Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D15|Q'
            Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D16|Q'
            Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D17|Q'
            Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D18|Q'
            Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D19|Q'
            Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D20|Q'
            Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D21|Q'
            Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D22|Q'
            Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D23|Q'
            Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D24|Q'
            Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D25|Q'
            Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D26|Q'
            Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D27|Q'
            Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D28|Q'
            Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D29|Q'
            Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D30|Q'
            Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3|dflipflop:D31|Q'
            Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 26.923 ns ( 57.16 % )
            Info: Total interconnect delay = 20.179 ns ( 42.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[2]" has Internal fmax of 216.31 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 4.623 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -0.969 ns
        Info: + Shortest clock path from clock "SW[2]" to destination register is 6.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW[2]'
            Info: 2: + IC(0.960 ns) + CELL(0.420 ns) = 2.379 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.905 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 3.302 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 6: + IC(0.997 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 2.377 ns ( 37.57 % )
            Info: Total interconnect delay = 3.950 ns ( 62.43 % )
        Info: - Longest clock path from clock "SW[2]" to source register is 7.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW[2]'
            Info: 2: + IC(1.127 ns) + CELL(0.420 ns) = 2.546 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~17'
            Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 3.071 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 4.270 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 7.296 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 2.646 ns ( 36.27 % )
            Info: Total interconnect delay = 4.650 ns ( 63.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[4]" has Internal fmax of 273.6 MHz between source register "addr_count[2]" and destination register "ram_16x4_sync:U2|data_out[2]" (period= 3.655 ns)
    Info: + Longest register to register delay is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
        Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~157'
        Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~158'
        Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2|RAM~166'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
        Info: Total cell delay = 1.334 ns ( 38.78 % )
        Info: Total interconnect delay = 2.106 ns ( 61.22 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "SW[4]" to destination register is 6.151 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'SW[4]'
            Info: 2: + IC(1.852 ns) + CELL(0.275 ns) = 3.126 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 3: + IC(1.491 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.151 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2|data_out[2]'
            Info: Total cell delay = 1.811 ns ( 29.44 % )
            Info: Total interconnect delay = 4.340 ns ( 70.56 % )
        Info: - Longest clock path from clock "SW[4]" to source register is 6.152 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'SW[4]'
            Info: 2: + IC(1.852 ns) + CELL(0.275 ns) = 3.126 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 3: + IC(1.491 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 6.152 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count[2]'
            Info: Total cell delay = 1.811 ns ( 29.44 % )
            Info: Total interconnect delay = 4.341 ns ( 70.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock "SW[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "addr_count[1]" and destination pin or register "addr_count[1]" for clock "SW[3]" (Hold time is 752 ps)
    Info: + Largest clock skew is 1.143 ns
        Info: + Longest clock path from clock "SW[3]" to destination register is 7.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW[3]'
            Info: 2: + IC(1.661 ns) + CELL(0.438 ns) = 3.098 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 3: + IC(0.780 ns) + CELL(0.419 ns) = 4.297 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.788 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 7.323 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.393 ns ( 32.68 % )
            Info: Total interconnect delay = 4.930 ns ( 67.32 % )
        Info: - Shortest clock path from clock "SW[3]" to source register is 6.180 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW[3]'
            Info: 2: + IC(1.608 ns) + CELL(0.150 ns) = 2.757 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 6.180 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 1.836 ns ( 29.71 % )
            Info: Total interconnect delay = 4.344 ns ( 70.29 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 129 non-operational path(s) clocked by clock "SW[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "addr_count[1]" and destination pin or register "addr_count[1]" for clock "SW[1]" (Hold time is 1.299 ns)
    Info: + Largest clock skew is 1.690 ns
        Info: + Longest clock path from clock "SW[1]" to destination register is 8.198 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW[1]'
            Info: 2: + IC(1.116 ns) + CELL(0.271 ns) = 2.386 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~6'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~7'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~17'
            Info: 5: + IC(0.254 ns) + CELL(0.271 ns) = 3.973 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.172 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.198 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 3.047 ns ( 37.17 % )
            Info: Total interconnect delay = 5.151 ns ( 62.83 % )
        Info: - Shortest clock path from clock "SW[1]" to source register is 6.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW[1]'
            Info: 2: + IC(1.014 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.559 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 3.085 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.482 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 6: + IC(1.491 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 7: + IC(0.998 ns) + CELL(0.537 ns) = 6.508 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.257 ns ( 34.68 % )
            Info: Total interconnect delay = 4.251 ns ( 65.32 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 49 non-operational path(s) clocked by clock "SW[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "addr_count[1]" and destination pin or register "addr_count[1]" for clock "SW[0]" (Hold time is 720 ps)
    Info: + Largest clock skew is 1.111 ns
        Info: + Longest clock path from clock "SW[0]" to destination register is 8.237 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW[0]'
            Info: 2: + IC(1.119 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~2'
            Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.084 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~3'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.614 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~16'
            Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.012 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.211 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.702 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.237 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 3.089 ns ( 37.50 % )
            Info: Total interconnect delay = 5.148 ns ( 62.50 % )
        Info: - Shortest clock path from clock "SW[0]" to source register is 7.126 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW[0]'
            Info: 2: + IC(0.977 ns) + CELL(0.271 ns) = 2.247 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~14'
            Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.781 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.177 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.703 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 4.100 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 5.591 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 7.126 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.653 ns ( 37.23 % )
            Info: Total interconnect delay = 4.473 ns ( 62.77 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "addr_count[1]" and destination pin or register "addr_count[1]" for clock "CLOCK_50" (Hold time is 38.382 ns)
    Info: + Largest clock skew is 38.773 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 47.102 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D1|Q'
            Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D2|Q'
            Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D3|Q'
            Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D4|Q'
            Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D5|Q'
            Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D6|Q'
            Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D7|Q'
            Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D8|Q'
            Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D9|Q'
            Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D10|Q'
            Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D11|Q'
            Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D12|Q'
            Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D13|Q'
            Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D14|Q'
            Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D15|Q'
            Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D16|Q'
            Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D17|Q'
            Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D18|Q'
            Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D19|Q'
            Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D20|Q'
            Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D21|Q'
            Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D22|Q'
            Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D23|Q'
            Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D24|Q'
            Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D25|Q'
            Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D26|Q'
            Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D27|Q'
            Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D28|Q'
            Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D29|Q'
            Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D30|Q'
            Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3|dflipflop:D31|Q'
            Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
            Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 26.923 ns ( 57.16 % )
            Info: Total interconnect delay = 20.179 ns ( 42.84 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 8.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.498 ns) + CELL(0.419 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~0'
            Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.310 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~1'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.706 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~16'
            Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.104 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.303 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.794 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.329 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.824 ns ( 33.91 % )
            Info: Total interconnect delay = 5.505 ns ( 66.09 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock "SW[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "addr_count[1]" and destination pin or register "addr_count[1]" for clock "SW[2]" (Hold time is 577 ps)
    Info: + Largest clock skew is 0.968 ns
        Info: + Longest clock path from clock "SW[2]" to destination register is 7.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW[2]'
            Info: 2: + IC(1.127 ns) + CELL(0.420 ns) = 2.546 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~17'
            Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 3.071 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~18'
            Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 4.270 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 7.296 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.646 ns ( 36.27 % )
            Info: Total interconnect delay = 4.650 ns ( 63.73 % )
        Info: - Shortest clock path from clock "SW[2]" to source register is 6.328 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW[2]'
            Info: 2: + IC(0.960 ns) + CELL(0.420 ns) = 2.379 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
            Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.905 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
            Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 3.302 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
            Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
            Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 6.328 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
            Info: Total cell delay = 2.377 ns ( 37.56 % )
            Info: Total interconnect delay = 3.951 ns ( 62.44 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLOCK_50" to destination pin "GPIO_0[7]" through register "addr_count[3]" is 54.300 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 47.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D1|Q'
        Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D2|Q'
        Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D3|Q'
        Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D4|Q'
        Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D5|Q'
        Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D6|Q'
        Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D7|Q'
        Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D8|Q'
        Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D9|Q'
        Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D10|Q'
        Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D11|Q'
        Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D12|Q'
        Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D13|Q'
        Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D14|Q'
        Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D15|Q'
        Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D16|Q'
        Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D17|Q'
        Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D18|Q'
        Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D19|Q'
        Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D20|Q'
        Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D21|Q'
        Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D22|Q'
        Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D23|Q'
        Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D24|Q'
        Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D25|Q'
        Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D26|Q'
        Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D27|Q'
        Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D28|Q'
        Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D29|Q'
        Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3|dflipflop:D30|Q'
        Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3|dflipflop:D31|Q'
        Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~15'
        Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~20'
        Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3|Mux0~21'
        Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3|Mux0'
        Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3|Mux0~clkctrl'
        Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N7; Fanout = 34; REG Node = 'addr_count[3]'
        Info: Total cell delay = 26.923 ns ( 57.16 % )
        Info: Total interconnect delay = 20.179 ns ( 42.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N7; Fanout = 34; REG Node = 'addr_count[3]'
        Info: 2: + IC(4.316 ns) + CELL(2.632 ns) = 6.948 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = 'GPIO_0[7]'
        Info: Total cell delay = 2.632 ns ( 37.88 % )
        Info: Total interconnect delay = 4.316 ns ( 62.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Apr 20 15:13:54 2011
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:02


