Analysis & Synthesis report for quartus
Mon Jul 29 17:00:26 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state
 12. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state
 14. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state
 15. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state
 16. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state
 17. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state
 18. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state
 19. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state
 20. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state
 21. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state
 22. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state
 23. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state
 24. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state
 25. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state
 26. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state
 27. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state
 28. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state
 29. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state
 30. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state
 31. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state
 32. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state
 33. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state
 34. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state
 35. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state
 36. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state
 37. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state
 38. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state
 39. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state
 40. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state
 41. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state
 42. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state
 43. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state
 44. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state
 45. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state
 46. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state
 47. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state
 48. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state
 49. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state
 50. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state
 51. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state
 52. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state
 53. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state
 54. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state
 55. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state
 56. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state
 57. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state
 58. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state
 59. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state
 60. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state
 61. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state
 62. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state
 63. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state
 64. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state
 65. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state
 66. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state
 67. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state
 68. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state
 69. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state
 70. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state
 71. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state
 72. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state
 73. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state
 74. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state
 75. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state
 76. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state
 77. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state
 78. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state
 79. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state
 80. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state
 81. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state
 82. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state
 83. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state
 84. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state
 85. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state
 86. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state
 87. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state
 88. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state
 89. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state
 90. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state
 91. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state
 92. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state
 93. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state
 94. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state
 95. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state
 96. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state
 97. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state
 98. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state
 99. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state
100. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state
101. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state
102. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state
103. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state
104. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state
105. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state
106. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state
107. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state
108. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state
109. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state
110. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state
111. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state
112. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state
113. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state
114. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state
115. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state
116. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state
117. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state
118. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state
119. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state
120. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state
121. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state
122. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state
123. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state
124. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state
125. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state
126. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state
127. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state
128. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state
129. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state
130. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state
131. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state
132. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state
133. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state
134. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
135. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
136. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
137. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
138. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
139. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
140. Registers Removed During Synthesis
141. Removed Registers Triggering Further Register Optimizations
142. General Register Statistics
143. Inverted Register Statistics
144. Registers Packed Into Inferred Megafunctions
145. Multiplexer Restructuring Statistics (Restructuring Performed)
146. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
147. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
148. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
149. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
150. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
151. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
152. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
153. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
154. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
155. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
156. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
157. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
158. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
159. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
160. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
161. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
162. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
163. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
164. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
165. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
166. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
167. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
168. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
169. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
170. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
171. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
172. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
173. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
174. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
175. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
176. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
177. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
178. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
179. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
180. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
181. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
182. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
183. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
184. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
185. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
186. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
187. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
188. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
189. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
190. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
191. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
192. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
193. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
194. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
195. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
196. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
197. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
198. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
199. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
200. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
201. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
202. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
203. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
204. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
205. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
206. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
207. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
208. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
209. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
210. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
211. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated
212. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
213. Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst
214. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
215. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec
216. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
217. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
218. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
219. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
220. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo
221. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
222. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo
223. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo
224. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
225. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
226. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
227. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
228. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
229. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
230. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb
231. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb
232. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon
233. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
234. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
235. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
236. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
237. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
238. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
239. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr
240. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
241. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
242. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
243. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
244. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
245. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
246. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
247. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr
248. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
249. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1
250. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu
251. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
252. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
253. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec
254. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs
255. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr
256. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu
257. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1
258. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu
259. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
260. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
261. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec
262. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs
263. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr
264. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu
265. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1
266. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu
267. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
268. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
269. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec
270. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs
271. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr
272. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu
273. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1
274. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu
275. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
276. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
277. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec
278. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs
279. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr
280. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu
281. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1
282. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu
283. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
284. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
285. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec
286. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs
287. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr
288. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu
289. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1
290. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu
291. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
292. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
293. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec
294. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs
295. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr
296. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu
297. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1
298. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu
299. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
300. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
301. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec
302. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs
303. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr
304. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu
305. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1
306. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu
307. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
308. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
309. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec
310. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs
311. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr
312. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu
313. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1
314. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu
315. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
316. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
317. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec
318. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs
319. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr
320. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu
321. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1
322. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu
323. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
324. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
325. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec
326. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs
327. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr
328. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu
329. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1
330. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu
331. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
332. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
333. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec
334. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs
335. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr
336. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu
337. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1
338. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu
339. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
340. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
341. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec
342. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs
343. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr
344. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu
345. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1
346. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu
347. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
348. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
349. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec
350. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs
351. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr
352. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu
353. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1
354. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu
355. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
356. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
357. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec
358. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs
359. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr
360. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu
361. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1
362. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu
363. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
364. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
365. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec
366. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs
367. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr
368. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu
369. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1
370. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu
371. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
372. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
373. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec
374. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs
375. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr
376. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu
377. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1
378. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu
379. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
380. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
381. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec
382. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs
383. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr
384. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu
385. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1
386. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu
387. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
388. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
389. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec
390. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs
391. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr
392. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu
393. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1
394. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu
395. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
396. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
397. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec
398. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs
399. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr
400. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu
401. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1
402. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu
403. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
404. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
405. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec
406. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs
407. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr
408. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu
409. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1
410. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu
411. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
412. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
413. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec
414. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs
415. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr
416. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu
417. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1
418. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu
419. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
420. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
421. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec
422. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs
423. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr
424. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu
425. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1
426. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu
427. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
428. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
429. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec
430. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs
431. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr
432. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu
433. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1
434. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu
435. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
436. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
437. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec
438. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs
439. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr
440. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu
441. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1
442. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu
443. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
444. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
445. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec
446. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs
447. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr
448. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu
449. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1
450. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu
451. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
452. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
453. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec
454. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs
455. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr
456. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu
457. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1
458. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu
459. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
460. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
461. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec
462. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs
463. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr
464. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu
465. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1
466. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu
467. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
468. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
469. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec
470. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs
471. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr
472. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu
473. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1
474. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu
475. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
476. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
477. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec
478. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs
479. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr
480. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu
481. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1
482. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu
483. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
484. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
485. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec
486. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs
487. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr
488. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu
489. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1
490. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu
491. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
492. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
493. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec
494. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs
495. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr
496. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu
497. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1
498. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu
499. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
500. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
501. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec
502. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs
503. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr
504. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu
505. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1
506. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu
507. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
508. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
509. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec
510. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs
511. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr
512. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu
513. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1
514. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu
515. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
516. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
517. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec
518. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs
519. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr
520. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu
521. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1
522. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu
523. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
524. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
525. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec
526. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs
527. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr
528. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu
529. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1
530. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu
531. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
532. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
533. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec
534. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs
535. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr
536. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu
537. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1
538. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu
539. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
540. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
541. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec
542. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs
543. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr
544. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu
545. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1
546. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu
547. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
548. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
549. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec
550. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs
551. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr
552. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu
553. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1
554. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu
555. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
556. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
557. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec
558. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs
559. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr
560. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu
561. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1
562. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu
563. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
564. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
565. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec
566. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs
567. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr
568. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu
569. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1
570. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu
571. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
572. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
573. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec
574. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs
575. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr
576. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu
577. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1
578. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu
579. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
580. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
581. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec
582. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs
583. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr
584. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu
585. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1
586. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu
587. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
588. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
589. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec
590. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs
591. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr
592. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu
593. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1
594. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu
595. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
596. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
597. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec
598. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs
599. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr
600. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu
601. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1
602. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu
603. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
604. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
605. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec
606. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs
607. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr
608. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu
609. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1
610. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu
611. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
612. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
613. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec
614. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs
615. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr
616. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu
617. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1
618. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu
619. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
620. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
621. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec
622. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs
623. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr
624. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu
625. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1
626. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu
627. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
628. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
629. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec
630. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs
631. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr
632. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu
633. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1
634. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu
635. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
636. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
637. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec
638. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs
639. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr
640. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu
641. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1
642. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu
643. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
644. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
645. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec
646. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs
647. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr
648. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu
649. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1
650. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu
651. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
652. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
653. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec
654. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs
655. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr
656. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu
657. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1
658. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu
659. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
660. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
661. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec
662. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs
663. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr
664. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu
665. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1
666. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu
667. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
668. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
669. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec
670. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs
671. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr
672. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu
673. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1
674. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu
675. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
676. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
677. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec
678. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs
679. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr
680. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu
681. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1
682. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu
683. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
684. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
685. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec
686. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs
687. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr
688. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu
689. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1
690. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu
691. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
692. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
693. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec
694. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs
695. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr
696. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu
697. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1
698. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu
699. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
700. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
701. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec
702. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs
703. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr
704. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu
705. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1
706. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu
707. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
708. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
709. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec
710. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs
711. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr
712. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu
713. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1
714. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu
715. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
716. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
717. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec
718. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs
719. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr
720. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu
721. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1
722. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu
723. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
724. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
725. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec
726. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs
727. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr
728. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu
729. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1
730. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu
731. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
732. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
733. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec
734. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs
735. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr
736. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu
737. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1
738. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu
739. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
740. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
741. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec
742. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs
743. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr
744. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu
745. Parameter Settings for User Entity Instance: seven_display:ssd_0
746. Parameter Settings for User Entity Instance: seven_display:ssd_1
747. Parameter Settings for User Entity Instance: seven_display:ssd_2
748. Parameter Settings for User Entity Instance: seven_display:ssd_3
749. Parameter Settings for User Entity Instance: seven_display:ssd_4
750. Parameter Settings for User Entity Instance: seven_display:ssd_5
751. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
752. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
753. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
754. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
755. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
756. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
757. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
758. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
759. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
760. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
761. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
762. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
763. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
764. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
765. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
766. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
767. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
768. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
769. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
770. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
771. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
772. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
773. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
774. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
775. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
776. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
777. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
778. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
779. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
780. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
781. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
782. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
783. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
784. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
785. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
786. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
787. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
788. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
789. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
790. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
791. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
792. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
793. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
794. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
795. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
796. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
797. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
798. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
799. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
800. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
801. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
802. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
803. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
804. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
805. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
806. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
807. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
808. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
809. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
810. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
811. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
812. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
813. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
814. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
815. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
816. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
817. altsyncram Parameter Settings by Entity Instance
818. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec"
819. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
820. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
821. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu"
822. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1"
823. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec"
824. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
825. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
826. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu"
827. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1"
828. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec"
829. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
830. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
831. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu"
832. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1"
833. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec"
834. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
835. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
836. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu"
837. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1"
838. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec"
839. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
840. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
841. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu"
842. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1"
843. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec"
844. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
845. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
846. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu"
847. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1"
848. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec"
849. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
850. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
851. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu"
852. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1"
853. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec"
854. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
855. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
856. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu"
857. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1"
858. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec"
859. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
860. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
861. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu"
862. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1"
863. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec"
864. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
865. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
866. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu"
867. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1"
868. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec"
869. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
870. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
871. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu"
872. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1"
873. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec"
874. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
875. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
876. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu"
877. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1"
878. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec"
879. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
880. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
881. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu"
882. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1"
883. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec"
884. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
885. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
886. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu"
887. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1"
888. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec"
889. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
890. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
891. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu"
892. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1"
893. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec"
894. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
895. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
896. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu"
897. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1"
898. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec"
899. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
900. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
901. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu"
902. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1"
903. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec"
904. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
905. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
906. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu"
907. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1"
908. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec"
909. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
910. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
911. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu"
912. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1"
913. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec"
914. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
915. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
916. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu"
917. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1"
918. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec"
919. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
920. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
921. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu"
922. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1"
923. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec"
924. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
925. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
926. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu"
927. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1"
928. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec"
929. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
930. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
931. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu"
932. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1"
933. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec"
934. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
935. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
936. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu"
937. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1"
938. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec"
939. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
940. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
941. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu"
942. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1"
943. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec"
944. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
945. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
946. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu"
947. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1"
948. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec"
949. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
950. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
951. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu"
952. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1"
953. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec"
954. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
955. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
956. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu"
957. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1"
958. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec"
959. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
960. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
961. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu"
962. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1"
963. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec"
964. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
965. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
966. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu"
967. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1"
968. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec"
969. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
970. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
971. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu"
972. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1"
973. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec"
974. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
975. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
976. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu"
977. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1"
978. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"
979. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
980. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
981. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"
982. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"
983. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"
984. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
985. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
986. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"
987. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"
988. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"
989. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
990. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
991. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"
992. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"
993. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"
994. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
995. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
996. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"
997. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"
998. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"
999. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1000. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1001. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"
1002. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"
1003. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"
1004. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1005. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1006. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"
1007. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"
1008. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"
1009. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1010. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1011. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"
1012. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"
1013. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"
1014. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1015. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1016. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"
1017. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"
1018. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"
1019. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1020. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1021. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"
1022. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"
1023. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"
1024. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1025. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1026. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"
1027. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"
1028. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"
1029. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1030. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1031. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"
1032. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"
1033. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"
1034. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1035. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1036. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"
1037. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"
1038. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"
1039. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1040. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1041. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"
1042. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"
1043. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"
1044. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1045. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1046. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"
1047. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"
1048. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"
1049. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1050. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1051. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"
1052. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"
1053. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"
1054. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1055. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1056. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"
1057. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"
1058. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"
1059. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1060. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1061. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"
1062. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"
1063. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"
1064. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1065. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1066. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"
1067. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"
1068. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"
1069. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1070. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1071. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"
1072. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"
1073. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"
1074. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1075. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1076. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"
1077. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"
1078. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"
1079. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1080. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1081. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"
1082. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"
1083. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"
1084. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1085. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1086. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"
1087. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"
1088. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"
1089. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1090. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1091. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"
1092. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"
1093. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"
1094. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1095. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1096. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"
1097. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"
1098. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"
1099. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1100. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1101. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"
1102. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"
1103. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"
1104. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1105. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1106. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"
1107. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"
1108. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"
1109. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1110. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1111. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"
1112. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"
1113. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"
1114. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1115. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1116. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"
1117. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"
1118. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"
1119. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1120. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1121. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"
1122. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"
1123. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"
1124. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1125. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1126. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"
1127. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"
1128. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
1129. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1130. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1131. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
1132. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
1133. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
1134. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
1135. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
1136. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
1137. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
1138. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"
1139. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"
1140. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"
1141. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
1142. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
1143. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo"
1144. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo"
1145. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
1146. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
1147. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
1148. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
1149. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
1150. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"
1151. Port Connectivity Checks: "vmicro16_soc:soc"
1152. Post-Synthesis Netlist Statistics for Top Partition
1153. Elapsed Time Per Partition
1154. Analysis & Synthesis Messages
1155. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 29 17:00:23 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 36073                                       ;
; Total pins                      ; 56                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 159,744                                     ;
; Total DSP Blocks                ; 64                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  34.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../../vmicro16_periph.v                        ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_periph.v                                           ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/fifo.v                              ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/fifo.v                                                 ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; e:/projects/uni/vmicro16/sw/asm.s.hex          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; e:/projects/uni/vmicro16/sw/asm.s.hex                                                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_a4v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
; db/altsyncram_acv1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_acv1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 29568       ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 37615       ;
;     -- 7 input functions                    ; 533         ;
;     -- 6 input functions                    ; 18056       ;
;     -- 5 input functions                    ; 5745        ;
;     -- 4 input functions                    ; 4948        ;
;     -- <=3 input functions                  ; 8333        ;
;                                             ;             ;
; Dedicated logic registers                   ; 36073       ;
;                                             ;             ;
; I/O pins                                    ; 56          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 159744      ;
;                                             ;             ;
; Total DSP Blocks                            ; 64          ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 37120       ;
; Total fan-out                               ; 327388      ;
; Average fan-out                             ; 4.37        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_ms                                            ; 37615 (0)           ; 36073 (0)                 ; 159744            ; 64         ; 56   ; 0            ; |top_ms                                                                                                                                          ; top_ms               ; work         ;
;    |seven_display:ssd_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                      ; seven_display        ; work         ;
;    |vmicro16_soc:soc|                              ; 37573 (0)           ; 36073 (0)                 ; 159744            ; 64         ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                         ; vmicro16_soc         ; work         ;
;       |apb_intercon_s:apb_instr_intercon|          ; 1508 (1508)         ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon                                                                                       ; apb_intercon_s       ; work         ;
;       |apb_intercon_s:apb|                         ; 2325 (2300)         ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                      ; apb_intercon_s       ; work         ;
;          |addr_dec:gen_pselx_dec.paddr_dec|        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec                                                                     ; addr_dec             ; work         ;
;       |apb_uart_tx:uart0_apb|                      ; 152 (0)             ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                   ; apb_uart_tx          ; work         ;
;          |uart_fifo:uart_fifo|                     ; 152 (2)             ; 176 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                               ; uart_fifo            ; work         ;
;             |fifo:tx_fifo|                         ; 55 (55)             ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo                                                                  ; fifo                 ; work         ;
;             |uart:uart_inst|                       ; 95 (95)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                                ; uart                 ; work         ;
;       |pow_reset:por_inst|                         ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst                                                                                                      ; pow_reset            ; work         ;
;       |timer_apb:timr0|                            ; 65 (65)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                         ; timer_apb            ; work         ;
;       |vmicro16_bram_apb:instr_rom_apb|            ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb                                                                                         ; vmicro16_bram_apb    ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb                                                                  ; vmicro16_bram        ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|              ; 33 (33)             ; 1 (1)                     ; 94208             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                           ; vmicro16_bram_ex_apb ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                    ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                               ; altsyncram           ; work         ;
;                |altsyncram_tev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated                ; altsyncram_tev1      ; work         ;
;          |vmicro16_bram:ram_exflags|               ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                 ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                |altsyncram_acv1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated             ; altsyncram_acv1      ; work         ;
;       |vmicro16_core:cores[0].c1|                  ; 520 (260)           ; 555 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (20)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[10].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[11].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[12].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[13].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[14].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[15].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[16].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[17].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[18].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[19].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[1].c1|                  ; 521 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 194 (194)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[20].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[21].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[22].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[23].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[24].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[25].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[26].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[27].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[28].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[29].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[2].c1|                  ; 520 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 192 (192)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[30].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[31].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[32].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[33].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[34].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[35].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[36].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[37].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[38].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[39].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[3].c1|                  ; 521 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[40].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[41].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[42].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[43].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[44].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[45].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[46].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[47].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[48].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[49].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[4].c1|                  ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[50].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[51].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[52].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[53].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[54].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[55].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[56].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[57].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[58].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[59].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[5].c1|                  ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[60].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[61].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[62].c1|                 ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[63].c1|                 ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[6].c1|                  ; 524 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 26 (25)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[7].c1|                  ; 523 (259)           ; 555 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (24)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[8].c1|                  ; 522 (259)           ; 556 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (20)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[9].c1|                  ; 523 (259)           ; 557 (106)                 ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 193 (193)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (20)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr                                                                       ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                ; 17 (2)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                             ; vmicro16_regs_apb    ; work         ;
;          |vmicro16_regs:regs_apb|                  ; 15 (15)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                      ; vmicro16_regs        ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 7            ; 4096         ; 7            ; 28672 ; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 64          ;
; Total number of DSP blocks      ; 64          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 64          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PADDR[16..21]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PADDR[16..21]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[18..21]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[18..21]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[19..21]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[19..21]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[16..18]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[17,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[16,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[16..19,21]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[17..19,21]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[17,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,19,21]                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[16,19,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[16..18,21]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[17,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[16,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18..20]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[17,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,19,20]                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[18,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16,19,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[18,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16..18,20]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[17,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[16,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[17..19,21]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16..19]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[17..19]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18,19]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[17,20,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,19]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20,21]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20,21]                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[19..21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[20,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[18..21]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[19,21]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[21]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5,7..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_out[15]                             ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,5]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[8..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7] ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5,7..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[5]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr[15]                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr[15]                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~4                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~4                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]                 ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR                   ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 1912                                                                        ;                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal ; Registers Removed due to This Register                                                                 ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[4],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0],        ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[4],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE,          ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START,   ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP,    ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART, ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR          ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS      ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36073 ;
; Number of registers using Synchronous Clear  ; 23133 ;
; Number of registers using Synchronous Load   ; 1553  ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34794 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 2       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[2]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[1]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[0]                                                 ; 4       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][1]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][2]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][6]              ; 2       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][0]              ; 1       ;
; Total number of inverted registers = 14                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                       ; Megafunction                                                                                   ; Type ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]                ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0                ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0..6]              ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0             ; RAM  ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_pc_saved[10]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_pc_saved[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_pc_saved[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_pc_saved[13]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_pc_saved[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_pc_saved[7]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_pc_saved[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_pc_saved[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_pc_saved[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_pc_saved[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_pc_saved[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_pc_saved[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_pc_saved[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_pc_saved[7]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_pc_saved[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_pc_saved[12]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_pc_saved[7]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_pc_saved[2]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_pc_saved[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_pc_saved[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_pc_saved[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_pc_saved[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_pc_saved[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_pc_saved[7]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_pc_saved[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_pc_saved[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_pc_saved[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_pc_saved[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_pc_saved[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_pc_saved[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_pc_saved[10]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_pc_saved[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_pc_saved[12]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_pc_saved[6]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_pc_saved[4]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_pc_saved[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_pc_saved[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_pc_saved[7]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_pc_saved[1]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_pc_saved[15]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_pc_saved[11]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_pc_saved[10]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_pc_saved[10]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_pc_saved[15]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_pc_saved[8]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc_saved[12]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc_saved[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb|gpio[0]                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr_rdd[11]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr[9]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr[2]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr_rdd[6]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr[4]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr_rdd[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr[2]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr[4]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr_rdd[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr_rdd[6]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr_rdd[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr[4]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr_rdd[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr_rdd[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr_rdd[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr[11]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr_rdd[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr_rdd[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rdd[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rdd[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rdd[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr[2]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rdd[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rdd[6]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rdd[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr[3]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rdd[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rdd[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr[10]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr[13]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rdd[11]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr[9]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr[4]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rdd[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr[3]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rdd[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rdd[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr[9]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rdd[2]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr[13]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rdd[2]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rdd[10]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rdd[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr[10]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rdd[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr[11]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rdd[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rdd[10]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rdd[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rdd[0]                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][4]                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[2][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[3][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[4][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[5][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[7][12]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[15][6]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[14][5]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[13][5]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[12][2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[11][3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[10][0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[9][5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[8][2]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[7][2]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[6][4]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[5][6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[4][5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[3][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[2][5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[1][5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[0][0]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb|gpio[3]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb|gpio[5]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[0][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[1][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[2][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[0][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[3][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[4][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[6][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr|regs[7][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[0][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[1][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[4][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[5][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[6][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[0][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[1][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[4][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[6][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr|regs[7][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[2][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[3][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[2][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[3][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[4][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[5][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[6][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr|regs[7][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[0][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[1][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[2][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[3][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[4][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[6][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs|regs[7][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[0][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[1][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[2][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[3][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[4][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[2][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[4][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[5][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[6][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs|regs[7][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[0][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[3][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[4][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[5][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr|regs[7][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[1][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[2][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[0][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[1][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[2][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[3][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[4][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[5][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr|regs[7][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[0][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[1][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[2][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[3][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[5][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr|regs[7][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[0][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[6][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs|regs[7][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[0][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[1][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[2][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[3][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[4][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[5][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr|regs[7][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[1][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[2][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[4][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs|regs[7][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[0][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[1][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[2][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[3][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr|regs[7][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[5][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs|regs[7][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[0][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[1][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[3][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[4][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[5][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr|regs[7][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[0][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[2][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[5][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[6][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[0][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[3][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[4][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[5][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr|regs[7][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[4][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs|regs[7][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[1][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[3][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[4][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[5][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr|regs[7][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[2][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[3][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[5][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs|regs[7][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[0][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[1][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[3][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[4][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[5][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr|regs[7][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[0][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[2][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[3][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[4][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[6][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[1][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[3][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[4][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[6][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr|regs[7][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[0][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[4][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs|regs[7][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[1][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[3][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[4][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr|regs[7][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[0][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[1][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[2][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[3][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[5][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[6][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[0][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[2][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[3][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[4][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr|regs[7][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[0][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[1][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[5][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[6][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs|regs[7][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[0][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[1][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[2][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[3][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[5][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[6][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr|regs[7][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[0][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[2][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[3][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[5][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs|regs[7][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[0][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[1][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[2][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[3][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[4][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr|regs[7][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[1][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[2][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[4][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs|regs[7][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[1][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[2][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[3][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[4][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[5][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr|regs[7][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[1][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[2][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[3][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[4][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[0][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[2][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[3][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[4][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[5][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[6][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[0][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[1][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[2][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[3][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[4][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[6][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs|regs[7][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[0][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[1][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[2][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[3][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[6][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[5][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[6][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[0][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[3][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[4][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[6][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr|regs[7][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[0][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[1][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[2][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[3][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[6][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[0][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[1][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[2][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[3][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[4][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[5][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr|regs[7][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[0][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[1][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[4][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[5][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[0][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[1][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[2][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[3][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[4][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[5][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[0][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[1][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[6][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs|regs[7][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[0][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[1][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[3][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[4][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[5][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[6][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[0][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[1][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[2][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[3][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[4][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[5][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[0][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[3][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[6][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[0][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[1][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[2][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[3][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[5][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr|regs[7][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[0][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[2][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[3][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[5][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[6][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs|regs[7][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[0][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[2][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[3][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[6][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[0][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[3][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[5][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[6][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs|regs[7][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[0][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[2][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[3][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[4][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[0][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[2][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[3][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[4][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[5][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[6][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr|regs[7][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[1][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[2][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[3][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[6][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[0][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[1][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[2][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[3][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[4][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[6][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[0][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[1][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[2][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[3][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[4][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[5][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[0][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[3][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[5][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[6][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr|regs[7][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[0][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[1][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[3][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[5][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[7][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[0][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[1][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[2][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[3][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[4][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[5][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[6][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr|regs[7][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[0][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[4][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[5][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[7][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[0][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[1][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[2][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[3][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[4][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr|regs[7][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[0][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[1][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[2][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[3][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[4][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[0][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[1][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[2][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[3][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[4][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[5][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[6][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr|regs[7][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[0][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[1][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[5][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[6][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[7][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[1][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[2][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[3][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[4][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[5][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[6][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[3][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[4][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[6][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[0][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[1][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[2][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[3][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[5][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[6][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr|regs[7][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[1][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[2][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[3][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[6][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[7][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[0][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[1][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[2][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[3][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[4][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[5][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[6][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr|regs[7][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[2][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[3][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[0][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[1][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[2][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[3][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[4][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[5][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[6][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr|regs[7][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[5][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[6][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[1][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[2][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[3][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[4][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[6][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr|regs[7][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[0][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[1][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[2][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[3][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[4][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[5][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr|regs[7][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[1][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[2][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[4][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[6][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[0][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[1][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[3][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[4][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[5][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[6][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[0][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[1][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[4][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[6][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[7][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[1][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[2][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[3][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[4][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[6][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr|regs[7][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[5][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[7][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[0][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[1][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[2][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[3][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[4][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[5][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr|regs[7][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[1][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[2][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[4][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[0][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[2][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[3][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[4][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[5][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[6][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr|regs[7][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[1][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[4][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[6][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[0][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[1][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[2][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[3][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[4][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr|regs[7][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[1][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[2][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[3][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[4][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[0][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[1][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[4][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[5][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[6][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[1][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[2][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[7][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[0][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[1][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[2][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[3][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[4][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[5][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[6][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr|regs[7][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[0][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[1][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[3][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[4][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[6][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[7][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[0][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[1][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[2][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[4][7]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[5][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[6][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr|regs[7][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[0][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[6][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[0][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[1][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[2][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[3][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[4][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[5][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[6][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr|regs[7][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[0][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[1][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[3][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[5][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[0][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[1][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[2][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[3][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[5][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[6][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr|regs[7][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[1][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[3][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[5][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[0][6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[1][4]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[2][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[4][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[5][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr|regs[7][10]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[0][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[1][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[3][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[5][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[6][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[7][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[0][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[1][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[2][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[3][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[4][0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[5][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[6][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr|regs[7][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[2][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[3][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[5][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[7][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[0][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[1][12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[2][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[3][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[4][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[5][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[6][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr|regs[7][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[0][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[1][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[3][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[4][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[5][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[6][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[7][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[0][5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[1][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[2][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[3][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[4][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[5][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[6][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr|regs[7][13]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[0][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[1][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[2][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[3][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[4][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[5][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[6][11]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[7][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[0][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[1][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[2][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[3][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[4][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[5][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[6][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr|regs[7][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[0][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[1][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[2][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[3][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[4][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[5][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[6][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[7][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[0][5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[1][13]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[2][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[3][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[4][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[5][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[6][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr|regs[7][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[0][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[1][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[2][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[3][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[4][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[5][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[6][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[7][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[0][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[1][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[2][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[3][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[4][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[5][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[6][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr|regs[7][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[0][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[1][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[2][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[3][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[4][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[5][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[6][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[7][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[0][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[1][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[2][13]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[3][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[4][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[5][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[6][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr|regs[7][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[1][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[3][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[4][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[5][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[6][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[7][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[0][8]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[1][5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[2][5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[3][5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[4][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[5][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[6][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr|regs[7][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[1][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[3][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[4][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[5][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[6][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[7][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[0][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[1][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[2][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[3][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[4][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[5][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[6][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr|regs[7][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[0][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[1][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[2][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[3][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[4][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[5][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[6][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[7][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[0][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[1][11]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[2][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[3][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[4][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[5][15]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[6][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr|regs[7][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[0][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[1][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[2][11]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[3][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[4][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[5][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[6][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[7][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[0][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[1][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[2][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[3][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[4][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[5][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[6][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[7][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[0][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[1][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[2][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[3][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[4][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[5][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[6][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[7][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[0][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[1][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[2][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[3][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[4][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[5][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[6][0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[7][0]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[0]           ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|M_PWDATA[12]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|M_PADDR[7]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|M_PADDR[8]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|M_PWDATA[8]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|M_PADDR[9]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|M_PADDR[9]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|M_PWDATA[6]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|M_PADDR[10]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|M_PADDR[8]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|M_PADDR[9]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|M_PADDR[8]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|M_PWDATA[5]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|M_PADDR[2]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|M_PADDR[15]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|M_PWDATA[6]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|M_PWDATA[8]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|M_PADDR[15]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|M_PWDATA[4]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|M_PWDATA[15]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PWDATA[13]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PWDATA[9]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[11]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PWDATA[5]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PWDATA[15]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[4]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PWDATA[2]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[12]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[11]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[1]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[14]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PWDATA[4]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[4]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PWDATA[10]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[10]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[11]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[11]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PWDATA[14]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[10]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PWDATA[8]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PWDATA[13]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[23]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[4]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PWDATA[13]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[4]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[6]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[8]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_instr_rda[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_instr_rda[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_instr_rda[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_instr_rda[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_instr_rda[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_instr_rda[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[2]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[6]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[7]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[1]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[15]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[4]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[15]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[4]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[11]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[0]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[14]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[6]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[11]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[0]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[8]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[1]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[14]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[1]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[15]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[1]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[11]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[5]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[8]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[3]                                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_pc[6]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_pc[14]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_pc[8]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_pc[13]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_pc[2]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_pc[1]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_pc[12]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_pc[2]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_pc[1]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_pc[10]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_pc[12]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_pc[14]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_pc[15]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_pc[15]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_pc[1]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_pc[8]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_pc[0]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_pc[12]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_pc[8]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_pc[0]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_pc[2]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_pc[9]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_pc[2]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_pc[11]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_pc[2]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_pc[14]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_pc[6]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_pc[11]                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_pc[6]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_pc[3]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_pc[1]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_pc[4]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_pc[9]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_pc[5]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_pc[0]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_pc[7]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_pc[1]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_pc[2]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_pc[10]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_pc[0]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_pc[3]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_pc[0]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_pc[2]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_pc[15]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_pc[6]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[1]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[5]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst|hold[2]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][1]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_rd1[14]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_rd1[10]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_rd1[5]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_rd1[15]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_rd1[7]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_rd1[13]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_rd1[4]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_rd1[10]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_rd1[4]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_rd1[7]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_rd1[4]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_rd1[6]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_rd1[6]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_rd1[12]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_rd1[7]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_rd1[5]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_rd1[5]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_rd1[6]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_rd1[6]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_rd1[13]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_rd1[7]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_rd1[7]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_rd1[2]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_rd1[3]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_rd1[3]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_rd1[14]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_rd1[15]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_rd1[3]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_rd1[15]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_rd1[3]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_rd1[3]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_rd1[10]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_rd1[4]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_rd1[8]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_rd1[1]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_rd1[0]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_rd1[8]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_rd1[1]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_rd1[9]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_rd1[8]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_rd1[8]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_rd1[15]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_rd1[15]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_rd1[8]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_rd1[10]                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_rd1[2]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_rd1[12]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_rd1[1]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_rd1[13]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_rd1[8]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_rd1[4]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_rd1[9]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_rd1[1]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rd1[15]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rd1[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[11]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[11]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[2]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[12]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[0]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[14]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[7]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[14]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[1]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[8]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[2]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[10]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[3]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[11]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[7]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[15]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[2]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[10]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[3]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[14]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[0]                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux10                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux5                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux5                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux4                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux1                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|active[0]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|active[5]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[1]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[10]   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[15]                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[5]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[3]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[1] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2]      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[1]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2]    ;
; 4:1                ; 144 bits  ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux14                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux13                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[0]                                       ;
; 64:1               ; 19 bits   ; 798 LEs       ; 798 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux32                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec|seli[2]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector12           ;
; 256:1              ; 6 bits    ; 1020 LEs      ; 768 LEs              ; 252 LEs                ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux2                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector10           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux53                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux45                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux54                                                      ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux19                                                      ;
; 22:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux20                                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux44                                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux16                                                      ;
; 25:1               ; 4 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux19                                                      ;
; 25:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 49:1               ; 16 bits   ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux14                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[63].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[62].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[61].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[60].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[59].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[58].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[57].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[56].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[55].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[54].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[53].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[52].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[51].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[50].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[49].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[48].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[47].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[46].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[45].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[44].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[43].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[42].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[41].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[40].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[39].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[38].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[37].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[36].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[35].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[34].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[33].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[32].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[0]                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_acv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT           ; 1     ; Signed Integer                                          ;
; N              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BUS_WIDTH           ; 24    ; Signed Integer                                     ;
; DATA_WIDTH          ; 16    ; Signed Integer                                     ;
; MASTER_PORTS        ; 64    ; Signed Integer                                     ;
; SLAVE_PORTS         ; 7     ; Signed Integer                                     ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                     ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                     ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                     ;
; HAS_PSELX_ADDR      ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                                           ;
; SLAVE_PORTS    ; 7     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 24    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_EXP       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_EXP       ; 4     ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 24    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 64    ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 7     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 64    ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 7     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 24               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 6                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 7      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R2 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R3 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R2 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R3 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; BUS_WIDTH      ; 24          ; Signed Integer                                                 ;
; MEM_WIDTH      ; 16          ; Signed Integer                                                 ;
; MEM_DEPTH      ; 64          ; Signed Integer                                                 ;
; APB_PADDR      ; 0           ; Signed Integer                                                 ;
; USE_INITS      ; 1           ; Signed Integer                                                 ;
; NAME           ; INSTR_ROM_G ; String                                                         ;
; CORE_ID        ; 0           ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name    ; Value       ; Type                                                                               ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16          ; Signed Integer                                                                     ;
; MEM_DEPTH         ; 64          ; Signed Integer                                                                     ;
; CORE_ID           ; -1          ; Signed Integer                                                                     ;
; USE_INITS         ; 1           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R0 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R1 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R2 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R3 ; 0           ; Signed Integer                                                                     ;
; NAME              ; INSTR_ROM_G ; String                                                                             ;
+-------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon ;
+---------------------+-------+-------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                              ;
+---------------------+-------+-------------------------------------------------------------------+
; BUS_WIDTH           ; 24    ; Signed Integer                                                    ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                    ;
; MASTER_PORTS        ; 64    ; Signed Integer                                                    ;
; SLAVE_PORTS         ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                                    ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                                    ;
; HAS_PSELX_ADDR      ; 0     ; Signed Integer                                                    ;
+---------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 0                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 1                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 2     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 2     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 2                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 2                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 3     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 3     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 3      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 3                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 3                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 4     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 4     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 4      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 4                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 4                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 5     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 5     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 5      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 5                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 5                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 6     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 6     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 6      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 6                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 6                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 7     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 7     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 7      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 7                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 7                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 7     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 8     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 8     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 8      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 8                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 8                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 9     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 9     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 9      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 9                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 9                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 10    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 10    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 10     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 10               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 10               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 11    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 11    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 11     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 11               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 11               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 11    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 12    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 12    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 12     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 12               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 12               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 12    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 13    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 13    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 13     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 13               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 13               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 14    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 14    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 14     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 14               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 14               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 14    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 15    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 15    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 15     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 15               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 15               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 15    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 16    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 16    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 16     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 16               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 16               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 17    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 17    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 17     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 17               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 17               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 17    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 18    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 18    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 18     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 18               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 18               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 18    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 19    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 19    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 19     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 19               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 19               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 20    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 20    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 20     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 20               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 20               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 21    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 21    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 21     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 21               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 21               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 21    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 22    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 22    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 22     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 22               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 22               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 22    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 23    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 23    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 23     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 23               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 23               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 23    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 24    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 24    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 24     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 24               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 24               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 24    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 25    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 25    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 25     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 25               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 25               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 25    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 26    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 26    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 26     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 26               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 26               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 26    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 27    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 27    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 27     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 27               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 27               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 27    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 28    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 28    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 28     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 28               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 28               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 28    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 29    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 29    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 29     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 29               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 29               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 30    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 30    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 30     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 30               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 30               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 30    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 31    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 31    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 31     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 31               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 31               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 31    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 32    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 32    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 32               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 32               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 33    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 33    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 33     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 33               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 33               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 33    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 34    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 34    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 34     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 34               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 34               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 34    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 35    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 35    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 35     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 35               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 35               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 35    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 36    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 36    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 36     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 36               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 36               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 36    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 37    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 37    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 37     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 37               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 37               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 37    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 38    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 38    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 38     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 38               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 38               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 38    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 39    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 39    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 39     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 39               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 39               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 39    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 40    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 40    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 40     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 40               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 40               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 40    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 41    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 41    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 41     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 41               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 41               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 41    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 42    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 42    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 42     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 42               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 42               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 42    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 43    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 43    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 43     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 43               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 43               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 43    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 44    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 44    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 44     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 44               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 44               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 44    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 45    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 45    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 45     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 45               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 45               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 45    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 46    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 46    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 46     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 46               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 46               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 46    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 47    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 47    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 47     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 47               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 47               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 47    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 48    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 48    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 48     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 48               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 48               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 48    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 49    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 49    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 49     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 49               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 49               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 49    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 50    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 50    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 50     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 50               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 50               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 50    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 51    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 51    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 51     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 51               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 51               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 51    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 52    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 52    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 52     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 52               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 52               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 52    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 53    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 53    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 53     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 53               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 53               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 53    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 54    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 54    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 54     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 54               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 54               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 54    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 55    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 55    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 55     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 55               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 55               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 55    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 56    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 56    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 56     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 56               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 56               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 56    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 57    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 57    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 57     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 57               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 57               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 57    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 58    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 58    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 58     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 58               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 58               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 58    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 59    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 59    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 59     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 59               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 59               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 59    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 60    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 60    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 60     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 60               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 60               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 60    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 61    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 61    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 61     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 61               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 61               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 61    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 62    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 62    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 62     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 62               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 62               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 62    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 63    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 63    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 63     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 64     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 7      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 63               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                      ;
+-------------------+------------------+---------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                            ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                            ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                            ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                            ;
; DEBUG_NAME        ; REGSINT          ; String                                                                    ;
; CORE_ID           ; 63               ; Signed Integer                                                            ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                           ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                           ;
+-------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 63    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 7                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 7                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_acv1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 66                                                                                                        ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 7                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 7                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[63].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[62].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[61].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[60].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[59].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[58].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[57].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[56].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[55].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[54].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[53].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[52].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[51].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[50].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[49].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[48].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[47].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[46].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[45].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[44].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[43].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[42].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[41].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[40].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[39].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[38].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[37].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[36].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[35].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[34].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[33].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[32].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; M_PWRITE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_PWDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_in ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (16 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR  ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (6 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; S_PWRITE ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; S_PWDATA ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; S_PRDATA ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (16 bits) it drives; bit(s) "S_PRDATA[23..16]" have no fanouts                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (3 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (2 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (2 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (1 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (16 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts   ;
; dbug0 ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (4 bits) it drives; bit(s) "dbug0[63..4]" have no fanouts ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; dbug1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 36073                       ;
;     ENA               ; 10831                       ;
;     ENA SCLR          ; 22427                       ;
;     ENA SCLR SLD      ; 512                         ;
;     ENA SLD           ; 1024                        ;
;     SCLR              ; 194                         ;
;     SLD               ; 17                          ;
;     plain             ; 1068                        ;
; arriav_lcell_comb     ; 37622                       ;
;     arith             ; 4147                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1842                        ;
;         2 data inputs ; 2112                        ;
;         4 data inputs ; 192                         ;
;     extend            ; 533                         ;
;         7 data inputs ; 533                         ;
;     normal            ; 31854                       ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 981                         ;
;         3 data inputs ; 2307                        ;
;         4 data inputs ; 4756                        ;
;         5 data inputs ; 5745                        ;
;         6 data inputs ; 18056                       ;
;     shared            ; 1088                        ;
;         0 data inputs ; 64                          ;
;         2 data inputs ; 1024                        ;
; arriav_mac            ; 64                          ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 1047                        ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 29 16:55:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file /uni/vmicro16/vmicro16/vmicro16_periph.v
    Info (12023): Found entity 1: timer_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 6
    Info (12023): Found entity 2: vmicro16_bram_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 105
    Info (12023): Found entity 3: vmicro16_bram_ex_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 159
    Info (12023): Found entity 4: vmicro16_regs_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 305
    Info (12023): Found entity 5: vmicro16_gpio_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 359
Warning (12019): Can't analyze file -- file ../../uart/fifo2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart.v
    Info (12023): Found entity 1: uart File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 24
Warning (12019): Can't analyze file -- file ../../uart/uart_tx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 12
Warning (12019): Can't analyze file -- file ../../uart/uart_baud_gen.v is missing
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../uart/fifo.v(58) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/fifo.v
    Info (12023): Found entity 1: fifo File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/apb_uart.v
    Info (12023): Found entity 1: apb_uart_tx File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc_config.v
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc.v
    Info (12023): Found entity 1: pow_reset File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 8
    Info (12023): Found entity 2: vmicro16_soc File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_isa.v
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(41) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(359) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 359
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(379) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 379
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(419) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 419
Info (12021): Found 7 design units, including 7 entities, in source file /uni/vmicro16/vmicro16/vmicro16.v
    Info (12023): Found entity 1: vmicro16_bram File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 21
    Info (12023): Found entity 2: vmicro16_core_mmu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 181
    Info (12023): Found entity 3: vmicro16_regs File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 397
    Info (12023): Found entity 4: vmicro16_dec File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 464
    Info (12023): Found entity 5: vmicro16_alu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 645
    Info (12023): Found entity 6: branch File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 744
    Info (12023): Found entity 7: vmicro16_core File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 766
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/top_ms.v
    Info (12023): Found entity 1: seven_display File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 2
    Info (12023): Found entity 2: top_ms File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/formal.v
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/clog2.v
Info (12021): Found 3 design units, including 3 entities, in source file /uni/vmicro16/vmicro16/apb_intercon.v
    Info (12023): Found entity 1: addr_dec File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 10
    Info (12023): Found entity 2: arbiter File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 87
    Info (12023): Found entity 3: apb_intercon_s File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 167
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(130): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(199): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 199
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(328): created implicit net for "reg_we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 328
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(380): created implicit net for "ports_we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 380
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(196): created implicit net for "uart_rx" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 196
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(172): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 172
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(206): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 206
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(68): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 68
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(77): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 77
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(97): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 97
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(122): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 122
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(142): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 142
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(162): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 162
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(220): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 220
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(239): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 239
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(242): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 242
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(257): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 257
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(258): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 258
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(259): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 259
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(265): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 265
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(274): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 274
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(283): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 283
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(303): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 303
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(787): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 787
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(797): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 797
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(186): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 186
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(207): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(253): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 253
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(351): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 351
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(362): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 362
Info (12127): Elaborating entity "top_ms" for the top level hierarchy
Info (12128): Elaborating entity "vmicro16_soc" for hierarchy "vmicro16_soc:soc" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 84
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(90): truncated value with size 120 to match size of target (112) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 90
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(400): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 400
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(409): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 409
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(422): variable "bus_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 422
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(423): variable "bus_reqs_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 423
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(424): variable "work_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 424
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(425): variable "fetch_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 425
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(428): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 428
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(429): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 429
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(430): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 430
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(431): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(460): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 460
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(483): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 483
Warning (10034): Output port "dbug1" at vmicro16_soc.v(46) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 46
Info (12128): Elaborating entity "pow_reset" for hierarchy "vmicro16_soc:soc|pow_reset:por_inst" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 62
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(16): truncated value with size 32 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 16
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(21): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 21
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(24): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 24
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(27): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 27
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(204): object "state" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(263): object "a_S_PRDATA" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(264): object "a_S_PREADY" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 264
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(204): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 204
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(250): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 250
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(307): truncated value with size 7 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 307
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(308): truncated value with size 24 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 308
Info (12128): Elaborating entity "addr_dec" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec" File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 282
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 138
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 158
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 178
Info (12128): Elaborating entity "apb_uart_tx" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at apb_uart.v(39): object "uart_rx_rdy_clear" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 39
Info (12128): Elaborating entity "uart_fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo" File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 81
Info (12128): Elaborating entity "uart" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 128
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 59
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 139
Warning (10230): Verilog HDL assignment warning at uart.v(183): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 183
Warning (10230): Verilog HDL assignment warning at uart.v(193): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 193
Info (12128): Elaborating entity "fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 148
Warning (10230): Verilog HDL assignment warning at fifo.v(85): truncated value with size 32 to match size of target (5) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 85
Warning (10230): Verilog HDL assignment warning at fifo.v(86): truncated value with size 32 to match size of target (5) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 86
Warning (10230): Verilog HDL assignment warning at fifo.v(102): truncated value with size 32 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 102
Info (12128): Elaborating entity "timer_apb" for hierarchy "vmicro16_soc:soc|timer_apb:timr0" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 215
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(67): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 67
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(94): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 94
Info (12128): Elaborating entity "vmicro16_regs_apb" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 236
Warning (10175): Verilog HDL warning at vmicro16_periph.v(336): ignoring unsupported system task File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 336
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 355
Warning (10230): Verilog HDL assignment warning at vmicro16.v(432): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 432
Warning (10230): Verilog HDL assignment warning at vmicro16.v(433): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 433
Warning (10230): Verilog HDL assignment warning at vmicro16.v(448): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 448
Warning (10230): Verilog HDL assignment warning at vmicro16.v(449): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 449
Info (12128): Elaborating entity "vmicro16_bram_ex_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 254
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(257): truncated value with size 32 to match size of target (7) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 257
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 278
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (7) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (7) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (7) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (7) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 301
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 298
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 155
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:63] File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 327
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(204): object "state" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(263): object "a_S_PRDATA" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(264): object "a_S_PREADY" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 264
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(204): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 204
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(250): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 250
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(308): truncated value with size 24 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 308
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 392
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_dec" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1148
Warning (10034): Output port "has_imm12" at vmicro16.v(488) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 488
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "branch" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 739
Warning (10272): Verilog HDL Case Statement warning at vmicro16.v(751): case item expression covers a value already covered by a previous case item File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 751
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "seven_display" for hierarchy "seven_display:ssd_0" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 94
Info (276014): Found 65 instances of uninferred RAM logic
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
Info (19000): Inferred 66 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[62].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[61].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[60].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[59].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[58].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[57].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[56].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[55].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[54].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[53].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[52].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[51].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[50].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[49].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[48].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[47].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[46].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[45].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[44].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[43].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[42].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[41].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[40].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[39].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[38].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[37].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[36].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[35].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[34].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[33].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[32].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[63].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4v1.tdf
    Info (12023): Found entity 1: altsyncram_a4v1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tev1.tdf
    Info (12023): Found entity 1: altsyncram_tev1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_1ee8715b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acv1.tdf
    Info (12023): Found entity 1: altsyncram_acv1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_acv1.tdf Line: 27
Warning (12241): 203 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 287 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[2]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[3]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
Info (21057): Implemented 68951 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 67784 logic cells
    Info (21064): Implemented 1047 RAM segments
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 758 warnings
    Info: Peak virtual memory: 5442 megabytes
    Info: Processing ended: Mon Jul 29 17:00:26 2019
    Info: Elapsed time: 00:04:54
    Info: Total CPU time (on all processors): 00:05:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg.


