Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 14:35:52 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.119        0.000                      0                  320        0.169        0.000                      0                  320        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.119        0.000                      0                  320        0.169        0.000                      0                  320        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.829ns (26.897%)  route 4.971ns (73.103%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X7Y67          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/bar_x_reg_reg[5]/Q
                         net (fo=20, routed)          1.663     7.437    alien_graph_st_unit/bar_x_reg_reg[9]_0[4]
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          1.518     9.078    alien_graph_st_unit/bar_x_reg_reg[5]_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I1_O)        0.124     9.202 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.202    alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.582 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.582    alien_graph_st_unit/x_smallTwo_delta_next2_carry_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.836 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           1.271    11.108    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_n_3
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.367    11.475 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.519    11.994    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.118 r  alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.118    alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1_n_0
    SLICE_X12Y70         FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.513    14.936    alien_graph_st_unit/CLK
    SLICE_X12Y70         FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y70         FDCE (Setup_fdce_C_D)        0.077    15.236    alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.829ns (26.909%)  route 4.968ns (73.091%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X7Y67          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/bar_x_reg_reg[5]/Q
                         net (fo=20, routed)          1.663     7.437    alien_graph_st_unit/bar_x_reg_reg[9]_0[4]
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          1.518     9.078    alien_graph_st_unit/bar_x_reg_reg[5]_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I1_O)        0.124     9.202 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.202    alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.582 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.582    alien_graph_st_unit/x_smallTwo_delta_next2_carry_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.836 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           1.271    11.108    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_n_3
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.367    11.475 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.516    11.991    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.115 r  alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.115    alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1_n_0
    SLICE_X12Y70         FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.513    14.936    alien_graph_st_unit/CLK
    SLICE_X12Y70         FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y70         FDPE (Setup_fdpe_C_D)        0.081    15.240    alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 2.100ns (31.149%)  route 4.642ns (68.851%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  vga_sync_unit/h_cnt_reg_reg[1]/Q
                         net (fo=42, routed)          2.400     8.144    vga_sync_unit/Q[1]
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.299     8.443 r  vga_sync_unit/i__carry_i_8__16/O
                         net (fo=1, routed)           0.000     8.443    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0_1[0]
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.956 r  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.956    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.210 f  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0/CO[0]
                         net (fo=1, routed)           0.705     9.915    alien_graph_st_unit/graph_rgb525_in
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.367    10.282 f  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=2, routed)           1.134    11.416    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.124    11.540 f  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=2, routed)           0.403    11.943    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    12.067 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.067    rgb_next[1]
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    15.276    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.328ns (34.639%)  route 4.393ns (65.361%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  vga_sync_unit/h_cnt_reg_reg[1]/Q
                         net (fo=42, routed)          2.400     8.144    vga_sync_unit/Q[1]
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.299     8.443 r  vga_sync_unit/i__carry_i_8__16/O
                         net (fo=1, routed)           0.000     8.443    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0_1[0]
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.956 r  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.956    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.210 f  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0/CO[0]
                         net (fo=1, routed)           0.705     9.915    alien_graph_st_unit/graph_rgb525_in
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.367    10.282 f  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=2, routed)           1.134    11.416    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.150    11.566 f  alien_graph_st_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    11.721    vga_sync_unit/rgb_reg_reg[0]_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.326    12.047 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.047    rgb_next[0]
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    15.276    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.096ns (31.108%)  route 4.642ns (68.892%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  vga_sync_unit/h_cnt_reg_reg[1]/Q
                         net (fo=42, routed)          2.400     8.144    vga_sync_unit/Q[1]
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.299     8.443 r  vga_sync_unit/i__carry_i_8__16/O
                         net (fo=1, routed)           0.000     8.443    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0_1[0]
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.956 r  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.956    alien_graph_st_unit/graph_rgb5_inferred__5/i__carry_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.210 r  alien_graph_st_unit/graph_rgb5_inferred__5/i__carry__0/CO[0]
                         net (fo=1, routed)           0.705     9.915    alien_graph_st_unit/graph_rgb525_in
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.367    10.282 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=2, routed)           1.134    11.416    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.124    11.540 r  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=2, routed)           0.403    11.943    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.120    12.063 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.063    rgb_next[2]
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.599    15.022    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.075    15.320    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.829ns (27.816%)  route 4.746ns (72.184%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X7Y67          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/bar_x_reg_reg[5]/Q
                         net (fo=20, routed)          1.663     7.437    alien_graph_st_unit/bar_x_reg_reg[9]_0[4]
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          1.518     9.078    alien_graph_st_unit/bar_x_reg_reg[5]_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I1_O)        0.124     9.202 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.202    alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_6_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.582 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.582    alien_graph_st_unit/x_smallTwo_delta_next2_carry_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.836 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           1.271    11.108    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_n_3
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.367    11.475 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.294    11.769    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X12Y70         LUT5 (Prop_lut5_I3_O)        0.124    11.893 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.893    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1_n_0
    SLICE_X12Y70         FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.513    14.936    alien_graph_st_unit/CLK
    SLICE_X12Y70         FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y70         FDCE (Setup_fdce_C_D)        0.079    15.238    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.965ns (31.392%)  route 4.295ns (68.608%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.645     5.248    alien_graph_st_unit/CLK
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/Q
                         net (fo=18, routed)          1.061     6.827    alien_graph_st_unit/bigRockOne_y_reg_reg[9]_0[2]
    SLICE_X12Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.951 r  alien_graph_st_unit/i__carry_i_9__1/O
                         net (fo=6, routed)           0.555     7.506    alien_graph_st_unit/i__carry_i_9__1_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.624 r  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=6, routed)           0.772     8.396    alien_graph_st_unit/bigRockOne_y_reg_reg[9]_1
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.352     8.748 r  alien_graph_st_unit/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     8.748    alien_graph_st_unit/i__carry__0_i_1__1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.104 r  alien_graph_st_unit/x_big_delta_next1_inferred__3/i__carry__0/CO[0]
                         net (fo=4, routed)           1.387    10.490    alien_graph_st_unit/x_big_delta_next11_in
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.373    10.863 r  alien_graph_st_unit/x_big_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.520    11.383    alien_graph_st_unit/x_big_delta_next
    SLICE_X6Y62          LUT5 (Prop_lut5_I3_O)        0.124    11.507 r  alien_graph_st_unit/x_big_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.507    alien_graph_st_unit/x_big_delta_reg[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.599    15.022    alien_graph_st_unit/CLK
    SLICE_X6Y62          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    15.322    alien_graph_st_unit/x_big_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.965ns (31.407%)  route 4.292ns (68.593%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.645     5.248    alien_graph_st_unit/CLK
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/Q
                         net (fo=18, routed)          1.061     6.827    alien_graph_st_unit/bigRockOne_y_reg_reg[9]_0[2]
    SLICE_X12Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.951 r  alien_graph_st_unit/i__carry_i_9__1/O
                         net (fo=6, routed)           0.555     7.506    alien_graph_st_unit/i__carry_i_9__1_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.624 r  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=6, routed)           0.772     8.396    alien_graph_st_unit/bigRockOne_y_reg_reg[9]_1
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.352     8.748 r  alien_graph_st_unit/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     8.748    alien_graph_st_unit/i__carry__0_i_1__1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.104 r  alien_graph_st_unit/x_big_delta_next1_inferred__3/i__carry__0/CO[0]
                         net (fo=4, routed)           1.387    10.490    alien_graph_st_unit/x_big_delta_next11_in
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.373    10.863 r  alien_graph_st_unit/x_big_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.517    11.380    alien_graph_st_unit/x_big_delta_next
    SLICE_X6Y62          LUT5 (Prop_lut5_I3_O)        0.124    11.504 r  alien_graph_st_unit/x_big_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.504    alien_graph_st_unit/x_big_delta_reg[2]_i_1_n_0
    SLICE_X6Y62          FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.599    15.022    alien_graph_st_unit/CLK
    SLICE_X6Y62          FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y62          FDPE (Setup_fdpe_C_D)        0.081    15.326    alien_graph_st_unit/x_big_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.870ns (30.606%)  route 4.240ns (69.394%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X7Y67          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/bar_x_reg_reg[5]/Q
                         net (fo=20, routed)          1.663     7.437    alien_graph_st_unit/bar_x_reg_reg[9]_0[4]
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          0.620     8.181    alien_graph_st_unit/bar_x_reg_reg[5]_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_2/O
                         net (fo=1, routed)           0.478     8.783    alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.181 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.181    alien_graph_st_unit/x_bigTwo_delta_next2_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.452 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           1.054    10.506    alien_graph_st_unit/x_bigTwo_delta_next2_carry__0_n_3
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.373    10.879 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.425    11.304    alien_graph_st_unit/x_bigTwo_delta_next
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124    11.428 r  alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.428    alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1_n_0
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.031    15.281    alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.870ns (30.626%)  route 4.236ns (69.374%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X7Y67          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/bar_x_reg_reg[5]/Q
                         net (fo=20, routed)          1.663     7.437    alien_graph_st_unit/bar_x_reg_reg[9]_0[4]
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          0.620     8.181    alien_graph_st_unit/bar_x_reg_reg[5]_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_2/O
                         net (fo=1, routed)           0.478     8.783    alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.181 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.181    alien_graph_st_unit/x_bigTwo_delta_next2_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.452 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           1.054    10.506    alien_graph_st_unit/x_bigTwo_delta_next2_carry__0_n_3
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.373    10.879 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.421    11.300    alien_graph_st_unit/x_bigTwo_delta_next
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124    11.424 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.424    alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_1_n_0
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.029    15.279    alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  3.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.574     1.493    alien_graph_st_unit/CLK
    SLICE_X13Y58         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.700    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.745 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.745    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.810 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.810    alien_graph_st_unit/bigRockOne_y_reg0[2]
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.010    alien_graph_st_unit/CLK
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.134     1.640    alien_graph_st_unit/bigRockOne_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.575     1.494    alien_graph_st_unit/CLK
    SLICE_X9Y54          FDPE                                         r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.701    alien_graph_st_unit/y_bigTwo_delta_reg[2]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.045     1.746 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.746    alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.811 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.811    alien_graph_st_unit/bigRockTwo_y_reg0[2]
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.846     2.011    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.134     1.641    alien_graph_st_unit/bigRockTwo_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.570     1.489    alien_graph_st_unit/CLK
    SLICE_X15Y66         FDPE                                         r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.696    alien_graph_st_unit/y_smallTwo_delta_reg[2]
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.741    alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.806 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.806    alien_graph_st_unit/smallRockTwo_y_reg0[2]
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.839     2.004    alien_graph_st_unit/CLK
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.134     1.636    alien_graph_st_unit/smallRockTwo_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.574     1.493    alien_graph_st_unit/CLK
    SLICE_X13Y58         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.700    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.745 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.745    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.846 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.846    alien_graph_st_unit/bigRockOne_y_reg0[3]
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.010    alien_graph_st_unit/CLK
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.134     1.640    alien_graph_st_unit/bigRockOne_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.575     1.494    alien_graph_st_unit/CLK
    SLICE_X9Y54          FDPE                                         r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.701    alien_graph_st_unit/y_bigTwo_delta_reg[2]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.045     1.746 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.746    alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.847 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.847    alien_graph_st_unit/bigRockTwo_y_reg0[3]
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.846     2.011    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.134     1.641    alien_graph_st_unit/bigRockTwo_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.570     1.489    alien_graph_st_unit/CLK
    SLICE_X15Y66         FDPE                                         r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.696    alien_graph_st_unit/y_smallTwo_delta_reg[2]
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.741    alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.842 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.842    alien_graph_st_unit/smallRockTwo_y_reg0[3]
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.839     2.004    alien_graph_st_unit/CLK
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.134     1.636    alien_graph_st_unit/smallRockTwo_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.574     1.493    alien_graph_st_unit/CLK
    SLICE_X13Y58         FDCE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  alien_graph_st_unit/y_big_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.734    alien_graph_st_unit/y_big_delta_reg[0]
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.779 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.779    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.849 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.849    alien_graph_st_unit/bigRockOne_y_reg0[0]
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.845     2.010    alien_graph_st_unit/CLK
    SLICE_X12Y58         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[0]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.134     1.640    alien_graph_st_unit/bigRockOne_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallTwo_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.570     1.489    alien_graph_st_unit/CLK
    SLICE_X15Y66         FDCE                                         r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.730    alien_graph_st_unit/y_smallTwo_delta_reg[0]
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.775 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.775    alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_4_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.845 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.845    alien_graph_st_unit/smallRockTwo_y_reg0[0]
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.839     2.004    alien_graph_st_unit/CLK
    SLICE_X14Y66         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.134     1.636    alien_graph_st_unit/smallRockTwo_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_bigTwo_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.575     1.494    alien_graph_st_unit/CLK
    SLICE_X9Y54          FDCE                                         r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.735    alien_graph_st_unit/y_bigTwo_delta_reg[0]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.045     1.780 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.780    alien_graph_st_unit/bigRockTwo_y_reg0_carry_i_4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.850 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.850    alien_graph_st_unit/bigRockTwo_y_reg0[0]
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.846     2.011    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.134     1.641    alien_graph_st_unit/bigRockTwo_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.764%)  route 0.125ns (33.236%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/Q
                         net (fo=9, routed)           0.125     1.789    alien_graph_st_unit/x_bigTwo_delta_reg[8]
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.834    alien_graph_st_unit/bigRockTwo_x_reg0_carry_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.900 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.900    alien_graph_st_unit/bigRockTwo_x_reg0[1]
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.134     1.669    alien_graph_st_unit/bigRockTwo_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     alien_graph_st_unit/bar_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     alien_graph_st_unit/bar_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 4.002ns (38.118%)  route 6.498ns (61.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.498    12.276    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.823 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.823    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.264ns  (logic 4.144ns (40.371%)  route 6.120ns (59.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.120    11.862    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.725    15.586 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.586    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 4.008ns (39.322%)  route 6.184ns (60.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.184    11.963    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.514 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.514    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.083ns (46.605%)  route 4.678ns (53.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.634     5.237    vga_sync_unit/CLK
    SLICE_X12Y69         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.678    10.433    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.998 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.998    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 4.083ns (47.968%)  route 4.428ns (52.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.634     5.237    vga_sync_unit/CLK
    SLICE_X12Y69         FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.428    10.183    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.748 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.748    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.320ns (52.649%)  route 3.885ns (47.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.645     5.248    vga_sync_unit/CLK
    SLICE_X8Y57          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDCE (Prop_fdce_C_Q)         0.518     5.766 f  vga_sync_unit/v_cnt_reg_reg[5]/Q
                         net (fo=33, routed)          1.587     7.353    vga_sync_unit/v_cnt_reg_reg[9]_1[5]
    SLICE_X7Y59          LUT5 (Prop_lut5_I2_O)        0.124     7.477 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.416     7.893    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.124     8.017 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.882     9.899    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.453 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    13.453    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.149ns (54.386%)  route 3.480ns (45.614%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.644     5.247    vga_sync_unit/CLK
    SLICE_X13Y60         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           1.097     6.800    vga_sync_unit/v_sync_reg
    SLICE_X12Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.382     9.306    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.875 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.875    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 4.288ns (58.960%)  route 2.985ns (41.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X5Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.859     6.604    vga_sync_unit/clk_div_reg[1]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.299     6.903 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          2.126     9.029    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.599 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.599    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.457ns (68.014%)  route 0.685ns (31.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.602     1.521    vga_sync_unit/CLK
    SLICE_X5Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.170     1.833    vga_sync_unit/clk_div_reg[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.515     2.392    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.663 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.464ns (67.060%)  route 0.719ns (32.940%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.602     1.521    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=32, routed)          0.301     1.987    vga_sync_unit/Q[8]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.418     2.449    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.704 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.704    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.478ns (62.594%)  route 0.884ns (37.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.566     1.485    vga_sync_unit/CLK
    SLICE_X10Y70         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.178     1.827    vga_sync_unit/h_sync_reg
    SLICE_X12Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.705     2.578    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.847 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.847    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.429ns (47.391%)  route 1.586ns (52.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.486    vga_sync_unit/CLK
    SLICE_X12Y69         FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.586     3.237    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.502 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.502    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.430ns (45.887%)  route 1.686ns (54.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.486    vga_sync_unit/CLK
    SLICE_X12Y69         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.686     3.336    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.602 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.602    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.944ns  (logic 1.393ns (35.322%)  route 2.551ns (64.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.551     4.211    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.464 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.464    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.952ns  (logic 1.433ns (36.263%)  route 2.519ns (63.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.519     4.166    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.305     5.472 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.472    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.102ns  (logic 1.388ns (33.843%)  route 2.714ns (66.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.714     4.374    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.621 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.621    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.524ns (23.964%)  route 4.836ns (76.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.836     6.360    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y71          FDCE                                         f  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.593     5.016    alien_graph_st_unit/CLK
    SLICE_X0Y71          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.524ns (23.964%)  route 4.836ns (76.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.836     6.360    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y71          FDPE                                         f  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.593     5.016    alien_graph_st_unit/CLK
    SLICE_X0Y71          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.524ns (23.964%)  route 4.836ns (76.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.836     6.360    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y71          FDCE                                         f  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.593     5.016    alien_graph_st_unit/CLK
    SLICE_X0Y71          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.524ns (24.439%)  route 4.712ns (75.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.712     6.236    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.524ns (24.439%)  route 4.712ns (75.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.712     6.236    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y63         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X13Y63         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_cnt_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.168ns  (logic 1.524ns (24.710%)  route 4.644ns (75.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.168    vga_sync_unit/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  vga_sync_unit/v_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.526     4.949    vga_sync_unit/CLK
    SLICE_X10Y57         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_cnt_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.168ns  (logic 1.524ns (24.710%)  route 4.644ns (75.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.168    vga_sync_unit/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  vga_sync_unit/v_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.526     4.949    vga_sync_unit/CLK
    SLICE_X10Y57         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_cnt_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.168ns  (logic 1.524ns (24.710%)  route 4.644ns (75.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.168    vga_sync_unit/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  vga_sync_unit/v_cnt_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.526     4.949    vga_sync_unit/CLK
    SLICE_X10Y57         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_cnt_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.168ns  (logic 1.524ns (24.710%)  route 4.644ns (75.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.168    vga_sync_unit/reset_IBUF
    SLICE_X11Y57         FDCE                                         f  vga_sync_unit/v_cnt_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.526     4.949    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 1.524ns (24.994%)  route 4.574ns (75.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=176, routed)         4.574     6.098    alien_graph_st_unit/reset_IBUF
    SLICE_X13Y62         FDCE                                         f  alien_graph_st_unit/bar_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.520     4.943    alien_graph_st_unit/CLK
    SLICE_X13Y62         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDPE                                         f  alien_graph_st_unit/x_bigTwo_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDPE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.292ns (40.338%)  route 0.431ns (59.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.431     0.723    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.292ns (37.090%)  route 0.494ns (62.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.494     0.786    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y58          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y58          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.292ns (37.090%)  route 0.494ns (62.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.494     0.786    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y58          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y58          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.292ns (37.090%)  route 0.494ns (62.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.494     0.786    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y58          FDCE                                         f  alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y58          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/C





