Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  1 10:18:30 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               81          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2081)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2081)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/FSM_sequential_curr_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/FSM_sequential_curr_state_reg[1]_rep__0/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                14671        0.053        0.000                      0                14671        4.500        0.000                       0                  5773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.284        0.000                      0                14671        0.053        0.000                      0                14671        4.500        0.000                       0                  5773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 0.580ns (6.163%)  route 8.831ns (93.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.739     5.260    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/i_clk_IBUF_BUFG
    SLICE_X48Y147        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=188, routed)         8.831    14.547    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/curr_state[0]
    SLICE_X49Y30         LUT4 (Prop_lut4_I3_O)        0.124    14.671 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R[1]_i_1__11/O
                         net (fo=1, routed)           0.000    14.671    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R0_in__0[1]
    SLICE_X49Y30         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.440    14.781    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/i_clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[1]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.029    14.955    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 0.580ns (6.165%)  route 8.829ns (93.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.739     5.260    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/i_clk_IBUF_BUFG
    SLICE_X48Y147        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=188, routed)         8.829    14.545    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/curr_state[0]
    SLICE_X49Y30         LUT4 (Prop_lut4_I3_O)        0.124    14.669 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R[2]_i_1__11/O
                         net (fo=1, routed)           0.000    14.669    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R0_in__0[2]
    SLICE_X49Y30         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.440    14.781    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/i_clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[2]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.031    14.957    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/part_R_reg[2]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/o_vals_reg[x_step][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.419ns (4.525%)  route 8.841ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.620     5.141    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=260, routed)         8.841    14.401    Complete_Mat_Mul/idxr/o_vals
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.608    14.949    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][26]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X51Y112        FDRE (Setup_fdre_C_CE)      -0.380    14.714    Complete_Mat_Mul/idxr/o_vals_reg[x_step][26]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/o_vals_reg[x_step][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.419ns (4.525%)  route 8.841ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.620     5.141    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=260, routed)         8.841    14.401    Complete_Mat_Mul/idxr/o_vals
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.608    14.949    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][27]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X51Y112        FDRE (Setup_fdre_C_CE)      -0.380    14.714    Complete_Mat_Mul/idxr/o_vals_reg[x_step][27]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/o_vals_reg[x_step][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.419ns (4.525%)  route 8.841ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.620     5.141    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=260, routed)         8.841    14.401    Complete_Mat_Mul/idxr/o_vals
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.608    14.949    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X51Y112        FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[x_step][28]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X51Y112        FDRE (Setup_fdre_C_CE)      -0.380    14.714    Complete_Mat_Mul/idxr/o_vals_reg[x_step][28]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 3.243ns (36.266%)  route 5.699ns (63.734%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.738     5.259    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i_clk_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/Q
                         net (fo=4, routed)           1.133     6.849    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr0[1]
    SLICE_X23Y140        LUT5 (Prop_lut5_I2_O)        0.152     7.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3/O
                         net (fo=2, routed)           0.972     7.973    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3_n_2
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.332     8.305 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.305    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6_n_2
    SLICE_X13Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.703 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1_n_2
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.817 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1_n_2
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1_n_2
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.045 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1_n_2
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1_n_2
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1_n_2
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.602 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[27]_i_1/O[3]
                         net (fo=5, routed)           1.094    10.695    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr[27]
    SLICE_X18Y146        LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9/O
                         net (fo=1, routed)           0.000    11.001    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9_n_2
    SLICE_X18Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.551 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_1/CO[3]
                         net (fo=35, routed)          1.398    12.949    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/n_curr1
    SLICE_X8Y140         LUT4 (Prop_lut4_I3_O)        0.150    13.099 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i___24/O
                         net (fo=32, routed)          1.102    14.201    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[2]_6
    SLICE_X19Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.612    14.953    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X19Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[6]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X19Y139        FDRE (Setup_fdre_C_R)       -0.633    14.552    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/idxr/o_vals_reg[beta_y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 4.139ns (43.883%)  route 5.293ns (56.117%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.554     5.075    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[beta_y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  Complete_Mat_Mul/idxr/o_vals_reg[beta_y][1]/Q
                         net (fo=16, routed)          1.892     7.485    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry__6_0[1]
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.609 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry_i_3__6/O
                         net (fo=1, routed)           0.000     7.609    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry_i_3__6_n_2
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.159 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry/CO[3]
                         net (fo=1, routed)           0.000     8.159    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry_n_2
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry__0_n_2
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/n0_y_carry__1/O[1]
                         net (fo=9, routed)           0.754     9.361    Complete_Mat_Mul/pipe_gen[1].Pipeline/y_reg[11][1]
    SLICE_X44Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.664 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/y_path10_carry__0_i_17/O
                         net (fo=1, routed)           0.000     9.664    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__0_i_4__6_0[1]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.214 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__0_i_10__6/CO[3]
                         net (fo=1, routed)           0.000    10.214    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__0_i_10__6_n_2
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.328 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__0_i_9__6/CO[3]
                         net (fo=1, routed)           0.000    10.328    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__0_i_9__6_n_2
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.442 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__1_i_10__6/CO[3]
                         net (fo=1, routed)           0.000    10.442    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__1_i_10__6_n_2
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.556 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__1_i_9__6/CO[3]
                         net (fo=1, routed)           0.000    10.556    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__1_i_9__6_n_2
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.670 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_10__6/CO[3]
                         net (fo=1, routed)           0.000    10.670    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_10__6_n_2
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.909 f  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_9__6/O[2]
                         net (fo=2, routed)           0.925    11.834    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_9__6_n_7
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.302    12.136 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_5__6/O
                         net (fo=1, routed)           0.000    12.136    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_i_5__6_n_2
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.537 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2/CO[3]
                         net (fo=1, routed)           1.319    13.856    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path10_carry__2_n_2
    SLICE_X57Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.980 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_i_2__6/O
                         net (fo=1, routed)           0.403    14.383    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_i_2__6_n_2
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.507 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_i_1__6/O
                         net (fo=1, routed)           0.000    14.507    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_i_1__6_n_2
    SLICE_X57Y85         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.438    14.779    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/i_clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_reg/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X57Y85         FDRE (Setup_fdre_C_D)        0.029    14.959    Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/y_path1_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.243ns (36.712%)  route 5.591ns (63.288%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.738     5.259    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i_clk_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/Q
                         net (fo=4, routed)           1.133     6.849    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr0[1]
    SLICE_X23Y140        LUT5 (Prop_lut5_I2_O)        0.152     7.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3/O
                         net (fo=2, routed)           0.972     7.973    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3_n_2
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.332     8.305 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.305    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6_n_2
    SLICE_X13Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.703 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1_n_2
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.817 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1_n_2
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1_n_2
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.045 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1_n_2
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1_n_2
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1_n_2
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.602 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[27]_i_1/O[3]
                         net (fo=5, routed)           1.094    10.695    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr[27]
    SLICE_X18Y146        LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9/O
                         net (fo=1, routed)           0.000    11.001    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9_n_2
    SLICE_X18Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.551 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_1/CO[3]
                         net (fo=35, routed)          1.398    12.949    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/n_curr1
    SLICE_X8Y140         LUT4 (Prop_lut4_I3_O)        0.150    13.099 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i___24/O
                         net (fo=32, routed)          0.994    14.093    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[2]_6
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.614    14.955    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[13]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y143        FDRE (Setup_fdre_C_R)       -0.633    14.554    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.243ns (36.712%)  route 5.591ns (63.288%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.738     5.259    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i_clk_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/Q
                         net (fo=4, routed)           1.133     6.849    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr0[1]
    SLICE_X23Y140        LUT5 (Prop_lut5_I2_O)        0.152     7.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3/O
                         net (fo=2, routed)           0.972     7.973    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3_n_2
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.332     8.305 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.305    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6_n_2
    SLICE_X13Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.703 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1_n_2
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.817 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1_n_2
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1_n_2
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.045 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1_n_2
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1_n_2
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1_n_2
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.602 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[27]_i_1/O[3]
                         net (fo=5, routed)           1.094    10.695    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr[27]
    SLICE_X18Y146        LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9/O
                         net (fo=1, routed)           0.000    11.001    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9_n_2
    SLICE_X18Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.551 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_1/CO[3]
                         net (fo=35, routed)          1.398    12.949    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/n_curr1
    SLICE_X8Y140         LUT4 (Prop_lut4_I3_O)        0.150    13.099 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i___24/O
                         net (fo=32, routed)          0.994    14.093    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[2]_6
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.614    14.955    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[14]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y143        FDRE (Setup_fdre_C_R)       -0.633    14.554    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.243ns (36.712%)  route 5.591ns (63.288%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.738     5.259    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i_clk_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/curr_reg[2]/Q
                         net (fo=4, routed)           1.133     6.849    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr0[1]
    SLICE_X23Y140        LUT5 (Prop_lut5_I2_O)        0.152     7.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3/O
                         net (fo=2, routed)           0.972     7.973    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_3_n_2
    SLICE_X13Y132        LUT5 (Prop_lut5_I0_O)        0.332     8.305 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.305    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr[3]_i_6_n_2
    SLICE_X13Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.703 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[3]_i_1_n_2
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.817 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[7]_i_1_n_2
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[11]_i_1_n_2
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.045 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[15]_i_1_n_2
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[19]_i_1_n_2
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[23]_i_1_n_2
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.602 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/o_curr_reg[27]_i_1/O[3]
                         net (fo=5, routed)           1.094    10.695    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/spec_curr[27]
    SLICE_X18Y146        LUT2 (Prop_lut2_I1_O)        0.306    11.001 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9/O
                         net (fo=1, routed)           0.000    11.001    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_9_n_2
    SLICE_X18Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.551 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i___24_i_1/CO[3]
                         net (fo=35, routed)          1.398    12.949    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/n_curr1
    SLICE_X8Y140         LUT4 (Prop_lut4_I3_O)        0.150    13.099 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/i___24/O
                         net (fo=32, routed)          0.994    14.093    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[2]_6
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.614    14.955    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X18Y143        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[16]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X18Y143        FDRE (Setup_fdre_C_R)       -0.633    14.554    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[7].acc_seg/curr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.592     1.475    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.734    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4_n_2
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.985    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4_n_9
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.949     2.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.735    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1_n_2
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1_n_2
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1_n_9
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.917     2.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/vals_reg[beta_y][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/o_vals_reg[beta_y][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.770%)  route 0.253ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.564     1.447    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[beta_y][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Complete_Mat_Mul/idxr/vals_reg[beta_y][3]/Q
                         net (fo=3, routed)           0.253     1.841    Complete_Mat_Mul/idxr/vals_reg[beta_y][3]
    SLICE_X36Y52         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[beta_y][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.830     1.958    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[beta_y][3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.070     1.784    Complete_Mat_Mul/idxr/o_vals_reg[beta_y][3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.592     1.475    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.734    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4_n_2
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.996    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4_n_7
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.949     2.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[18]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.735    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1_n_2
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1_n_2
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.997 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.917     2.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[18]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.592     1.475    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.734    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4_n_2
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.021 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.021    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4_n_8
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.949     2.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[17]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.592     1.475    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.734    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4_n_2
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.021 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.021    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4_n_6
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.949     2.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[19]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.735    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1_n_2
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1_n_2
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.020 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1_n_8
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.917     2.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[17]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.592     1.475    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.734    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[12]_i_1__4_n_2
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.970    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[16]_i_1__4_n_2
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.024    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]_i_1__4_n_9
    SLICE_X5Y101         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.949     2.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/i_clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/start_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.735    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[10]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[8]_i_1_n_2
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[12]_i_1_n_2
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.022 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[16]_i_1_n_6
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.917     2.045    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[19]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/start_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   Complete_Mat_Mul/index_rdy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   Complete_Mat_Mul/split_rdy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   Complete_Mat_Mul/start_pipe_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y27   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y27   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y27   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   Complete_Mat_Mul/idxr/all_set_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/index_rdy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/index_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/split_rdy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/split_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/start_pipe_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/start_pipe_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/index_rdy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/index_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/split_rdy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/split_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/start_pipe_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   Complete_Mat_Mul/start_pipe_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.070ns  (logic 1.591ns (31.389%)  route 3.478ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           2.954     4.396    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.150     4.546 r  Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1/O
                         net (fo=1, routed)           0.524     5.070    Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1_n_2
    SLICE_X55Y23         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 0.252ns (14.449%)  route 1.489ns (85.551%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           1.315     1.525    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.042     1.567 r  Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1/O
                         net (fo=1, routed)           0.174     1.741    Complete_Mat_Mul/pipe_splitter/next_state_reg_i_1_n_2
    SLICE_X55Y23         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_state_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.610ns  (logic 4.099ns (32.503%)  route 8.512ns (67.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.805     5.326    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X7Y138         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.419     5.745 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/Q
                         net (fo=35, routed)          8.512    14.257    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    17.937 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.937    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.961ns  (logic 3.986ns (36.361%)  route 6.976ns (63.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.737     5.258    Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X32Y148        FDRE                                         r  Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.456     5.714 r  Complete_Mat_Mul/pipe_gen[1].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[is_end]/Q
                         net (fo=35, routed)          6.976    12.690    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.220 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.220    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 0.642ns (8.842%)  route 6.619ns (91.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          3.075    12.340    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y90         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 0.642ns (8.842%)  route 6.619ns (91.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          3.075    12.340    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y90         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 0.642ns (8.842%)  route 6.619ns (91.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          3.075    12.340    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y90         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 0.642ns (9.014%)  route 6.480ns (90.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.936    12.202    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y89         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 0.642ns (9.014%)  route 6.480ns (90.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.936    12.202    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y89         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 0.642ns (9.014%)  route 6.480ns (90.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.936    12.202    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y89         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 0.642ns (9.014%)  route 6.480ns (90.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.936    12.202    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y89         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 0.642ns (9.285%)  route 6.272ns (90.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.558     5.079    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Complete_Mat_Mul/pipe_splitter/curr_state_reg/Q
                         net (fo=136, routed)         3.544     9.141    Complete_Mat_Mul/pipe_splitter/curr_state
    SLICE_X65Y97         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_2/O
                         net (fo=64, routed)          2.728    11.993    Complete_Mat_Mul/pipe_splitter/next_split_vals
    SLICE_X37Y83         LDCE                                         f  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.251ns (79.408%)  route 0.065ns (20.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.557     1.440    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/Q
                         net (fo=2, routed)           0.065     1.646    split_vals[0]_1[14]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.756 r  pipe_splitter/next_split_vals_reg[0][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.756    Complete_Mat_Mul/pipe_splitter/D[13]
    SLICE_X37Y86         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.256ns (72.341%)  route 0.098ns (27.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.556     1.439    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/Q
                         net (fo=2, routed)           0.098     1.678    split_vals[0]_1[1]
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.793 r  pipe_splitter/next_split_vals_reg[0][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.793    Complete_Mat_Mul/pipe_splitter/D[0]
    SLICE_X37Y83         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.256ns (79.481%)  route 0.066ns (20.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.591     1.474    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][13]/Q
                         net (fo=2, routed)           0.066     1.681    split_vals[1]_0[13]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  pipe_splitter/next_split_vals_reg[1][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][28]_0[12]
    SLICE_X63Y89         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.251ns (70.807%)  route 0.103ns (29.193%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][22]/Q
                         net (fo=2, routed)           0.103     1.687    split_vals[0]_1[22]
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.797 r  pipe_splitter/next_split_vals_reg[0][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.797    Complete_Mat_Mul/pipe_splitter/D[21]
    SLICE_X37Y88         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.252ns (70.515%)  route 0.105ns (29.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.557     1.440    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/Q
                         net (fo=2, routed)           0.105     1.687    split_vals[0]_1[15]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  pipe_splitter/next_split_vals_reg[0][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    Complete_Mat_Mul/pipe_splitter/D[14]
    SLICE_X37Y86         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.256ns (70.270%)  route 0.108ns (29.730%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.557     1.440    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/Q
                         net (fo=2, routed)           0.108     1.690    split_vals[0]_1[13]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  pipe_splitter/next_split_vals_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    Complete_Mat_Mul/pipe_splitter/D[12]
    SLICE_X37Y86         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.251ns (68.015%)  route 0.118ns (31.985%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.560     1.443    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][30]/Q
                         net (fo=2, routed)           0.118     1.702    Complete_Mat_Mul/pipe_splitter/Q[30]
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.812 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_1_n_8
    SLICE_X37Y90         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.249ns (66.911%)  route 0.123ns (33.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.557     1.440    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/Q
                         net (fo=2, routed)           0.123     1.704    split_vals[0]_1[16]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  pipe_splitter/next_split_vals_reg[0][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Complete_Mat_Mul/pipe_splitter/D[15]
    SLICE_X37Y86         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.251ns (67.438%)  route 0.121ns (32.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][18]/Q
                         net (fo=2, routed)           0.121     1.704    split_vals[0]_1[18]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.814 r  pipe_splitter/next_split_vals_reg[0][20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.814    Complete_Mat_Mul/pipe_splitter/D[17]
    SLICE_X37Y87         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.256ns (68.094%)  route 0.120ns (31.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.556     1.439    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/Q
                         net (fo=2, routed)           0.120     1.700    split_vals[0]_1[5]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  pipe_splitter/next_split_vals_reg[0][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    Complete_Mat_Mul/pipe_splitter/D[4]
    SLICE_X37Y84         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.593ns (27.481%)  route 4.205ns (72.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.822     5.263    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.152     5.415 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.382     5.798    Complete_Mat_Mul/idxr/FSM_onehot_curr_state[0]_i_1_n_2
    SLICE_X59Y26         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.503     4.844    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[0]/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/all_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 1.565ns (29.055%)  route 3.822ns (70.945%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.822     5.263    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.387 r  Complete_Mat_Mul/idxr/all_set_i_1/O
                         net (fo=1, routed)           0.000     5.387    Complete_Mat_Mul/idxr/all_set_i_1_n_2
    SLICE_X59Y26         FDRE                                         r  Complete_Mat_Mul/idxr/all_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.503     4.844    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  Complete_Mat_Mul/idxr/all_set_reg/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.084ns  (logic 1.565ns (30.790%)  route 3.518ns (69.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           3.518     4.960    Complete_Mat_Mul/idxr/i_btn_IBUF
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.084 r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.084    Complete_Mat_Mul/idxr/FSM_onehot_curr_state[1]_i_1_n_2
    SLICE_X58Y23         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.503     4.844    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Complete_Mat_Mul/idxr/FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            Complete_Mat_Mul/pipe_splitter/wait_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.565ns (34.633%)  route 2.954ns (65.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=5, routed)           2.954     4.396    Complete_Mat_Mul/pipe_splitter/i_btn_IBUF
    SLICE_X55Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.520 r  Complete_Mat_Mul/pipe_splitter/wait_reset_i_1/O
                         net (fo=1, routed)           0.000     4.520    Complete_Mat_Mul/pipe_splitter/wait_reset_i_1_n_2
    SLICE_X55Y24         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/wait_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.435     4.776    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/wait_reset_reg/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/N_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 0.683ns (17.019%)  route 3.330ns (82.981%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           3.330     3.889    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X36Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.013 r  Complete_Mat_Mul/pipe_splitter/N_val[1]_i_1/O
                         net (fo=1, routed)           0.000     4.013    Complete_Mat_Mul/pipe_splitter/N_val[1]_i_1_n_2
    SLICE_X36Y103        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/N_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.608     4.949    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y103        FDRE                                         r  Complete_Mat_Mul/pipe_splitter/N_val_reg[1]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 2.251ns (62.204%)  route 1.368ns (37.796%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.368     1.927    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.051 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     2.051    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.601 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.601    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.829    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.943    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.171 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.171    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.285 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.285    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.619 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.619    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_8
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.445     4.786    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.598ns  (logic 2.230ns (61.983%)  route 1.368ns (38.017%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.368     1.927    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.051 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     2.051    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.601 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.601    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.829    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.943    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.171 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.171    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.285 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.285    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.598 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.598    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_6
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.445     4.786    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 2.156ns (61.185%)  route 1.368ns (38.815%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.368     1.927    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.051 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     2.051    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.601 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.601    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.829    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.943    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.171 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.171    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.285 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.285    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.524 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.524    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_7
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.445     4.786    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 2.140ns (61.008%)  route 1.368ns (38.992%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.368     1.927    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.051 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     2.051    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.601 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.601    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.829    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.943    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.171 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.171    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.285 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.285    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_2
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.508 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.508    Complete_Mat_Mul/pipe_splitter/M_val_reg[28]_i_1_n_9
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.445     4.786    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 2.137ns (60.975%)  route 1.368ns (39.025%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/G
    SLICE_X55Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_Mat_Mul/pipe_splitter/next_state_reg/Q
                         net (fo=6, routed)           1.368     1.927    Complete_Mat_Mul/pipe_splitter/next_state
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.051 r  Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6/O
                         net (fo=1, routed)           0.000     2.051    Complete_Mat_Mul/pipe_splitter/M_val[0]_i_6_n_2
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.601 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.601    Complete_Mat_Mul/pipe_splitter/M_val_reg[0]_i_2_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    Complete_Mat_Mul/pipe_splitter/M_val_reg[4]_i_1_n_2
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.829    Complete_Mat_Mul/pipe_splitter/M_val_reg[8]_i_1_n_2
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.943    Complete_Mat_Mul/pipe_splitter/M_val_reg[12]_i_1_n_2
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    Complete_Mat_Mul/pipe_splitter/M_val_reg[16]_i_1_n_2
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.171 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.171    Complete_Mat_Mul/pipe_splitter/M_val_reg[20]_i_1_n_2
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.505 r  Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.505    Complete_Mat_Mul/pipe_splitter/M_val_reg[24]_i_1_n_8
    SLICE_X53Y32         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        1.444     4.785    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/G
    SLICE_X63Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][4]/Q
                         net (fo=1, routed)           0.095     0.253    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][4]
    SLICE_X62Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.858     1.986    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][4]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/G
    SLICE_X63Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][8]/Q
                         net (fo=1, routed)           0.095     0.253    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][8]
    SLICE_X62Y87         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.859     1.987    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][8]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/G
    SLICE_X37Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/Q
                         net (fo=1, routed)           0.097     0.255    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][1]
    SLICE_X36Y83         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.822     1.950    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/G
    SLICE_X63Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][5]/Q
                         net (fo=1, routed)           0.097     0.255    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][5]
    SLICE_X62Y87         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.859     1.987    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][5]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][18]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][18]/G
    SLICE_X63Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][18]/Q
                         net (fo=1, routed)           0.099     0.257    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][18]
    SLICE_X64Y91         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.862     1.990    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][18]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][20]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.183%)  route 0.100ns (38.817%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][20]/G
    SLICE_X63Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[1][20]/Q
                         net (fo=1, routed)           0.100     0.258    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[1][20]
    SLICE_X64Y91         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.862     1.990    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[1][20]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/G
    SLICE_X37Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/Q
                         net (fo=1, routed)           0.102     0.260    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][12]
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.824     1.952    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/G
    SLICE_X37Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/Q
                         net (fo=1, routed)           0.102     0.260    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][13]
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.824     1.952    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][13]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/G
    SLICE_X37Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/Q
                         net (fo=1, routed)           0.102     0.260    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][25]
    SLICE_X38Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.827     1.955    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][25]/C

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/G
                            (positive level-sensitive latch)
  Destination:            Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         LDCE                         0.000     0.000 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/G
    SLICE_X37Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/Q
                         net (fo=1, routed)           0.102     0.260    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg_n_2_[0][26]
    SLICE_X38Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=5772, routed)        0.827     1.955    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][26]/C





