$date
	Mon Nov 17 21:35:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module_tb $end
$var parameter 32 ! ALU_CTRL_BITS $end
$var parameter 32 " PC_WIDTH $end
$var parameter 32 # REG_WIDTH $end
$var reg 1 $ clk $end
$var reg 32 % current_instr [31:0] $end
$var reg 1 & rst $end
$var integer 32 ' cycle [31:0] $end
$var integer 32 ( instr_count [31:0] $end
$var integer 32 ) pc_index [31:0] $end
$scope module top_module_dut $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 5 + rs2_addr_2_out [4:0] $end
$var wire 64 , rs2_3_out [63:0] $end
$var wire 64 - rs2_2_out [63:0] $end
$var wire 64 . rs2_2_in [63:0] $end
$var wire 5 / rs1_addr_2_out [4:0] $end
$var wire 64 0 rs1_2_out [63:0] $end
$var wire 64 1 rs1_2_in [63:0] $end
$var wire 64 2 reg_wb_data [63:0] $end
$var wire 5 3 rd_addr_4_out [4:0] $end
$var wire 5 4 rd_addr_3_out [4:0] $end
$var wire 5 5 rd_addr_2_out [4:0] $end
$var wire 64 6 pc_reg_in [63:0] $end
$var wire 64 7 pc_jump_addr_3_in [63:0] $end
$var wire 64 8 pc_branch_addr_3_out [63:0] $end
$var wire 64 9 pc_branch_addr_3_in [63:0] $end
$var wire 64 : pc_4 [63:0] $end
$var wire 64 ; pc_2_out [63:0] $end
$var wire 64 < pc_1_out [63:0] $end
$var wire 64 = pc_1_in [63:0] $end
$var wire 64 > mem_read_data_4_out [63:0] $end
$var wire 64 ? mem_read_data_4_in [63:0] $end
$var wire 1 @ is_jalr_4_out $end
$var wire 1 A is_jalr_3_out $end
$var wire 1 B is_jalr_2_out $end
$var wire 1 C is_jalr_2_in $end
$var wire 1 D is_jal_4_out $end
$var wire 1 E is_jal_3_out $end
$var wire 1 F is_jal_2_out $end
$var wire 1 G is_jal_2_in $end
$var wire 1 H is_auipc_4_out $end
$var wire 1 I is_auipc_3_out $end
$var wire 1 J is_auipc_2_out $end
$var wire 1 K is_auipc_2_in $end
$var wire 32 L instruction_1_out [31:0] $end
$var wire 32 M instruction_1_in [31:0] $end
$var wire 64 N imm_2_out [63:0] $end
$var wire 64 O imm_2_in [63:0] $end
$var wire 3 P funct3_2_out [2:0] $end
$var wire 64 Q forwarded_rs2 [63:0] $end
$var wire 64 R forwarded_rs1 [63:0] $end
$var wire 2 S forwardB [1:0] $end
$var wire 2 T forwardA [1:0] $end
$var wire 1 U flush $end
$var wire 1 V branch_taken_3_in $end
$var wire 1 W branch_2_out $end
$var wire 1 X branch_2_in $end
$var wire 64 Y alu_res_4_out [63:0] $end
$var wire 64 Z alu_res_3_out [63:0] $end
$var wire 64 [ alu_res_3_in [63:0] $end
$var wire 64 \ alu_op1 [63:0] $end
$var wire 1 ] RegWrite_4_out $end
$var wire 1 ^ RegWrite_3_out $end
$var wire 1 _ RegWrite_2_out $end
$var wire 1 ` RegWrite_2_in $end
$var wire 1 a MemtoReg_4_out $end
$var wire 1 b MemtoReg_3_out $end
$var wire 1 c MemtoReg_2_out $end
$var wire 1 d MemtoReg_2_in $end
$var wire 1 e MemWrite_3_out $end
$var wire 1 f MemWrite_2_out $end
$var wire 1 g MemWrite_2_in $end
$var wire 2 h MemWidth_3_out [1:0] $end
$var wire 2 i MemWidth_2_out [1:0] $end
$var wire 2 j MemWidth_2_in [1:0] $end
$var wire 1 k MemSign_3_out $end
$var wire 1 l MemSign_2_out $end
$var wire 1 m MemSign_2_in $end
$var wire 1 n MemRead_3_out $end
$var wire 1 o MemRead_2_out $end
$var wire 1 p MemRead_2_in $end
$var wire 5 q ALUCtrl_2_out [4:0] $end
$var wire 5 r ALUCtrl_2_in [4:0] $end
$var parameter 32 s ALU_CTRL_BITS $end
$var parameter 32 t PC_WIDTH $end
$var parameter 32 u REG_COUNT $end
$var parameter 32 v REG_WIDTH $end
$scope module alu_dut $end
$var wire 5 w ALUCtrl [4:0] $end
$var wire 64 x and_ans [63:0] $end
$var wire 64 y andi_ans [63:0] $end
$var wire 64 z or_ans [63:0] $end
$var wire 64 { ori_ans [63:0] $end
$var wire 64 | xor_ans [63:0] $end
$var wire 64 } xori_ans [63:0] $end
$var wire 1 ~ t2 $end
$var wire 1 !" t1 $end
$var wire 1 "" t0 $end
$var wire 64 #" sub_ans [63:0] $end
$var wire 64 $" srli_ans [63:0] $end
$var wire 64 %" srl_ans [63:0] $end
$var wire 64 &" srai_ans [63:0] $end
$var wire 64 '" sra_ans [63:0] $end
$var wire 64 (" sltui_ans [63:0] $end
$var wire 64 )" sltu_ans [63:0] $end
$var wire 64 *" slti_ans [63:0] $end
$var wire 64 +" slt_ans [63:0] $end
$var wire 64 ," slli_ans [63:0] $end
$var wire 64 -" sll_ans [63:0] $end
$var wire 64 ." rs2 [63:0] $end
$var wire 64 /" rs1 [63:0] $end
$var wire 64 0" imm [63:0] $end
$var wire 64 1" addi_ans [63:0] $end
$var wire 64 2" add_ans [63:0] $end
$var parameter 32 3" ALU_CTRL_BITS $end
$var parameter 32 4" REG_WIDTH $end
$var reg 64 5" alu_out [63:0] $end
$upscope $end
$scope module alu_op1_mux_dut $end
$var wire 1 6" jump $end
$var wire 64 7" rs1 [63:0] $end
$var wire 64 8" pc [63:0] $end
$var wire 64 9" operand1 [63:0] $end
$var parameter 32 :" PC_WIDTH $end
$var parameter 32 ;" REG_WIDTH $end
$upscope $end
$scope module branch_taken_dut $end
$var wire 1 W branch $end
$var wire 64 <" rs2 [63:0] $end
$var wire 64 =" rs1 [63:0] $end
$var wire 3 >" funct3 [2:0] $end
$var parameter 32 ?" REG_WIDTH $end
$var reg 1 V branch_taken_out $end
$upscope $end
$scope module control_unit_dut $end
$var wire 1 @" s_type $end
$var wire 1 A" r_type $end
$var wire 7 B" opcode [6:0] $end
$var wire 1 C" load_type $end
$var wire 1 D" is_lui $end
$var wire 1 C is_jalr $end
$var wire 1 G is_jal $end
$var wire 1 K is_auipc $end
$var wire 32 E" instruction [31:0] $end
$var wire 1 F" i_type $end
$var wire 7 G" funct7 [6:0] $end
$var wire 6 H" funct6 [5:0] $end
$var wire 3 I" funct3 [2:0] $end
$var wire 1 J" b_type $end
$var parameter 32 K" ALU_CTRL_BITS $end
$var parameter 32 L" REG_WIDTH $end
$var reg 5 M" ALUCtrl [4:0] $end
$var reg 1 p MemRead $end
$var reg 1 m MemSign $end
$var reg 2 N" MemWidth [1:0] $end
$var reg 1 g MemWrite $end
$var reg 1 d MemtoReg $end
$var reg 1 ` RegWrite $end
$var reg 1 X branch $end
$upscope $end
$scope module data_mem_dut $end
$var wire 1 n MemRead $end
$var wire 1 k MemSign $end
$var wire 2 O" MemWidth [1:0] $end
$var wire 1 e MemWrite $end
$var wire 1 $ clk $end
$var wire 64 P" wdata [63:0] $end
$var wire 64 Q" full_addr [63:0] $end
$var wire 10 R" addr [9:0] $end
$var parameter 32 S" ADDR_WIDTH $end
$var parameter 32 T" MEM_DEPTH $end
$var parameter 32 U" REG_WIDTH $end
$var reg 64 V" rdata [63:0] $end
$upscope $end
$scope module ex_mem_reg_dut $end
$var wire 64 W" ALU_res_in [63:0] $end
$var wire 5 X" M_Ctrl_in [4:0] $end
$var wire 5 Y" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 64 Z" rs2_data_in [63:0] $end
$var wire 5 [" rd_addr_in [4:0] $end
$var wire 64 \" PC_in [63:0] $end
$var parameter 32 ]" M_Ctrl_bits $end
$var parameter 32 ^" PC_WIDTH $end
$var parameter 32 _" REG_COUNT $end
$var parameter 32 `" REG_WIDTH $end
$var parameter 32 a" WB_Ctrl_bits $end
$var reg 64 b" ALU_res_out [63:0] $end
$var reg 5 c" M_Ctrl_out [4:0] $end
$var reg 64 d" PC_out [63:0] $end
$var reg 5 e" WB_Ctrl_out [4:0] $end
$var reg 5 f" rd_addr_out [4:0] $end
$var reg 64 g" rs2_data_out [63:0] $end
$upscope $end
$scope module forward_mux_dut $end
$var wire 64 h" ex_alu_res [63:0] $end
$var wire 64 i" reg_wb_data [63:0] $end
$var wire 64 j" reg_data_rs2 [63:0] $end
$var wire 64 k" reg_data_rs1 [63:0] $end
$var wire 2 l" forwardB [1:0] $end
$var wire 2 m" forwardA [1:0] $end
$var parameter 32 n" REG_WIDTH $end
$var reg 64 o" forwarded_rs1 [63:0] $end
$var reg 64 p" forwarded_rs2 [63:0] $end
$upscope $end
$scope module forwarding_unit_dut $end
$var wire 1 ^ EX_MEM_RegWrite $end
$var wire 5 q" EX_MEM_rd [4:0] $end
$var wire 1 ] MEM_WB_RegWrite $end
$var wire 5 r" MEM_WB_rd [4:0] $end
$var wire 5 s" ID_EX_rs2 [4:0] $end
$var wire 5 t" ID_EX_rs1 [4:0] $end
$var reg 2 u" forwardA [1:0] $end
$var reg 2 v" forwardB [1:0] $end
$upscope $end
$scope module hazard_unit_dut $end
$var wire 1 o ID_EX_MemRead $end
$var wire 5 w" IF_ID_rs1 [4:0] $end
$var wire 5 x" IF_ID_rs2 [4:0] $end
$var wire 1 V branch_taken $end
$var wire 1 F is_jal $end
$var wire 1 B is_jalr $end
$var wire 5 y" ID_EX_rd [4:0] $end
$var parameter 32 z" REG_COUNT $end
$var parameter 32 {" REG_WIDTH $end
$var reg 1 U flush $end
$var reg 1 * stall $end
$upscope $end
$scope module id_ex_reg_dut $end
$var wire 6 |" EX_Ctrl_in [5:0] $end
$var wire 5 }" M_Ctrl_in [4:0] $end
$var wire 5 ~" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 1 U flush $end
$var wire 3 !# funct3_in [2:0] $end
$var wire 5 "# rd_addr_in [4:0] $end
$var wire 5 ## rs1_addr_in [4:0] $end
$var wire 5 $# rs2_addr_in [4:0] $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 64 %# rs2_data_in [63:0] $end
$var wire 64 &# rs1_data_in [63:0] $end
$var wire 64 '# imm_in [63:0] $end
$var wire 64 (# PC_in [63:0] $end
$var parameter 32 )# EX_Ctrl_bits $end
$var parameter 32 *# M_Ctrl_bits $end
$var parameter 32 +# PC_WIDTH $end
$var parameter 32 ,# REG_COUNT $end
$var parameter 32 -# REG_WIDTH $end
$var parameter 32 .# WB_Ctrl_bits $end
$var reg 6 /# EX_Ctrl_out [5:0] $end
$var reg 5 0# M_Ctrl_out [4:0] $end
$var reg 64 1# PC_out [63:0] $end
$var reg 5 2# WB_Ctrl_out [4:0] $end
$var reg 3 3# funct3_out [2:0] $end
$var reg 64 4# imm_out [63:0] $end
$var reg 5 5# rd_addr_out [4:0] $end
$var reg 5 6# rs1_addr_out [4:0] $end
$var reg 64 7# rs1_data_out [63:0] $end
$var reg 5 8# rs2_addr_out [4:0] $end
$var reg 64 9# rs2_data_out [63:0] $end
$upscope $end
$scope module if_id_reg_dut $end
$var wire 1 $ clk $end
$var wire 1 U flush $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 32 :# instruction_in [31:0] $end
$var wire 64 ;# PC_in [63:0] $end
$var parameter 32 <# PC_WIDTH $end
$var reg 64 =# PC_out [63:0] $end
$var reg 32 ># instruction_out [31:0] $end
$upscope $end
$scope module imm_gen_dut $end
$var wire 32 ?# instruction [31:0] $end
$var wire 7 @# opcode [6:0] $end
$var parameter 32 A# REG_WIDTH $end
$var reg 64 B# imm [63:0] $end
$upscope $end
$scope module instruction_mem_dut $end
$var wire 1 $ clk $end
$var wire 64 C# pc [63:0] $end
$var parameter 32 D# ADDR_WIDTH $end
$var parameter 32 E# PC_WIDTH $end
$var reg 32 F# instruction [31:0] $end
$upscope $end
$scope module mem_wb_reg_dut $end
$var wire 64 G# ALU_res_in [63:0] $end
$var wire 5 H# WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 64 I# mem_read_data_in [63:0] $end
$var wire 5 J# rd_addr_in [4:0] $end
$var wire 1 K# rst $end
$var parameter 32 L# REG_COUNT $end
$var parameter 32 M# REG_WIDTH $end
$var parameter 32 N# WB_Ctrl_bits $end
$var reg 64 O# ALU_res_out [63:0] $end
$var reg 5 P# WB_Ctrl_out [4:0] $end
$var reg 64 Q# mem_read_data_out [63:0] $end
$var reg 5 R# rd_addr_out [4:0] $end
$upscope $end
$scope module pc_4_add_dut $end
$var wire 64 S# pc_out [63:0] $end
$var wire 64 T# pc_in [63:0] $end
$var parameter 32 U# PC_WIDTH $end
$upscope $end
$scope module pc_add_imm_dut $end
$var wire 64 V# imm [63:0] $end
$var wire 64 W# pc [63:0] $end
$var parameter 32 X# PC_WIDTH $end
$var parameter 32 Y# REG_WIDTH $end
$var reg 64 Z# pc_out [63:0] $end
$upscope $end
$scope module pc_jump_dut $end
$var wire 64 [# imm [63:0] $end
$var wire 1 F is_jal $end
$var wire 1 B is_jalr $end
$var wire 64 \# pc [63:0] $end
$var wire 64 ]# rs1 [63:0] $end
$var parameter 32 ^# PC_WIDTH $end
$var parameter 32 _# REG_WIDTH $end
$var reg 64 `# pc_jump [63:0] $end
$upscope $end
$scope module pc_next_mux_dut $end
$var wire 64 a# branch_addr [63:0] $end
$var wire 1 V branch_taken $end
$var wire 1 b# jump $end
$var wire 64 c# pc_jump_addr [63:0] $end
$var wire 64 d# pc_plus_4 [63:0] $end
$var parameter 32 e# PC_WIDTH $end
$var reg 64 f# pc_next [63:0] $end
$upscope $end
$scope module pc_reg_dut $end
$var wire 1 $ clk $end
$var wire 1 U flush $end
$var wire 64 g# pc_in [63:0] $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var parameter 32 h# PC_WIDTH $end
$var reg 64 i# pc_out [63:0] $end
$upscope $end
$scope module reg_file_dut $end
$var wire 1 $ clk $end
$var wire 5 j# raddr1 [4:0] $end
$var wire 5 k# raddr2 [4:0] $end
$var wire 1 & rst $end
$var wire 5 l# waddr [4:0] $end
$var wire 1 ] writeEnable $end
$var wire 64 m# wdata [63:0] $end
$var wire 64 n# rdata2 [63:0] $end
$var wire 64 o# rdata1 [63:0] $end
$var parameter 32 p# REG_COUNT $end
$var parameter 32 q# REG_WIDTH $end
$scope begin $unm_blk_49 $end
$var integer 32 r# i [31:0] $end
$upscope $end
$upscope $end
$scope module wb_mux_dut $end
$var wire 64 s# ALU_res [63:0] $end
$var wire 1 a MemtoReg $end
$var wire 64 t# mem_read_data [63:0] $end
$var parameter 32 u# REG_WIDTH $end
$var reg 64 v# reg_wb_data [63:0] $end
$upscope $end
$upscope $end
$scope task print_regfile $end
$var integer 32 w# j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 u#
b1000000 q#
b100000 p#
b1000000 h#
b1000000 e#
b1000000 _#
b1000000 ^#
b1000000 Y#
b1000000 X#
b1000000 U#
b101 N#
b1000000 M#
b100000 L#
b1000000 E#
b1010 D#
b1000000 A#
b1000000 <#
b101 .#
b1000000 -#
b100000 ,#
b1000000 +#
b101 *#
b110 )#
b1000000 {"
b100000 z"
b1000000 n"
b101 a"
b1000000 `"
b100000 _"
b1000000 ^"
b101 ]"
b1000000 U"
b10000000000 T"
b1010 S"
b1000000 L"
b101 K"
b1000000 ?"
b1000000 ;"
b1000000 :"
b1000000 4"
b101 3"
b1000000 v
b100000 u
b1000000 t
b101 s
b1000000 #
b1000000 "
b101 !
$end
#0
$dumpvars
bx w#
bx v#
bx t#
bx s#
b100000 r#
b0 o#
b0 n#
bx m#
bx l#
b0 k#
b0 j#
b0 i#
b100 g#
b100 f#
b100 d#
b0 c#
0b#
b0 a#
b0 `#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 W#
b0 V#
b0 T#
b100 S#
bx R#
bx Q#
bx P#
bx O#
zK#
b0 J#
bx I#
b0 H#
b0 G#
b10100000000000010010011 F#
b0 C#
b0 B#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 ;#
b10100000000000010010011 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
bx0 |"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
bx r"
b0 q"
b0 p"
b0 o"
b0 m"
b0 l"
b0 k"
b0 j"
bx i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
bx V"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
bx M"
0J"
b0 I"
b0 H"
b0 G"
0F"
b0 E"
0D"
0C"
b0 B"
0A"
0@"
b0 >"
b0 ="
b0 <"
b0 9"
b0 8"
b0 7"
06"
b0 5"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
0""
0!"
0~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
bx r
b0 q
0p
0o
0n
0m
0l
0k
b0 j
b0 i
b0 h
0g
0f
0e
0d
0c
0b
xa
0`
0_
0^
x]
b0 \
b0 [
b0 Z
bx Y
0X
0W
0V
0U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b10100000000000010010011 M
b0 L
0K
0J
0I
xH
0G
0F
0E
xD
0C
0B
0A
x@
bx ?
bx >
b0 =
b0 <
b0 ;
b100 :
b0 9
b0 8
b0 7
b100 6
b0 5
b0 4
bx 3
bx 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
bx )
b101 (
b0 '
1&
bx %
0$
$end
#5000
b0 2
b0 i"
b0 m#
b0 v#
0]
0a
0H
0@
0D
b0 3
b0 r"
b0 R#
b0 l#
b0 Y
b0 O#
b0 s#
b0 P#
b100000 r#
1$
#10000
0$
#15000
b100000 r#
1$
#17000
0&
#20000
0$
#25000
bx [
bx 5"
bx W"
b101 O
b101 '#
b101 B#
b100000 |"
b10000 r
b10000 M"
b1 ~"
1`
bx q
bx w
b10011 @#
1F"
b10011 B"
b101 x"
b101 $#
b1 "#
b101 k#
b1000 6
b1000 f#
b1000 g#
b10100000000000100010011 M
b10100000000000100010011 :#
b10100000000000100010011 F#
bx0 /#
b10100000000000010010011 L
b10100000000000010010011 E"
b10100000000000010010011 >#
b10100000000000010010011 ?#
b1000 :
b1000 S#
b1000 d#
b100 =
b100 ;#
b100 C#
b100 T#
b100 i#
b1 '
1$
#26000
b100000 w#
b10100000000000100010011 %
b1 )
#30000
0$
#35000
b101 [
b101 5"
b101 W"
b1100 6
b1100 f#
b1100 g#
b1000001000010001100011 M
b1000001000010001100011 :#
b1000001000010001100011 F#
b10 "#
b10000 q
b10000 w
b1 Y"
1_
b1 ("
b1 *"
b101 1"
b101 {
b101 }
b101 9
b101 \"
b101 Z#
b101 a#
bx R"
b1100 :
b1100 S#
b1100 d#
b1000 =
b1000 ;#
b1000 C#
b1000 T#
b1000 i#
b10100000000000100010011 L
b10100000000000100010011 E"
b10100000000000100010011 >#
b10100000000000100010011 ?#
b100 <
b100 (#
b100 =#
b101 +
b101 s"
b101 8#
b100000 /#
b1 2#
b1 5
b1 ["
b1 y"
b1 5#
b101 N
b101 0"
b101 4#
b101 V#
b101 [#
bx Z
bx Q"
bx b"
bx h"
bx G#
b10 '
1$
#36000
b100000 w#
b1000001000010001100011 %
b10 )
#40000
0$
#45000
b1 r
b1 M"
b0 ~"
0`
b11 |"
1X
b101 R"
b1 H#
1^
b1001 9
b1001 \"
b1001 Z#
b1001 a#
b100 7
b100 `#
b100 c#
b1100011 @#
0F"
1J"
b1100011 B"
b10 x"
b1 w"
b10 $#
b1 ##
b1000 "#
b10 k#
b1 j#
b1000 O
b1000 '#
b1000 B#
b10000 6
b10000 f#
b10000 g#
b110001100000000000110010011 M
b110001100000000000110010011 :#
b110001100000000000110010011 F#
bx 2
bx i"
bx m#
bx v#
b1 4
b1 f"
b1 q"
b1 J#
b101 Z
b101 Q"
b101 b"
b101 h"
b101 G#
b101 8
b101 d"
b1 e"
b10 5
b10 ["
b10 y"
b10 5#
b100 ;
b100 8"
b100 1#
b100 W#
b100 \#
b1000001000010001100011 L
b1000001000010001100011 E"
b1000001000010001100011 >#
b1000001000010001100011 ?#
b1000 <
b1000 (#
b1000 =#
b10000 :
b10000 S#
b10000 d#
b1100 =
b1100 ;#
b1100 C#
b1100 T#
b1100 i#
bx Y
bx O#
bx s#
b11 '
1$
#46000
b100000 w#
b110001100000000000110010011 %
b11 )
#50000
0$
#55000
b1010 2"
b101 x
b101 z
b10100000000 ,"
b0 '"
b0 %"
b10100000 -"
b101 \
b101 /"
b101 9"
b10000 r
b10000 M"
b1 ~"
1`
b100000 |"
0X
1U
1V
b0 [
b0 5"
b0 W"
b101 Q
b101 ."
b101 p"
b101 R
b101 7"
b101 o"
b10000 6
b10000 f#
b10000 g#
b10101000000000001000010011 M
b10101000000000001000010011 :#
b10101000000000001000010011 F#
b10011 @#
b1 H"
b11 G"
1F"
0J"
b10011 B"
b11 x"
b0 w"
b11 $#
b0 ##
b11 "#
b11 k#
b0 j#
b1100011 O
b1100011 '#
b1100011 B#
1W
b1 q
b1 w
b0 Y"
0_
b1101 1"
b1101 {
b1101 }
b10000 9
b10000 \"
b10000 Z#
b10000 a#
b1000 7
b1000 `#
b1000 c#
b1 T
b1 m"
b1 u"
b10 S
b10 l"
b10 v"
b101 2
b101 i"
b101 m#
b101 v#
1]
b10100 :
b10100 S#
b10100 d#
b10000 =
b10000 ;#
b10000 C#
b10000 T#
b10000 i#
b110001100000000000110010011 L
b110001100000000000110010011 E"
b110001100000000000110010011 >#
b110001100000000000110010011 ?#
b1100 <
b1100 (#
b1100 =#
b10 +
b10 s"
b10 8#
b1 /
b1 t"
b1 6#
b11 /#
b0 2#
b1000 5
b1000 ["
b1000 y"
b1000 5#
b1000 N
b1000 0"
b1000 4#
b1000 V#
b1000 [#
b1000 ;
b1000 8"
b1000 1#
b1000 W#
b1000 \#
b10 4
b10 f"
b10 q"
b10 J#
b1001 8
b1001 d"
b1 3
b1 r"
b1 R#
b1 l#
b101 Y
b101 O#
b101 s#
b1 P#
b100 '
1$
#56000
b100000 w#
b10101000000000001000010011 %
b100 )
#60000
0$
#65000
b0 2"
b0 x
b0 z
b0 -"
b0 \
b0 /"
b0 9"
0V
b0 [
b0 5"
b0 W"
b10100 6
b10100 f#
b10100 g#
b0 ~"
0`
b0 R"
b0 Q
b0 ."
b0 p"
b0 R
b0 7"
b0 o"
b0 H#
0^
0W
b0 q
b0 w
0U
b0 ("
b0 *"
b0 &"
b0 $"
b0 ,"
b0 1"
b0 {
b0 }
b0 9
b0 \"
b0 Z#
b0 a#
b0 7
b0 `#
b0 c#
b0 @#
b0 H"
b0 G"
0F"
b0 B"
b0 x"
b0 $#
b0 "#
b0 k#
b0 O
b0 '#
b0 B#
b0 S
b0 l"
b0 v"
b0 T
b0 m"
b0 u"
b1000 4
b1000 f"
b1000 q"
b1000 J#
b0 Z
b0 Q"
b0 b"
b0 h"
b0 G#
b10000 8
b10000 d"
b0 e"
b0 +
b0 s"
b0 8#
b0 /
b0 t"
b0 6#
b0 /#
b0 5
b0 ["
b0 y"
b0 5#
b0 N
b0 0"
b0 4#
b0 V#
b0 [#
b0 ;
b0 8"
b0 1#
b0 W#
b0 \#
b0 L
b0 E"
b0 >#
b0 ?#
b0 <
b0 (#
b0 =#
b10 3
b10 r"
b10 R#
b10 l#
b101 '
1$
#66000
b100000 w#
#70000
0$
#75000
b101010 O
b101010 '#
b101010 B#
b1 ~"
1`
b11000 6
b11000 f#
b11000 g#
bx M
bx :#
bx F#
b10011 @#
b1 G"
1F"
b10011 B"
b1010 x"
b1010 $#
b100 "#
b1010 k#
b10000 q
b10000 w
b0 2
b0 i"
b0 m#
b0 v#
0]
b11000 :
b11000 S#
b11000 d#
b10100 =
b10100 ;#
b10100 C#
b10100 T#
b10100 i#
b10101000000000001000010011 L
b10101000000000001000010011 E"
b10101000000000001000010011 >#
b10101000000000001000010011 ?#
b10000 <
b10000 (#
b10000 =#
b100000 /#
b0 4
b0 f"
b0 q"
b0 J#
b0 8
b0 d"
b1000 3
b1000 r"
b1000 R#
b1000 l#
b0 Y
b0 O#
b0 s#
b0 P#
b110 '
1$
#76000
b100000 w#
bx %
b101 )
#80000
0$
#85000
b101010 [
b101010 5"
b101010 W"
x`
xg
xd
bx000 }"
xp
b10000x |"
xX
bx .
bx %#
bx n#
bx 1
bx &#
bx o#
b1 Y"
1_
b1 ("
b1 *"
b101010 1"
b101010 {
b101010 }
b111010 9
b111010 \"
b111010 Z#
b111010 a#
b10000 7
b10000 `#
b10000 c#
bx @#
bx H"
bx G"
bx I"
xA"
xF"
xC"
x@"
xJ"
xG
xC
xD"
bx ~"
xK
bx B"
bx x"
bx w"
bx $#
bx ##
bx "#
bx !#
bx k#
bx j#
b0 O
b0 '#
b0 B#
b11100 6
b11100 f#
b11100 g#
b1010 +
b1010 s"
b1010 8#
b1 2#
b100 5
b100 ["
b100 y"
b100 5#
b101010 N
b101010 0"
b101010 4#
b101010 V#
b101010 [#
b10000 ;
b10000 8"
b10000 1#
b10000 W#
b10000 \#
bx L
bx E"
bx >#
bx ?#
b10100 <
b10100 (#
b10100 =#
b11100 :
b11100 S#
b11100 d#
b11000 =
b11000 ;#
b11000 C#
b11000 T#
b11000 i#
b0 3
b0 r"
b0 R#
b0 l#
b111 '
1$
#86000
b100000 w#
b110 )
#90000
0$
#95000
x~
x6"
xb#
bx [
bx 5"
bx W"
b0x )"
b0x +"
bx #"
x!"
bx 2"
x""
bx x
bx z
bx |
bx &"
bx $"
bx ,"
bx '"
bx %"
bx -"
bx \
bx /"
bx 9"
b100000 6
b100000 f#
b100000 g#
xW
xf
bx000 X"
xo
x_
xc
xJ
xB
bx Y"
xF
b0x ("
b0x *"
bx 1"
bx {
bx }
b10100 9
b10100 \"
b10100 Z#
b10100 a#
b10100 7
b10100 `#
b10100 c#
b101010 R"
bx Q
bx ."
bx p"
bx R
bx 7"
bx o"
b1 H#
1^
b100000 :
b100000 S#
b100000 d#
b11100 =
b11100 ;#
b11100 C#
b11100 T#
b11100 i#
b11000 <
b11000 (#
b11000 =#
bx +
bx s"
bx 8#
bx /
bx t"
bx 6#
b10000x /#
bx000 0#
bx 2#
bx 5
bx ["
bx y"
bx 5#
bx P
bx >"
bx 3#
b0 N
b0 0"
b0 4#
b0 V#
b0 [#
bx -
bx <"
bx Z"
bx j"
bx 9#
bx 0
bx ="
bx k"
bx 7#
bx ]#
b10100 ;
b10100 8"
b10100 1#
b10100 W#
b10100 \#
b100 4
b100 f"
b100 q"
b100 J#
b101010 Z
b101010 Q"
b101010 b"
b101010 h"
b101010 G#
b111010 8
b111010 d"
b1 e"
b1000 '
1$
#96000
b100000 w#
b111 )
#100000
0$
#105000
bx R"
xe
xn
x^
xb
xI
xA
bx H#
xE
b11000 9
b11000 \"
b11000 Z#
b11000 a#
b11000 7
b11000 `#
b11000 c#
b100100 6
b100100 f#
b100100 g#
b101010 2
b101010 i"
b101010 m#
b101010 v#
1]
bx 4
bx f"
bx q"
bx J#
bx ,
bx P"
bx g"
bx Z
bx Q"
bx b"
bx h"
bx G#
b10100 8
b10100 d"
bx000 c"
bx e"
b11000 ;
b11000 8"
b11000 1#
b11000 W#
b11000 \#
b11100 <
b11100 (#
b11100 =#
b100100 :
b100100 S#
b100100 d#
b100000 =
b100000 ;#
b100000 C#
b100000 T#
b100000 i#
b100 3
b100 r"
b100 R#
b100 l#
b101010 Y
b101010 O#
b101010 s#
b1 P#
b1001 '
1$
#106000
b100000 w#
b1000 )
#110000
0$
#115000
b101000 6
b101000 f#
b101000 g#
b11100 9
b11100 \"
b11100 Z#
b11100 a#
b11100 7
b11100 `#
b11100 c#
bx 2
bx i"
bx m#
bx v#
x]
xa
xH
x@
xD
b101000 :
b101000 S#
b101000 d#
b100100 =
b100100 ;#
b100100 C#
b100100 T#
b100100 i#
b100000 <
b100000 (#
b100000 =#
b11100 ;
b11100 8"
b11100 1#
b11100 W#
b11100 \#
b11000 8
b11000 d"
bx 3
bx r"
bx R#
bx l#
bx Y
bx O#
bx s#
bx P#
b1010 '
1$
#116000
b100000 w#
b1001 )
#120000
0$
#125000
b100000 9
b100000 \"
b100000 Z#
b100000 a#
b100000 7
b100000 `#
b100000 c#
b101100 6
b101100 f#
b101100 g#
b11100 8
b11100 d"
b100000 ;
b100000 8"
b100000 1#
b100000 W#
b100000 \#
b100100 <
b100100 (#
b100100 =#
b101100 :
b101100 S#
b101100 d#
b101000 =
b101000 ;#
b101000 C#
b101000 T#
b101000 i#
b1011 '
1$
#126000
b100000 w#
b1010 )
#130000
0$
#135000
b110000 6
b110000 f#
b110000 g#
b100100 9
b100100 \"
b100100 Z#
b100100 a#
b100100 7
b100100 `#
b100100 c#
b110000 :
b110000 S#
b110000 d#
b101100 =
b101100 ;#
b101100 C#
b101100 T#
b101100 i#
b101000 <
b101000 (#
b101000 =#
b100100 ;
b100100 8"
b100100 1#
b100100 W#
b100100 \#
b100000 8
b100000 d"
b1100 '
1$
#136000
b100000 w#
b1011 )
#140000
0$
#145000
b101000 9
b101000 \"
b101000 Z#
b101000 a#
b101000 7
b101000 `#
b101000 c#
b110100 6
b110100 f#
b110100 g#
b100100 8
b100100 d"
b101000 ;
b101000 8"
b101000 1#
b101000 W#
b101000 \#
b101100 <
b101100 (#
b101100 =#
b110100 :
b110100 S#
b110100 d#
b110000 =
b110000 ;#
b110000 C#
b110000 T#
b110000 i#
b1101 '
1$
#146000
b100000 w#
b1100 )
#150000
0$
#155000
b111000 6
b111000 f#
b111000 g#
b101100 9
b101100 \"
b101100 Z#
b101100 a#
b101100 7
b101100 `#
b101100 c#
b111000 :
b111000 S#
b111000 d#
b110100 =
b110100 ;#
b110100 C#
b110100 T#
b110100 i#
b110000 <
b110000 (#
b110000 =#
b101100 ;
b101100 8"
b101100 1#
b101100 W#
b101100 \#
b101000 8
b101000 d"
b1110 '
1$
#156000
b100000 w#
b1101 )
#160000
0$
#165000
b110000 9
b110000 \"
b110000 Z#
b110000 a#
b110000 7
b110000 `#
b110000 c#
b111100 6
b111100 f#
b111100 g#
b101100 8
b101100 d"
b110000 ;
b110000 8"
b110000 1#
b110000 W#
b110000 \#
b110100 <
b110100 (#
b110100 =#
b111100 :
b111100 S#
b111100 d#
b111000 =
b111000 ;#
b111000 C#
b111000 T#
b111000 i#
b1111 '
1$
#166000
b100000 w#
b1110 )
#170000
0$
#175000
b1000000 6
b1000000 f#
b1000000 g#
b110100 9
b110100 \"
b110100 Z#
b110100 a#
b110100 7
b110100 `#
b110100 c#
b1000000 :
b1000000 S#
b1000000 d#
b111100 =
b111100 ;#
b111100 C#
b111100 T#
b111100 i#
b111000 <
b111000 (#
b111000 =#
b110100 ;
b110100 8"
b110100 1#
b110100 W#
b110100 \#
b110000 8
b110000 d"
b10000 '
1$
#176000
b100000 w#
b1111 )
#180000
0$
#185000
b111000 9
b111000 \"
b111000 Z#
b111000 a#
b111000 7
b111000 `#
b111000 c#
b1000100 6
b1000100 f#
b1000100 g#
b110100 8
b110100 d"
b111000 ;
b111000 8"
b111000 1#
b111000 W#
b111000 \#
b111100 <
b111100 (#
b111100 =#
b1000100 :
b1000100 S#
b1000100 d#
b1000000 =
b1000000 ;#
b1000000 C#
b1000000 T#
b1000000 i#
b10001 '
1$
#186000
b100000 w#
b10000 )
