{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@118:128@HdlIdDef", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_xgmii_rx_64.v@119:129", "reg [DATA_WIDTH-1:0] xgmii_rxd_crc = {DATA_WIDTH{1'b0}};\n\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@120:130", "reg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@120:130", "\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@126:136", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@180:190", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@123:133", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@179:189", "reg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@116:126", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@126:136", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@177:187", "\nreg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@117:127", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@178:188", "reg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@119:129", "reg gmii_rx_er_d2 = 1'b0;\nreg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@182:192", "reg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@114:124", "\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@176:186", "reg [DATA_WIDTH-1:0] input_data_crc = {DATA_WIDTH{1'b0}};\n\nreg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@123:133", "reg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@176:186", "reg [DATA_WIDTH-1:0] input_data_crc = {DATA_WIDTH{1'b0}};\n\nreg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@177:187", "\nreg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@121:131", "reg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@178:188", "reg [3:0] input_type_d0 = INPUT_TYPE_IDLE;\nreg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@115:125", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@183:193", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@118:128", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@121:131", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@124:134", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@116:126", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@119:129", "reg gmii_rx_er_d2 = 1'b0;\nreg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@125:135", "reg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@121:131", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@179:189", "reg [3:0] input_type_d1 = INPUT_TYPE_IDLE;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@120:130", "reg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@119:129", "reg [DATA_WIDTH-1:0] xgmii_rxd_crc = {DATA_WIDTH{1'b0}};\n\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@118:128", "reg gmii_rx_er_d1 = 1'b0;\nreg gmii_rx_er_d2 = 1'b0;\nreg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@115:125", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@122:132", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@121:131", "reg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@180:190", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@183:193", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@124:134", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@118:128", "reg gmii_rx_er_d1 = 1'b0;\nreg gmii_rx_er_d2 = 1'b0;\nreg gmii_rx_er_d3 = 1'b0;\nreg gmii_rx_er_d4 = 1'b0;\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@117:127", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@123:133", "reg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@114:124", "\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d2 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@122:132", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@121:131", "reg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@120:130", "reg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@121:131", "reg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@123:133", "\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@120:130", "reg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@120:130", "\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d0 = {CTRL_WIDTH{1'b0}};\nreg [CTRL_WIDTH-1:0] xgmii_rxc_d1 = {CTRL_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] m_axis_tdata_reg = {DATA_WIDTH{1'b0}}, m_axis_tdata_next;\nreg [KEEP_WIDTH-1:0] m_axis_tkeep_reg = {KEEP_WIDTH{1'b0}}, m_axis_tkeep_next;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\nreg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg [1:0] start_packet_reg = 2'b00;\n"]], "Diff Content": {"Delete": [[123, "reg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n"]], "Add": [[123, "reg [USER_WIDTH-1:0] m_axis_tuser_reg = {USER_WIDTH{1'b0}}, m_axis_tuser_next;\n"]]}}