!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/blacky/nvmev-mi/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
ACTIVE_ZONE	nvme_zns.h	/^enum zone_resource_type { ACTIVE_ZONE, OPEN_ZONE, ZRWA_ZONE, RES_TYPE_COUNT };$/;"	e	enum:zone_resource_type
ALIGN_LEN	nvme_kv.h	/^#define ALIGN_LEN /;"	d
ALLOCATOR_TYPE	ssd_config.h	/^	int ALLOCATOR_TYPE;$/;"	m	struct:kv_configs	typeref:typename:int
ALLOCATOR_TYPE	ssd_config.h	/^#define ALLOCATOR_TYPE /;"	d
ALLOCATOR_TYPE_APPEND_ONLY	ssd_config.h	/^	ALLOCATOR_TYPE_APPEND_ONLY,$/;"	e	enum:__anond2e7f71a0103
ALLOCATOR_TYPE_APPEND_ONLY	ssd_config.h	/^	ALLOCATOR_TYPE_APPEND_ONLY,$/;"	e	enum:__anond2e7f71a0203
ALLOCATOR_TYPE_BITMAP	ssd_config.h	/^	ALLOCATOR_TYPE_BITMAP,$/;"	e	enum:__anond2e7f71a0103
ALLOCATOR_TYPE_BITMAP	ssd_config.h	/^	ALLOCATOR_TYPE_BITMAP,$/;"	e	enum:__anond2e7f71a0203
ASSERT	nvmev.h	/^#define ASSERT(/;"	d
BANDWIDTH_TO_MAX_CREDITS	channel_model.h	/^#define BANDWIDTH_TO_MAX_CREDITS(/;"	d
BANDWIDTH_TO_TX_TIME	channel_model.h	/^#define BANDWIDTH_TO_TX_TIME(/;"	d
BITMASK32_ALL	nvmev.h	/^#define BITMASK32_ALL /;"	d
BITMASK64_ALL	nvmev.h	/^#define BITMASK64_ALL /;"	d
BLKS_PER_PLN	ssd_config.h	/^	int BLKS_PER_PLN;$/;"	m	struct:ftl_configs	typeref:typename:int
BLKS_PER_PLN	ssd_config.h	/^#define BLKS_PER_PLN /;"	d
BLK_BITS	ssd.h	/^#define BLK_BITS /;"	d
BLK_SIZE	ssd_config.h	/^	int BLK_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
BLK_SIZE	ssd_config.h	/^#define BLK_SIZE /;"	d
BYTE_TO_GB	nvmev.h	/^#define BYTE_TO_GB(/;"	d
BYTE_TO_KB	nvmev.h	/^#define BYTE_TO_KB(/;"	d
BYTE_TO_LBA	nvmev.h	/^#define BYTE_TO_LBA(/;"	d
BYTE_TO_MB	nvmev.h	/^#define BYTE_TO_MB(/;"	d
CAP_CSS_BIT_NOT_SUPPORTED	pci.h	/^	CAP_CSS_BIT_NOT_SUPPORTED = (1 << 7),$/;"	e	enum:__anon1021c7173c03
CAP_CSS_BIT_NVM	pci.h	/^	CAP_CSS_BIT_NVM = (1 << 0),$/;"	e	enum:__anon1021c7173c03
CAP_CSS_BIT_SPECIFIC	pci.h	/^	CAP_CSS_BIT_SPECIFIC = (1 << 6),$/;"	e	enum:__anon1021c7173c03
CELL_MODE	ssd_config.h	/^	int CELL_MODE;$/;"	m	struct:ftl_configs	typeref:typename:int
CELL_MODE	ssd_config.h	/^#define CELL_MODE /;"	d
CELL_MODE_MLC	ssd_config.h	/^#define CELL_MODE_MLC /;"	d
CELL_MODE_QLC	ssd_config.h	/^#define CELL_MODE_QLC /;"	d
CELL_MODE_SLC	ssd_config.h	/^#define CELL_MODE_SLC /;"	d
CELL_MODE_TLC	ssd_config.h	/^#define CELL_MODE_TLC /;"	d
CELL_MODE_UNKNOWN	ssd_config.h	/^#define CELL_MODE_UNKNOWN /;"	d
CELL_TYPE_CSB	ssd.h	/^enum { CELL_TYPE_LSB, CELL_TYPE_MSB, CELL_TYPE_CSB, MAX_CELL_TYPES };$/;"	e	enum:__anon1060c1650403
CELL_TYPE_LSB	ssd.h	/^enum { CELL_TYPE_LSB, CELL_TYPE_MSB, CELL_TYPE_CSB, MAX_CELL_TYPES };$/;"	e	enum:__anon1060c1650403
CELL_TYPE_MSB	ssd.h	/^enum { CELL_TYPE_LSB, CELL_TYPE_MSB, CELL_TYPE_CSB, MAX_CELL_TYPES };$/;"	e	enum:__anon1060c1650403
CHANNEL_NAME_LEN	dma.c	/^#define CHANNEL_NAME_LEN /;"	d	file:
CHDIE	check_phfrag.h	/^	CHDIE = 1,$/;"	e	enum:__anon9af87eb00103
CH_BITS	ssd.h	/^#define CH_BITS /;"	d
CH_MAX_MODEL_SIZE	check_phfrag.h	/^#define CH_MAX_MODEL_SIZE /;"	d
CONFIG_NVMEV_IO_WORKER_BY_SQ	nvmev.h	/^#define CONFIG_NVMEV_IO_WORKER_BY_SQ$/;"	d
CONV_OP_AREA_PERCENT	ssd_config.h	/^#define CONV_OP_AREA_PERCENT /;"	d
CQ_ENTRY_TO_PAGE_NUM	nvmev.h	/^#define CQ_ENTRY_TO_PAGE_NUM(/;"	d
CQ_ENTRY_TO_PAGE_OFFSET	nvmev.h	/^#define CQ_ENTRY_TO_PAGE_OFFSET(/;"	d
DIES_PER_ZONE	ssd_config.h	/^	uint32_t DIES_PER_ZONE;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
DIES_PER_ZONE	ssd_config.h	/^#define DIES_PER_ZONE /;"	d
DW12	nvme_zns.h	/^		__le32 DW12;$/;"	m	union:nvme_zone_append::__anon80cdf04b0d0a	typeref:typename:__le32
DW13	nvme_zns.h	/^		__le32 DW13;$/;"	m	union:nvme_zone_append::__anon80cdf04b0f0a	typeref:typename:__le32
DW13	nvme_zns.h	/^		__le32 DW13;$/;"	m	union:nvme_zone_mgmt_recv::__anon80cdf04b090a	typeref:typename:__le32
DW13	nvme_zns.h	/^		__le32 DW13;$/;"	m	union:nvme_zone_mgmt_send::__anon80cdf04b0b0a	typeref:typename:__le32
DW14	nvme_zns.h	/^	__le32 DW14;$/;"	m	struct:nvme_zone_append	typeref:typename:__le32
DW15	nvme_zns.h	/^		__le32 DW15;$/;"	m	union:nvme_zone_append::__anon80cdf04b110a	typeref:typename:__le32
ENUM_NVME_OP	nvme.h	/^#define ENUM_NVME_OP(/;"	d
FLASH_PAGE_SIZE	ssd_config.h	/^	int FLASH_PAGE_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
FLASH_PAGE_SIZE	ssd_config.h	/^#define FLASH_PAGE_SIZE /;"	d
FW_4KB_READ_LATENCY	ssd_config.h	/^	int FW_4KB_READ_LATENCY;$/;"	m	struct:ftl_configs	typeref:typename:int
FW_4KB_READ_LATENCY	ssd_config.h	/^#define FW_4KB_READ_LATENCY /;"	d
FW_CH_XFER_LATENCY	ssd_config.h	/^	int FW_CH_XFER_LATENCY;$/;"	m	struct:ftl_configs	typeref:typename:int
FW_CH_XFER_LATENCY	ssd_config.h	/^#define FW_CH_XFER_LATENCY /;"	d
FW_READ_LATENCY	ssd_config.h	/^	int FW_READ_LATENCY;$/;"	m	struct:ftl_configs	typeref:typename:int
FW_READ_LATENCY	ssd_config.h	/^#define FW_READ_LATENCY /;"	d
FW_WBUF_LATENCY0	ssd_config.h	/^	int FW_WBUF_LATENCY0;$/;"	m	struct:ftl_configs	typeref:typename:int
FW_WBUF_LATENCY0	ssd_config.h	/^#define FW_WBUF_LATENCY0 /;"	d
FW_WBUF_LATENCY1	ssd_config.h	/^	int FW_WBUF_LATENCY1;$/;"	m	struct:ftl_configs	typeref:typename:int
FW_WBUF_LATENCY1	ssd_config.h	/^#define FW_WBUF_LATENCY1 /;"	d
GB	nvmev.h	/^#define GB(/;"	d
GC_IO	ssd.h	/^	GC_IO = 1,$/;"	e	enum:__anon1060c1650203
GLOBAL_WB_SIZE	ssd_config.h	/^	int GLOBAL_WB_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
GLOBAL_WB_SIZE	ssd_config.h	/^#define GLOBAL_WB_SIZE /;"	d
INCLUDE_VERMAGIC	nvmev.mod.c	/^#define INCLUDE_VERMAGIC$/;"	d	file:
INTEL_OPTANE	ssd_config.h	/^#define INTEL_OPTANE /;"	d
INVALID_LPN	ssd.h	/^#define INVALID_LPN /;"	d
INVALID_PPA	ssd.h	/^#define INVALID_PPA /;"	d
ITER_OPTION_CLOSE	nvme_kv.h	/^	ITER_OPTION_CLOSE = 0x02,$/;"	e	enum:nvme_kv_iter_req_option
ITER_OPTION_DEL_KEY_VALUE	nvme_kv.h	/^	ITER_OPTION_DEL_KEY_VALUE = 0x10,$/;"	e	enum:nvme_kv_iter_req_option
ITER_OPTION_KEY_ONLY	nvme_kv.h	/^	ITER_OPTION_KEY_ONLY = 0x04,$/;"	e	enum:nvme_kv_iter_req_option
ITER_OPTION_KEY_VALUE	nvme_kv.h	/^	ITER_OPTION_KEY_VALUE = 0x08,$/;"	e	enum:nvme_kv_iter_req_option
ITER_OPTION_NOTHING	nvme_kv.h	/^	ITER_OPTION_NOTHING = 0x0,$/;"	e	enum:nvme_kv_iter_req_option
ITER_OPTION_OPEN	nvme_kv.h	/^	ITER_OPTION_OPEN = 0x01,$/;"	e	enum:nvme_kv_iter_req_option
KB	nvmev.h	/^#define KB(/;"	d
KVCMD_INLINE_KEY_MAX	nvme_kv.h	/^#define KVCMD_INLINE_KEY_MAX /;"	d
KVCMD_MAX_KEY_SIZE	nvme_kv.h	/^#define KVCMD_MAX_KEY_SIZE /;"	d
KVCMD_MIN_KEY_SIZE	nvme_kv.h	/^#define KVCMD_MIN_KEY_SIZE /;"	d
KV_ERR_DEV_CAPACITY	kv_ftl.h	/^	KV_ERR_DEV_CAPACITY = 0x312,$/;"	e	enum:__anon9ba089e10103
KV_ERR_KEY_NOT_EXIST	kv_ftl.h	/^	KV_ERR_KEY_NOT_EXIST = 0x310,$/;"	e	enum:__anon9ba089e10103
KV_MAPPING_ENTRY_SIZE	kv_ftl.h	/^#define KV_MAPPING_ENTRY_SIZE /;"	d
KV_MAPPING_TABLE_SIZE	ssd_config.h	/^	unsigned long KV_MAPPING_TABLE_SIZE;$/;"	m	struct:kv_configs	typeref:typename:unsigned long
KV_MAPPING_TABLE_SIZE	ssd_config.h	/^#define KV_MAPPING_TABLE_SIZE /;"	d
KV_PROTOTYPE	ssd_config.h	/^#define KV_PROTOTYPE /;"	d
KV_SUCCESS	kv_ftl.h	/^	KV_SUCCESS = 0, \/\/ success$/;"	e	enum:__anon9ba089e10103
LARGE_LENGTH	bitmap.h	/^#define LARGE_LENGTH /;"	d
LBA_TO_BYTE	nvmev.h	/^#define LBA_TO_BYTE(/;"	d
LUNS_PER_NAND_CH	ssd_config.h	/^	int LUNS_PER_NAND_CH;$/;"	m	struct:ftl_configs	typeref:typename:int
LUNS_PER_NAND_CH	ssd_config.h	/^#define LUNS_PER_NAND_CH /;"	d
LUN_BITS	ssd.h	/^#define LUN_BITS /;"	d
MAX_CELL_TYPES	ssd.h	/^enum { CELL_TYPE_LSB, CELL_TYPE_MSB, CELL_TYPE_CSB, MAX_CELL_TYPES };$/;"	e	enum:__anon1060c1650403
MAX_CH_XFER_SIZE	ssd_config.h	/^	int MAX_CH_XFER_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
MAX_CH_XFER_SIZE	ssd_config.h	/^#define MAX_CH_XFER_SIZE /;"	d
MAX_ERROR_COUNT	dma.c	/^#define MAX_ERROR_COUNT /;"	d	file:
MAX_SUB_CMD	nvme_kv.h	/^#define MAX_SUB_CMD /;"	d
MAX_ZRWA_ZONES	ssd_config.h	/^	uint32_t MAX_ZRWA_ZONES;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
MAX_ZRWA_ZONES	ssd_config.h	/^#define MAX_ZRWA_ZONES /;"	d
MB	nvmev.h	/^#define MB(/;"	d
MDTS	ssd_config.h	/^	unsigned int MDTS;$/;"	m	struct:ftl_configs	typeref:typename:unsigned int
MDTS	ssd_config.h	/^#define MDTS /;"	d
MEMSET	channel_model.h	/^#define MEMSET(/;"	d
MI	ssd_config.h	/^#define MI /;"	d
MS_PER_SEC	nvmev.h	/^#define MS_PER_SEC(/;"	d
NAND_4KB_READ_LATENCY_CSB	ssd_config.h	/^	int NAND_4KB_READ_LATENCY_CSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_4KB_READ_LATENCY_CSB	ssd_config.h	/^#define NAND_4KB_READ_LATENCY_CSB /;"	d
NAND_4KB_READ_LATENCY_LSB	ssd_config.h	/^	int NAND_4KB_READ_LATENCY_LSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_4KB_READ_LATENCY_LSB	ssd_config.h	/^#define NAND_4KB_READ_LATENCY_LSB /;"	d
NAND_4KB_READ_LATENCY_MSB	ssd_config.h	/^	int NAND_4KB_READ_LATENCY_MSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_4KB_READ_LATENCY_MSB	ssd_config.h	/^#define NAND_4KB_READ_LATENCY_MSB /;"	d
NAND_CHANNELS	ssd_config.h	/^	int NAND_CHANNELS;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_CHANNELS	ssd_config.h	/^#define NAND_CHANNELS /;"	d
NAND_CHANNEL_BANDWIDTH	ssd_config.h	/^	uint64_t NAND_CHANNEL_BANDWIDTH;$/;"	m	struct:ftl_configs	typeref:typename:uint64_t
NAND_CHANNEL_BANDWIDTH	ssd_config.h	/^#define NAND_CHANNEL_BANDWIDTH /;"	d
NAND_ERASE	ssd.h	/^	NAND_ERASE = 2,$/;"	e	enum:__anon1060c1650103
NAND_ERASE_LATENCY	ssd_config.h	/^	int NAND_ERASE_LATENCY;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_ERASE_LATENCY	ssd_config.h	/^#define NAND_ERASE_LATENCY /;"	d
NAND_NOP	ssd.h	/^	NAND_NOP = 3,$/;"	e	enum:__anon1060c1650103
NAND_PROG_LATENCY	ssd_config.h	/^	int NAND_PROG_LATENCY;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_PROG_LATENCY	ssd_config.h	/^#define NAND_PROG_LATENCY /;"	d
NAND_READ	ssd.h	/^	NAND_READ = 0,$/;"	e	enum:__anon1060c1650103
NAND_READ_LATENCY_CSB	ssd_config.h	/^	int NAND_READ_LATENCY_CSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_READ_LATENCY_CSB	ssd_config.h	/^#define NAND_READ_LATENCY_CSB /;"	d
NAND_READ_LATENCY_LSB	ssd_config.h	/^	int NAND_READ_LATENCY_LSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_READ_LATENCY_LSB	ssd_config.h	/^#define NAND_READ_LATENCY_LSB /;"	d
NAND_READ_LATENCY_MSB	ssd_config.h	/^	int NAND_READ_LATENCY_MSB;$/;"	m	struct:ftl_configs	typeref:typename:int
NAND_READ_LATENCY_MSB	ssd_config.h	/^#define NAND_READ_LATENCY_MSB /;"	d
NAND_WRITE	ssd.h	/^	NAND_WRITE = 1,$/;"	e	enum:__anon1060c1650103
NR_CQE_PER_PAGE	nvmev.h	/^#define NR_CQE_PER_PAGE /;"	d
NR_CREDIT_ENTRIES	channel_model.h	/^#define NR_CREDIT_ENTRIES /;"	d
NR_MAX_IO_QUEUE	nvmev.h	/^#define NR_MAX_IO_QUEUE /;"	d
NR_MAX_PARALLEL_IO	nvmev.h	/^#define NR_MAX_PARALLEL_IO /;"	d
NR_NAMESPACES	ssd_config.h	/^#define NR_NAMESPACES /;"	d
NR_SQE_PER_PAGE	nvmev.h	/^#define NR_SQE_PER_PAGE /;"	d
NS_CAPACITY	ssd_config.h	/^#define NS_CAPACITY(/;"	d
NS_CAPACITY_0	ssd_config.h	/^#define NS_CAPACITY_0 /;"	d
NS_CAPACITY_1	ssd_config.h	/^#define NS_CAPACITY_1 /;"	d
NS_CAPACITY_2	ssd_config.h	/^#define NS_CAPACITY_2 /;"	d
NS_CAPACITY_3	ssd_config.h	/^#define NS_CAPACITY_3 /;"	d
NS_PER_SEC	nvmev.h	/^#define NS_PER_SEC(/;"	d
NS_SSD_TYPE	ssd_config.h	/^	uint32_t NS_SSD_TYPE;$/;"	m	struct:ftl_configs	typeref:typename:uint32_t
NS_SSD_TYPE	ssd_config.h	/^#define NS_SSD_TYPE(/;"	d
NS_SSD_TYPE_0	ssd_config.h	/^#define NS_SSD_TYPE_0 /;"	d
NS_SSD_TYPE_1	ssd_config.h	/^#define NS_SSD_TYPE_1 /;"	d
NS_SSD_TYPE_2	ssd_config.h	/^#define NS_SSD_TYPE_2 /;"	d
NS_SSD_TYPE_3	ssd_config.h	/^#define NS_SSD_TYPE_3 /;"	d
NVMEV_ASSERT	nvmev.h	/^#define NVMEV_ASSERT(/;"	d
NVMEV_DEBUG	nvmev.h	/^#define NVMEV_DEBUG(/;"	d
NVMEV_DEBUG_VERBOSE	nvmev.h	/^#define NVMEV_DEBUG_VERBOSE(/;"	d
NVMEV_DEVICE_ID	nvmev.h	/^#define NVMEV_DEVICE_ID /;"	d
NVMEV_DISPATCHER_FINAL	main.c	/^static void NVMEV_DISPATCHER_FINAL(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
NVMEV_DISPATCHER_INIT	main.c	/^static void NVMEV_DISPATCHER_INIT(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
NVMEV_DRV_NAME	nvmev.h	/^#define NVMEV_DRV_NAME /;"	d
NVMEV_ERROR	nvmev.h	/^#define NVMEV_ERROR(/;"	d
NVMEV_INFO	nvmev.h	/^#define NVMEV_INFO(/;"	d
NVMEV_INTX_IRQ	nvmev.h	/^#define NVMEV_INTX_IRQ /;"	d
NVMEV_IO_WORKER_FINAL	io.c	/^void NVMEV_IO_WORKER_FINAL(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_IO_WORKER_INIT	io.c	/^void NVMEV_IO_WORKER_INIT(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_NAMESPACE_FINAL	main.c	/^void NVMEV_NAMESPACE_FINAL(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_NAMESPACE_INIT	main.c	/^void NVMEV_NAMESPACE_INIT(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_PCI_BUS_NUM	pci.h	/^#define NVMEV_PCI_BUS_NUM /;"	d
NVMEV_PCI_DOMAIN_NUM	pci.h	/^#define NVMEV_PCI_DOMAIN_NUM /;"	d
NVMEV_PCI_INIT	pci.c	/^bool NVMEV_PCI_INIT(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:bool
NVMEV_STORAGE_FINAL	main.c	/^void NVMEV_STORAGE_FINAL(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_STORAGE_INIT	main.c	/^void NVMEV_STORAGE_INIT(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
NVMEV_SUBSYSTEM_ID	nvmev.h	/^#define NVMEV_SUBSYSTEM_ID /;"	d
NVMEV_SUBSYSTEM_VENDOR_ID	nvmev.h	/^#define NVMEV_SUBSYSTEM_VENDOR_ID /;"	d
NVMEV_VENDOR_ID	nvmev.h	/^#define NVMEV_VENDOR_ID /;"	d
NVMEV_VERSION	nvmev.h	/^#define NVMEV_VERSION /;"	d
NVMEV_ZNS_DEBUG	zns_ftl.h	/^#define NVMEV_ZNS_DEBUG(/;"	d
NVME_AER_NOTICE_NS_CHANGED	nvme.h	/^	NVME_AER_NOTICE_NS_CHANGED = 0x0002,$/;"	e	enum:__anon110b3eb10703
NVME_CAP_MPSMAX	nvme.h	/^#define NVME_CAP_MPSMAX(/;"	d
NVME_CAP_MPSMIN	nvme.h	/^#define NVME_CAP_MPSMIN(/;"	d
NVME_CAP_MQES	nvme.h	/^#define NVME_CAP_MQES(/;"	d
NVME_CAP_NSSRC	nvme.h	/^#define NVME_CAP_NSSRC(/;"	d
NVME_CAP_STRIDE	nvme.h	/^#define NVME_CAP_STRIDE(/;"	d
NVME_CAP_TIMEOUT	nvme.h	/^#define NVME_CAP_TIMEOUT(/;"	d
NVME_CC_ARB_RR	nvme.h	/^	NVME_CC_ARB_RR = 0 << 11,$/;"	e	enum:__anon110b3eb10103
NVME_CC_ARB_VS	nvme.h	/^	NVME_CC_ARB_VS = 7 << 11,$/;"	e	enum:__anon110b3eb10103
NVME_CC_ARB_WRRU	nvme.h	/^	NVME_CC_ARB_WRRU = 1 << 11,$/;"	e	enum:__anon110b3eb10103
NVME_CC_CSS_NVM	nvme.h	/^	NVME_CC_CSS_NVM = 0 << 4,$/;"	e	enum:__anon110b3eb10103
NVME_CC_ENABLE	nvme.h	/^	NVME_CC_ENABLE = 1 << 0,$/;"	e	enum:__anon110b3eb10103
NVME_CC_IOCQES	nvme.h	/^	NVME_CC_IOCQES = 4 << 20,$/;"	e	enum:__anon110b3eb10103
NVME_CC_IOSQES	nvme.h	/^	NVME_CC_IOSQES = 6 << 16,$/;"	e	enum:__anon110b3eb10103
NVME_CC_MPS_SHIFT	nvme.h	/^	NVME_CC_MPS_SHIFT = 7,$/;"	e	enum:__anon110b3eb10103
NVME_CC_SHN_ABRUPT	nvme.h	/^	NVME_CC_SHN_ABRUPT = 2 << 14,$/;"	e	enum:__anon110b3eb10103
NVME_CC_SHN_MASK	nvme.h	/^	NVME_CC_SHN_MASK = 3 << 14,$/;"	e	enum:__anon110b3eb10103
NVME_CC_SHN_NONE	nvme.h	/^	NVME_CC_SHN_NONE = 0 << 14,$/;"	e	enum:__anon110b3eb10103
NVME_CC_SHN_NORMAL	nvme.h	/^	NVME_CC_SHN_NORMAL = 1 << 14,$/;"	e	enum:__anon110b3eb10103
NVME_CMB_BIR	nvme.h	/^#define NVME_CMB_BIR(/;"	d
NVME_CMB_CQS	nvme.h	/^#define NVME_CMB_CQS(/;"	d
NVME_CMB_LISTS	nvme.h	/^#define NVME_CMB_LISTS(/;"	d
NVME_CMB_OFST	nvme.h	/^#define NVME_CMB_OFST(/;"	d
NVME_CMB_RDS	nvme.h	/^#define NVME_CMB_RDS(/;"	d
NVME_CMB_SQS	nvme.h	/^#define NVME_CMB_SQS(/;"	d
NVME_CMB_SZ	nvme.h	/^#define NVME_CMB_SZ(/;"	d
NVME_CMB_SZU	nvme.h	/^#define NVME_CMB_SZU(/;"	d
NVME_CMB_WDS	nvme.h	/^#define NVME_CMB_WDS(/;"	d
NVME_CMD_EFFECTS_CCC	nvme.h	/^	NVME_CMD_EFFECTS_CCC = 1 << 4,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_CSE_MASK	nvme.h	/^	NVME_CMD_EFFECTS_CSE_MASK = 3 << 16,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_CSUPP	nvme.h	/^	NVME_CMD_EFFECTS_CSUPP = 1 << 0,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_LBCC	nvme.h	/^	NVME_CMD_EFFECTS_LBCC = 1 << 1,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_NCC	nvme.h	/^	NVME_CMD_EFFECTS_NCC = 1 << 2,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_NIC	nvme.h	/^	NVME_CMD_EFFECTS_NIC = 1 << 3,$/;"	e	enum:__anon110b3eb10503
NVME_CMD_EFFECTS_UUID_SEL	nvme.h	/^	NVME_CMD_EFFECTS_UUID_SEL = 1 << 19,$/;"	e	enum:__anon110b3eb10503
NVME_CQ_IRQ_ENABLED	nvme.h	/^	NVME_CQ_IRQ_ENABLED = (1 << 1),$/;"	e	enum:__anon110b3eb10e03
NVME_CSI_KV	nvme.h	/^	NVME_CSI_KV = 0x1, \/*Key Value Command Set*\/$/;"	e	enum:__anon110b3eb11303
NVME_CSI_NVM	nvme.h	/^	NVME_CSI_NVM = 0x0, \/*NVM Command Set*\/$/;"	e	enum:__anon110b3eb11303
NVME_CSI_ZNS	nvme.h	/^	NVME_CSI_ZNS = 0x2, \/*Zoned Namespace Command Set*\/$/;"	e	enum:__anon110b3eb11303
NVME_CSTS_CFS	nvme.h	/^	NVME_CSTS_CFS = 1 << 1,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_NSSRO	nvme.h	/^	NVME_CSTS_NSSRO = 1 << 4,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_RDY	nvme.h	/^	NVME_CSTS_RDY = 1 << 0,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_SHST_CMPLT	nvme.h	/^	NVME_CSTS_SHST_CMPLT = 2 << 2,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_SHST_MASK	nvme.h	/^	NVME_CSTS_SHST_MASK = 3 << 2,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_SHST_NORMAL	nvme.h	/^	NVME_CSTS_SHST_NORMAL = 0 << 2,$/;"	e	enum:__anon110b3eb10103
NVME_CSTS_SHST_OCCUR	nvme.h	/^	NVME_CSTS_SHST_OCCUR = 1 << 2,$/;"	e	enum:__anon110b3eb10103
NVME_CTRL_ONCS_COMPARE	nvme.h	/^	NVME_CTRL_ONCS_COMPARE = 1 << 0,$/;"	e	enum:__anon110b3eb10303
NVME_CTRL_ONCS_DSM	nvme.h	/^	NVME_CTRL_ONCS_DSM = 1 << 2,$/;"	e	enum:__anon110b3eb10303
NVME_CTRL_ONCS_WRITE_UNCORRECTABLE	nvme.h	/^	NVME_CTRL_ONCS_WRITE_UNCORRECTABLE = 1 << 1,$/;"	e	enum:__anon110b3eb10303
NVME_CTRL_VWC_PRESENT	nvme.h	/^	NVME_CTRL_VWC_PRESENT = 1 << 0,$/;"	e	enum:__anon110b3eb10303
NVME_DSMGMT_AD	nvme.h	/^	NVME_DSMGMT_AD = 1 << 2,$/;"	e	enum:__anon110b3eb10d03
NVME_DSMGMT_IDR	nvme.h	/^	NVME_DSMGMT_IDR = 1 << 0,$/;"	e	enum:__anon110b3eb10d03
NVME_DSMGMT_IDW	nvme.h	/^	NVME_DSMGMT_IDW = 1 << 1,$/;"	e	enum:__anon110b3eb10d03
NVME_FEAT_ARBITRATION	nvme.h	/^	NVME_FEAT_ARBITRATION = 0x01,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_ASYNC_EVENT	nvme.h	/^	NVME_FEAT_ASYNC_EVENT = 0x0b,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_AUTO_PST	nvme.h	/^	NVME_FEAT_AUTO_PST = 0x0c,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_ERR_RECOVERY	nvme.h	/^	NVME_FEAT_ERR_RECOVERY = 0x05,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_HOST_ID	nvme.h	/^	NVME_FEAT_HOST_ID = 0x81,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_IRQ_COALESCE	nvme.h	/^	NVME_FEAT_IRQ_COALESCE = 0x08,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_IRQ_CONFIG	nvme.h	/^	NVME_FEAT_IRQ_CONFIG = 0x09,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_LBA_RANGE	nvme.h	/^	NVME_FEAT_LBA_RANGE = 0x03,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_NUM_QUEUES	nvme.h	/^	NVME_FEAT_NUM_QUEUES = 0x07,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_POWER_MGMT	nvme.h	/^	NVME_FEAT_POWER_MGMT = 0x02,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_RESV_MASK	nvme.h	/^	NVME_FEAT_RESV_MASK = 0x82,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_RESV_PERSIST	nvme.h	/^	NVME_FEAT_RESV_PERSIST = 0x83,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_SW_PROGRESS	nvme.h	/^	NVME_FEAT_SW_PROGRESS = 0x80,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_TEMP_THRESH	nvme.h	/^	NVME_FEAT_TEMP_THRESH = 0x04,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_VOLATILE_WC	nvme.h	/^	NVME_FEAT_VOLATILE_WC = 0x06,$/;"	e	enum:__anon110b3eb10e03
NVME_FEAT_WRITE_ATOMIC	nvme.h	/^	NVME_FEAT_WRITE_ATOMIC = 0x0a,$/;"	e	enum:__anon110b3eb10e03
NVME_FWACT_ACTV	nvme.h	/^	NVME_FWACT_ACTV = (2 << 3),$/;"	e	enum:__anon110b3eb10e03
NVME_FWACT_REPL	nvme.h	/^	NVME_FWACT_REPL = (0 << 3),$/;"	e	enum:__anon110b3eb10e03
NVME_FWACT_REPL_ACTV	nvme.h	/^	NVME_FWACT_REPL_ACTV = (1 << 3),$/;"	e	enum:__anon110b3eb10e03
NVME_LBAF_RP_BEST	nvme.h	/^	NVME_LBAF_RP_BEST = 0,$/;"	e	enum:__anon110b3eb10403
NVME_LBAF_RP_BETTER	nvme.h	/^	NVME_LBAF_RP_BETTER = 1,$/;"	e	enum:__anon110b3eb10403
NVME_LBAF_RP_DEGRADED	nvme.h	/^	NVME_LBAF_RP_DEGRADED = 3,$/;"	e	enum:__anon110b3eb10403
NVME_LBAF_RP_GOOD	nvme.h	/^	NVME_LBAF_RP_GOOD = 2,$/;"	e	enum:__anon110b3eb10403
NVME_LBART_ATTRIB_HIDE	nvme.h	/^	NVME_LBART_ATTRIB_HIDE = 1 << 1,$/;"	e	enum:__anon110b3eb10803
NVME_LBART_ATTRIB_TEMP	nvme.h	/^	NVME_LBART_ATTRIB_TEMP = 1 << 0,$/;"	e	enum:__anon110b3eb10803
NVME_LBART_TYPE_CACHE	nvme.h	/^	NVME_LBART_TYPE_CACHE = 0x03,$/;"	e	enum:__anon110b3eb10803
NVME_LBART_TYPE_FS	nvme.h	/^	NVME_LBART_TYPE_FS = 0x01,$/;"	e	enum:__anon110b3eb10803
NVME_LBART_TYPE_RAID	nvme.h	/^	NVME_LBART_TYPE_RAID = 0x02,$/;"	e	enum:__anon110b3eb10803
NVME_LBART_TYPE_SWAP	nvme.h	/^	NVME_LBART_TYPE_SWAP = 0x04,$/;"	e	enum:__anon110b3eb10803
NVME_LOG_ANA	nvme.h	/^	NVME_LOG_ANA = 0x0c,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_CHANGED_NS	nvme.h	/^	NVME_LOG_CHANGED_NS = 0x04,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_CMD_EFFECTS	nvme.h	/^	NVME_LOG_CMD_EFFECTS = 0x05,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_DEVICE_SELF_TEST	nvme.h	/^	NVME_LOG_DEVICE_SELF_TEST = 0x06,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_DISC	nvme.h	/^	NVME_LOG_DISC = 0x70,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_ENDURANCE_GROUP	nvme.h	/^	NVME_LOG_ENDURANCE_GROUP = 0x09,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_ERROR	nvme.h	/^	NVME_LOG_ERROR = 0x01,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_FW_SLOT	nvme.h	/^	NVME_LOG_FW_SLOT = 0x03,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_RESERVATION	nvme.h	/^	NVME_LOG_RESERVATION = 0x80,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_SMART	nvme.h	/^	NVME_LOG_SMART = 0x02,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_TELEMETRY_CTRL	nvme.h	/^	NVME_LOG_TELEMETRY_CTRL = 0x08,$/;"	e	enum:__anon110b3eb10e03
NVME_LOG_TELEMETRY_HOST	nvme.h	/^	NVME_LOG_TELEMETRY_HOST = 0x07,$/;"	e	enum:__anon110b3eb10e03
NVME_NIDT_CSI	nvme.h	/^	NVME_NIDT_CSI = 0x4, \/*Command Set Identifier*\/$/;"	e	enum:__anon110b3eb11203
NVME_NIDT_EUI	nvme.h	/^	NVME_NIDT_EUI = 0x1, \/*IEEE Extended Unique Identifier*\/$/;"	e	enum:__anon110b3eb11203
NVME_NIDT_GUI	nvme.h	/^	NVME_NIDT_GUI = 0x2, \/*Namespace Globally Unique Identifier*\/$/;"	e	enum:__anon110b3eb11203
NVME_NIDT_UUID	nvme.h	/^	NVME_NIDT_UUID = 0x3, \/*Namespace UUID*\/$/;"	e	enum:__anon110b3eb11203
NVME_NS_DPC_PI_FIRST	nvme.h	/^	NVME_NS_DPC_PI_FIRST = 1 << 3,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPC_PI_LAST	nvme.h	/^	NVME_NS_DPC_PI_LAST = 1 << 4,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPC_PI_TYPE1	nvme.h	/^	NVME_NS_DPC_PI_TYPE1 = 1 << 0,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPC_PI_TYPE2	nvme.h	/^	NVME_NS_DPC_PI_TYPE2 = 1 << 1,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPC_PI_TYPE3	nvme.h	/^	NVME_NS_DPC_PI_TYPE3 = 1 << 2,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPS_PI_FIRST	nvme.h	/^	NVME_NS_DPS_PI_FIRST = 1 << 3,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPS_PI_MASK	nvme.h	/^	NVME_NS_DPS_PI_MASK = 0x7,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPS_PI_TYPE1	nvme.h	/^	NVME_NS_DPS_PI_TYPE1 = 1,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPS_PI_TYPE2	nvme.h	/^	NVME_NS_DPS_PI_TYPE2 = 2,$/;"	e	enum:__anon110b3eb10403
NVME_NS_DPS_PI_TYPE3	nvme.h	/^	NVME_NS_DPS_PI_TYPE3 = 3,$/;"	e	enum:__anon110b3eb10403
NVME_NS_FEAT_THIN	nvme.h	/^	NVME_NS_FEAT_THIN = 1 << 0,$/;"	e	enum:__anon110b3eb10403
NVME_NS_FLBAS_LBA_MASK	nvme.h	/^	NVME_NS_FLBAS_LBA_MASK = 0xf,$/;"	e	enum:__anon110b3eb10403
NVME_NS_FLBAS_META_EXT	nvme.h	/^	NVME_NS_FLBAS_META_EXT = 0x10,$/;"	e	enum:__anon110b3eb10403
NVME_OPCODES	nvme.h	/^#define NVME_OPCODES(/;"	d
NVME_OPCODES	nvme.h	/^enum nvme_opcode { NVME_OPCODES(ENUM_NVME_OP) };$/;"	e	enum:nvme_opcode
NVME_PS_FLAGS_MAX_POWER_SCALE	nvme.h	/^	NVME_PS_FLAGS_MAX_POWER_SCALE = 1 << 0,$/;"	e	enum:__anon110b3eb10203
NVME_PS_FLAGS_NON_OP_STATE	nvme.h	/^	NVME_PS_FLAGS_NON_OP_STATE = 1 << 1,$/;"	e	enum:__anon110b3eb10203
NVME_QUEUE_PHYS_CONTIG	nvme.h	/^	NVME_QUEUE_PHYS_CONTIG = (1 << 0),$/;"	e	enum:__anon110b3eb10e03
NVME_RW_DSM_COMPRESSED	nvme.h	/^	NVME_RW_DSM_COMPRESSED = 1 << 7,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_ONCE	nvme.h	/^	NVME_RW_DSM_FREQ_ONCE = 6,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_PREFETCH	nvme.h	/^	NVME_RW_DSM_FREQ_PREFETCH = 7,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_RARE	nvme.h	/^	NVME_RW_DSM_FREQ_RARE = 2,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_READS	nvme.h	/^	NVME_RW_DSM_FREQ_READS = 3,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_RW	nvme.h	/^	NVME_RW_DSM_FREQ_RW = 5,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_TEMP	nvme.h	/^	NVME_RW_DSM_FREQ_TEMP = 8,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_TYPICAL	nvme.h	/^	NVME_RW_DSM_FREQ_TYPICAL = 1,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_UNSPEC	nvme.h	/^	NVME_RW_DSM_FREQ_UNSPEC = 0,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_FREQ_WRITES	nvme.h	/^	NVME_RW_DSM_FREQ_WRITES = 4,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_LATENCY_IDLE	nvme.h	/^	NVME_RW_DSM_LATENCY_IDLE = 1 << 4,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_LATENCY_LOW	nvme.h	/^	NVME_RW_DSM_LATENCY_LOW = 3 << 4,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_LATENCY_NONE	nvme.h	/^	NVME_RW_DSM_LATENCY_NONE = 0 << 4,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_LATENCY_NORM	nvme.h	/^	NVME_RW_DSM_LATENCY_NORM = 2 << 4,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_DSM_SEQ_REQ	nvme.h	/^	NVME_RW_DSM_SEQ_REQ = 1 << 6,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_FUA	nvme.h	/^	NVME_RW_FUA = 1 << 14,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_LR	nvme.h	/^	NVME_RW_LR = 1 << 15,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_PRINFO_PRACT	nvme.h	/^	NVME_RW_PRINFO_PRACT = 1 << 13,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_PRINFO_PRCHK_APP	nvme.h	/^	NVME_RW_PRINFO_PRCHK_APP = 1 << 11,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_PRINFO_PRCHK_GUARD	nvme.h	/^	NVME_RW_PRINFO_PRCHK_GUARD = 1 << 12,$/;"	e	enum:__anon110b3eb10c03
NVME_RW_PRINFO_PRCHK_REF	nvme.h	/^	NVME_RW_PRINFO_PRCHK_REF = 1 << 10,$/;"	e	enum:__anon110b3eb10c03
NVME_SCT_CMD_SPECIFIC_STATUS	nvme.h	/^	NVME_SCT_CMD_SPECIFIC_STATUS,$/;"	e	enum:__anon110b3eb11003
NVME_SCT_GENERIC_CMD_STATUS	nvme.h	/^	NVME_SCT_GENERIC_CMD_STATUS = 0,$/;"	e	enum:__anon110b3eb11003
NVME_SCT_MEDIA_INTEGRITY_ERRORS	nvme.h	/^	NVME_SCT_MEDIA_INTEGRITY_ERRORS,$/;"	e	enum:__anon110b3eb11003
NVME_SCT_PATH_RELATED_STATUS	nvme.h	/^	NVME_SCT_PATH_RELATED_STATUS$/;"	e	enum:__anon110b3eb11003
NVME_SC_ABORT_LIMIT	nvme.h	/^	NVME_SC_ABORT_LIMIT = 0x103,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ABORT_MISSING	nvme.h	/^	NVME_SC_ABORT_MISSING = 0x104,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ABORT_QUEUE	nvme.h	/^	NVME_SC_ABORT_QUEUE = 0x8,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ABORT_REQ	nvme.h	/^	NVME_SC_ABORT_REQ = 0x7,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ACCESS_DENIED	nvme.h	/^	NVME_SC_ACCESS_DENIED = 0x286,$/;"	e	enum:__anon110b3eb11103
NVME_SC_APPTAG_CHECK	nvme.h	/^	NVME_SC_APPTAG_CHECK = 0x283,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ASYNC_LIMIT	nvme.h	/^	NVME_SC_ASYNC_LIMIT = 0x105,$/;"	e	enum:__anon110b3eb11103
NVME_SC_BAD_ATTRIBUTES	nvme.h	/^	NVME_SC_BAD_ATTRIBUTES = 0x180,$/;"	e	enum:__anon110b3eb11103
NVME_SC_CAP_EXCEEDED	nvme.h	/^	NVME_SC_CAP_EXCEEDED = 0x81,$/;"	e	enum:__anon110b3eb11103
NVME_SC_CMDID_CONFLICT	nvme.h	/^	NVME_SC_CMDID_CONFLICT = 0x3,$/;"	e	enum:__anon110b3eb11103
NVME_SC_CMD_SEQ_ERROR	nvme.h	/^	NVME_SC_CMD_SEQ_ERROR = 0xc,$/;"	e	enum:__anon110b3eb11103
NVME_SC_COMPARE_FAILED	nvme.h	/^	NVME_SC_COMPARE_FAILED = 0x285,$/;"	e	enum:__anon110b3eb11103
NVME_SC_CQ_INVALID	nvme.h	/^	NVME_SC_CQ_INVALID = 0x100,$/;"	e	enum:__anon110b3eb11103
NVME_SC_DATA_XFER_ERROR	nvme.h	/^	NVME_SC_DATA_XFER_ERROR = 0x4,$/;"	e	enum:__anon110b3eb11103
NVME_SC_DNR	nvme.h	/^	NVME_SC_DNR = 0x4000,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FEATURE_NOT_CHANGEABLE	nvme.h	/^	NVME_SC_FEATURE_NOT_CHANGEABLE = 0x10e,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FEATURE_NOT_PER_NS	nvme.h	/^	NVME_SC_FEATURE_NOT_PER_NS = 0x10f,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FEATURE_NOT_SAVEABLE	nvme.h	/^	NVME_SC_FEATURE_NOT_SAVEABLE = 0x10d,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FIRMWARE_IMAGE	nvme.h	/^	NVME_SC_FIRMWARE_IMAGE = 0x107,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FIRMWARE_NEEDS_RESET	nvme.h	/^	NVME_SC_FIRMWARE_NEEDS_RESET = 0x10b,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FIRMWARE_SLOT	nvme.h	/^	NVME_SC_FIRMWARE_SLOT = 0x106,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FUSED_FAIL	nvme.h	/^	NVME_SC_FUSED_FAIL = 0x9,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FUSED_MISSING	nvme.h	/^	NVME_SC_FUSED_MISSING = 0xa,$/;"	e	enum:__anon110b3eb11103
NVME_SC_FW_NEEDS_RESET_SUBSYS	nvme.h	/^	NVME_SC_FW_NEEDS_RESET_SUBSYS = 0x110,$/;"	e	enum:__anon110b3eb11103
NVME_SC_GUARD_CHECK	nvme.h	/^	NVME_SC_GUARD_CHECK = 0x282,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INTERNAL	nvme.h	/^	NVME_SC_INTERNAL = 0x6,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_FIELD	nvme.h	/^	NVME_SC_INVALID_FIELD = 0x2,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_FORMAT	nvme.h	/^	NVME_SC_INVALID_FORMAT = 0x10a,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_LOG_PAGE	nvme.h	/^	NVME_SC_INVALID_LOG_PAGE = 0x109,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_NS	nvme.h	/^	NVME_SC_INVALID_NS = 0xb,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_OPCODE	nvme.h	/^	NVME_SC_INVALID_OPCODE = 0x1,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_PI	nvme.h	/^	NVME_SC_INVALID_PI = 0x181,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_QUEUE	nvme.h	/^	NVME_SC_INVALID_QUEUE = 0x10c,$/;"	e	enum:__anon110b3eb11103
NVME_SC_INVALID_VECTOR	nvme.h	/^	NVME_SC_INVALID_VECTOR = 0x108,$/;"	e	enum:__anon110b3eb11103
NVME_SC_LBA_RANGE	nvme.h	/^	NVME_SC_LBA_RANGE = 0x80,$/;"	e	enum:__anon110b3eb11103
NVME_SC_NS_NOT_READY	nvme.h	/^	NVME_SC_NS_NOT_READY = 0x82,$/;"	e	enum:__anon110b3eb11103
NVME_SC_POWER_LOSS	nvme.h	/^	NVME_SC_POWER_LOSS = 0x5,$/;"	e	enum:__anon110b3eb11103
NVME_SC_QID_INVALID	nvme.h	/^	NVME_SC_QID_INVALID = 0x101,$/;"	e	enum:__anon110b3eb11103
NVME_SC_QUEUE_SIZE	nvme.h	/^	NVME_SC_QUEUE_SIZE = 0x102,$/;"	e	enum:__anon110b3eb11103
NVME_SC_READ_ERROR	nvme.h	/^	NVME_SC_READ_ERROR = 0x281,$/;"	e	enum:__anon110b3eb11103
NVME_SC_READ_ONLY	nvme.h	/^	NVME_SC_READ_ONLY = 0x182,$/;"	e	enum:__anon110b3eb11103
NVME_SC_REFTAG_CHECK	nvme.h	/^	NVME_SC_REFTAG_CHECK = 0x284,$/;"	e	enum:__anon110b3eb11103
NVME_SC_RESERVATION_CONFLICT	nvme.h	/^	NVME_SC_RESERVATION_CONFLICT = 0x83,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SGL_INVALID_COUNT	nvme.h	/^	NVME_SC_SGL_INVALID_COUNT = 0xe,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SGL_INVALID_DATA	nvme.h	/^	NVME_SC_SGL_INVALID_DATA = 0xf,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SGL_INVALID_LAST	nvme.h	/^	NVME_SC_SGL_INVALID_LAST = 0xd,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SGL_INVALID_METADATA	nvme.h	/^	NVME_SC_SGL_INVALID_METADATA = 0x10,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SGL_INVALID_TYPE	nvme.h	/^	NVME_SC_SGL_INVALID_TYPE = 0x11,$/;"	e	enum:__anon110b3eb11103
NVME_SC_SUCCESS	nvme.h	/^	NVME_SC_SUCCESS = 0x0,$/;"	e	enum:__anon110b3eb11103
NVME_SC_WRITE_FAULT	nvme.h	/^	NVME_SC_WRITE_FAULT = 0x280,$/;"	e	enum:__anon110b3eb11103
NVME_SC_ZNS_ERR_BOUNDARY	nvme_zns.h	/^	NVME_SC_ZNS_ERR_BOUNDARY,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_ERR_FULL	nvme_zns.h	/^	NVME_SC_ZNS_ERR_FULL,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_ERR_OFFLINE	nvme_zns.h	/^	NVME_SC_ZNS_ERR_OFFLINE,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_ERR_READ_ONLY	nvme_zns.h	/^	NVME_SC_ZNS_ERR_READ_ONLY,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_INVALID_TRANSITION	nvme_zns.h	/^	NVME_SC_ZNS_INVALID_TRANSITION$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_INVALID_WRITE	nvme_zns.h	/^	NVME_SC_ZNS_INVALID_WRITE,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_INVALID_ZONE_OPERATION	nvme_zns.h	/^	NVME_SC_ZNS_INVALID_ZONE_OPERATION = ((NVME_SCT_CMD_SPECIFIC_STATUS << 8) | 0xB6),$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_NO_ACTIVE_ZONE	nvme_zns.h	/^	NVME_SC_ZNS_NO_ACTIVE_ZONE,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_NO_OPEN_ZONE	nvme_zns.h	/^	NVME_SC_ZNS_NO_OPEN_ZONE,$/;"	e	enum:__anon80cdf04b0103
NVME_SC_ZNS_ZRWA_RSRC_UNAVAIL	nvme_zns.h	/^	NVME_SC_ZNS_ZRWA_RSRC_UNAVAIL,$/;"	e	enum:__anon80cdf04b0103
NVME_SMART_CRIT_MEDIA	nvme.h	/^	NVME_SMART_CRIT_MEDIA = 1 << 3,$/;"	e	enum:__anon110b3eb10603
NVME_SMART_CRIT_RELIABILITY	nvme.h	/^	NVME_SMART_CRIT_RELIABILITY = 1 << 2,$/;"	e	enum:__anon110b3eb10603
NVME_SMART_CRIT_SPARE	nvme.h	/^	NVME_SMART_CRIT_SPARE = 1 << 0,$/;"	e	enum:__anon110b3eb10603
NVME_SMART_CRIT_TEMPERATURE	nvme.h	/^	NVME_SMART_CRIT_TEMPERATURE = 1 << 1,$/;"	e	enum:__anon110b3eb10603
NVME_SMART_CRIT_VOLATILE_MEMORY	nvme.h	/^	NVME_SMART_CRIT_VOLATILE_MEMORY = 1 << 4,$/;"	e	enum:__anon110b3eb10603
NVME_SQ_PRIO_HIGH	nvme.h	/^	NVME_SQ_PRIO_HIGH = (1 << 1),$/;"	e	enum:__anon110b3eb10e03
NVME_SQ_PRIO_LOW	nvme.h	/^	NVME_SQ_PRIO_LOW = (3 << 1),$/;"	e	enum:__anon110b3eb10e03
NVME_SQ_PRIO_MEDIUM	nvme.h	/^	NVME_SQ_PRIO_MEDIUM = (2 << 1),$/;"	e	enum:__anon110b3eb10e03
NVME_SQ_PRIO_URGENT	nvme.h	/^	NVME_SQ_PRIO_URGENT = (0 << 1),$/;"	e	enum:__anon110b3eb10e03
NVME_VS	nvme.h	/^#define NVME_VS(/;"	d
NVMeV_exit	main.c	/^static void NVMeV_exit(void)$/;"	f	typeref:typename:void	file:
NVMeV_init	main.c	/^static int NVMeV_init(void)$/;"	f	typeref:typename:int	file:
NoUsed	nvme_kv.h	/^	__u32 NoUsed; \/\/ DW3$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u32
OFFS_PCIE_CAP	pci.h	/^#define OFFS_PCIE_CAP /;"	d
OFFS_PCI_EXT_CAP	pci.h	/^#define OFFS_PCI_EXT_CAP /;"	d
OFFS_PCI_HDR	pci.h	/^#define OFFS_PCI_HDR /;"	d
OFFS_PCI_MSIX_CAP	pci.h	/^#define OFFS_PCI_MSIX_CAP /;"	d
OFFS_PCI_PM_CAP	pci.h	/^#define OFFS_PCI_PM_CAP /;"	d
ONESHOT_PAGE_SIZE	ssd_config.h	/^	int ONESHOT_PAGE_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
ONESHOT_PAGE_SIZE	ssd_config.h	/^#define ONESHOT_PAGE_SIZE /;"	d
OPEN_ZONE	nvme_zns.h	/^enum zone_resource_type { ACTIVE_ZONE, OPEN_ZONE, ZRWA_ZONE, RES_TYPE_COUNT };$/;"	e	enum:zone_resource_type
OP_AREA_PERCENT	ssd_config.h	/^	double OP_AREA_PERCENT;$/;"	m	struct:ftl_configs	typeref:typename:double
OP_AREA_PERCENT	ssd_config.h	/^#define OP_AREA_PERCENT /;"	d
OZCS_READ_ACROSS_ZONE	nvme_zns.h	/^	OZCS_READ_ACROSS_ZONE = (1 << 0),$/;"	e	enum:__anon80cdf04b0203
OZCS_ZRWA	nvme_zns.h	/^	OZCS_ZRWA = (1 << 1),$/;"	e	enum:__anon80cdf04b0203
PAGE_BITS	ssd.h	/^#define PAGE_BITS /;"	d
PAGE_OFFSET_MASK	nvmev.h	/^#define PAGE_OFFSET_MASK /;"	d
PARAM_INIT	main.c	/^static struct params *PARAM_INIT(void)$/;"	f	typeref:struct:params *	file:
PCIE_BANDWIDTH	ssd_config.h	/^	uint64_t PCIE_BANDWIDTH;$/;"	m	struct:ftl_configs	typeref:typename:uint64_t
PCIE_BANDWIDTH	ssd_config.h	/^#define PCIE_BANDWIDTH /;"	d
PCI_EXTCAP_SETTINGS	pci.c	/^static void PCI_EXTCAP_SETTINGS(struct pci_ext_cap *ext_cap)$/;"	f	typeref:typename:void	file:
PCI_EXT_CAP_START	pci.h	/^#define PCI_EXT_CAP_START /;"	d
PCI_HEADER_SETTINGS	pci.c	/^static void PCI_HEADER_SETTINGS(struct pci_header *pcihdr, unsigned long base_pa)$/;"	f	typeref:typename:void	file:
PCI_MSIXCAP_SETTINGS	pci.c	/^static void PCI_MSIXCAP_SETTINGS(struct pci_msix_cap *msixcap)$/;"	f	typeref:typename:void	file:
PCI_PCIECAP_SETTINGS	pci.c	/^static void PCI_PCIECAP_SETTINGS(struct pcie_cap *pciecap)$/;"	f	typeref:typename:void	file:
PCI_PMCAP_SETTINGS	pci.c	/^static void PCI_PMCAP_SETTINGS(struct pci_pm_cap *pmcap)$/;"	f	typeref:typename:void	file:
PG_FREE	ssd.h	/^	PG_FREE = 0,$/;"	e	enum:__anon1060c1650303
PG_INVALID	ssd.h	/^	PG_INVALID = 1,$/;"	e	enum:__anon1060c1650303
PG_VALID	ssd.h	/^	PG_VALID = 2$/;"	e	enum:__anon1060c1650303
PHFRAG	check_phfrag.h	/^	PHFRAG = 0,$/;"	e	enum:__anon9af87eb00103
PHFRAG_EXIT	check_phfrag.c	/^void PHFRAG_EXIT(void){$/;"	f	typeref:typename:void
PHFRAG_INIT	check_phfrag.c	/^void PHFRAG_INIT(struct nvmev * nvmev){$/;"	f	typeref:typename:void
PLNS_PER_LUN	ssd_config.h	/^	int PLNS_PER_LUN;$/;"	m	struct:ftl_configs	typeref:typename:int
PLNS_PER_LUN	ssd_config.h	/^#define PLNS_PER_LUN /;"	d
PL_BITS	ssd.h	/^#define PL_BITS /;"	d
PRP_PFN	nvmev.h	/^#define PRP_PFN(/;"	d
RESET_LATENCY	zns_mgmt_send.c	/^#define RESET_LATENCY /;"	d	file:
RES_TYPE_COUNT	nvme_zns.h	/^enum zone_resource_type { ACTIVE_ZONE, OPEN_ZONE, ZRWA_ZONE, RES_TYPE_COUNT };$/;"	e	enum:zone_resource_type
RSB_BITS	ssd.h	/^#define RSB_BITS /;"	d
SAMSUNG_970PRO	ssd_config.h	/^#define SAMSUNG_970PRO /;"	d
SAVE_LOAD_EXIT	save_load.c	/^void SAVE_LOAD_EXIT(void){$/;"	f	typeref:typename:void
SAVE_LOAD_INIT	save_load.c	/^void SAVE_LOAD_INIT(struct nvmev * nvmev){$/;"	f	typeref:typename:void
SEC_FREE	ssd.h	/^	SEC_FREE = 0,$/;"	e	enum:__anon1060c1650303
SEC_INVALID	ssd.h	/^	SEC_INVALID = 1,$/;"	e	enum:__anon1060c1650303
SEC_VALID	ssd.h	/^	SEC_VALID = 2,$/;"	e	enum:__anon1060c1650303
SIZE_OF_CREDIT_T	channel_model.h	/^#define SIZE_OF_CREDIT_T /;"	d
SMALL_LENGTH	bitmap.h	/^#define SMALL_LENGTH /;"	d
SQ_ENTRY_TO_PAGE_NUM	nvmev.h	/^#define SQ_ENTRY_TO_PAGE_NUM(/;"	d
SQ_ENTRY_TO_PAGE_OFFSET	nvmev.h	/^#define SQ_ENTRY_TO_PAGE_OFFSET(/;"	d
SSD_PARTITIONS	ssd_config.h	/^	uint32_t SSD_PARTITIONS;$/;"	m	struct:ftl_configs	typeref:typename:uint32_t
SSD_PARTITIONS	ssd_config.h	/^#define SSD_PARTITIONS /;"	d
SSD_TYPE_CONV	ssd_config.h	/^#define SSD_TYPE_CONV /;"	d
SSD_TYPE_KV	ssd_config.h	/^#define SSD_TYPE_KV /;"	d
SSD_TYPE_NVM	ssd_config.h	/^#define SSD_TYPE_NVM /;"	d
SSD_TYPE_ZNS	ssd_config.h	/^#define SSD_TYPE_ZNS /;"	d
STRING_NVME_OP	nvme.h	/^#define STRING_NVME_OP(/;"	d
SUPPORTED_SSD_TYPE	ssd_config.h	/^#define SUPPORTED_SSD_TYPE(/;"	d
SZ_HEADER	pci.h	/^#define SZ_HEADER /;"	d
SZ_PCIE_CAP	pci.h	/^#define SZ_PCIE_CAP /;"	d
SZ_PCI_HDR	pci.h	/^#define SZ_PCI_HDR /;"	d
SZ_PCI_MSIX_CAP	pci.h	/^#define SZ_PCI_MSIX_CAP /;"	d
SZ_PCI_PM_CAP	pci.h	/^#define SZ_PCI_PM_CAP /;"	d
TOTAL_PPA_BITS	ssd.h	/^#define TOTAL_PPA_BITS /;"	d
UNIT_TIME_INTERVAL	channel_model.h	/^#define UNIT_TIME_INTERVAL /;"	d
UNIT_XFER_CREDITS	channel_model.h	/^#define UNIT_XFER_CREDITS /;"	d
UNIT_XFER_SIZE	channel_model.h	/^#define UNIT_XFER_SIZE /;"	d
UNMAPPED_PPA	ssd.h	/^#define UNMAPPED_PPA /;"	d
USER_IO	ssd.h	/^	USER_IO = 0,$/;"	e	enum:__anon1060c1650203
US_PER_SEC	nvmev.h	/^#define US_PER_SEC(/;"	d
VDEV_FINALIZE	pci.c	/^void VDEV_FINALIZE(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
VDEV_INIT	pci.c	/^struct nvmev_dev *VDEV_INIT(void)$/;"	f	typeref:struct:nvmev_dev *
WD_ZN540	ssd_config.h	/^#define WD_ZN540 /;"	d
WRITE_EARLY_COMPLETION	ssd_config.h	/^	bool WRITE_EARLY_COMPLETION;$/;"	m	struct:ftl_configs	typeref:typename:bool
WRITE_EARLY_COMPLETION	ssd_config.h	/^#define WRITE_EARLY_COMPLETION /;"	d
WRITE_UNIT_SIZE	ssd_config.h	/^	int WRITE_UNIT_SIZE;$/;"	m	struct:ftl_configs	typeref:typename:int
WRITE_UNIT_SIZE	ssd_config.h	/^#define WRITE_UNIT_SIZE /;"	d
ZNS_OP_AREA_PERCENT	ssd_config.h	/^#define ZNS_OP_AREA_PERCENT /;"	d
ZNS_PROTOTYPE	ssd_config.h	/^#define ZNS_PROTOTYPE /;"	d
ZONE_SIZE	ssd_config.h	/^	uint64_t ZONE_SIZE;$/;"	m	struct:zns_configs	typeref:typename:uint64_t
ZONE_SIZE	ssd_config.h	/^#define ZONE_SIZE /;"	d
ZONE_STATE_CLOSED	nvme_zns.h	/^	ZONE_STATE_CLOSED = 0x4,$/;"	e	enum:zone_state
ZONE_STATE_EMPTY	nvme_zns.h	/^	ZONE_STATE_EMPTY = 0x1,$/;"	e	enum:zone_state
ZONE_STATE_FULL	nvme_zns.h	/^	ZONE_STATE_FULL = 0xE,$/;"	e	enum:zone_state
ZONE_STATE_OFFLINE	nvme_zns.h	/^	ZONE_STATE_OFFLINE = 0xF$/;"	e	enum:zone_state
ZONE_STATE_OPENED_EXPL	nvme_zns.h	/^	ZONE_STATE_OPENED_EXPL = 0x3,$/;"	e	enum:zone_state
ZONE_STATE_OPENED_IMPL	nvme_zns.h	/^	ZONE_STATE_OPENED_IMPL = 0x2,$/;"	e	enum:zone_state
ZONE_STATE_READ_ONLY	nvme_zns.h	/^	ZONE_STATE_READ_ONLY = 0xD,$/;"	e	enum:zone_state
ZONE_TYPE_SEQ_WRITE_REQUIRED	nvme_zns.h	/^enum { ZONE_TYPE_SEQ_WRITE_REQUIRED = 0x2 };$/;"	e	enum:__anon80cdf04b0403
ZONE_WB_SIZE	ssd_config.h	/^	uint32_t ZONE_WB_SIZE;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
ZONE_WB_SIZE	ssd_config.h	/^#define ZONE_WB_SIZE /;"	d
ZRWACAP_EXPFLUSHSUP	nvme_zns.h	/^	ZRWACAP_EXPFLUSHSUP = (1 << 0),$/;"	e	enum:__anon80cdf04b0303
ZRWAFG_SIZE	ssd_config.h	/^	uint32_t ZRWAFG_SIZE;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
ZRWAFG_SIZE	ssd_config.h	/^#define ZRWAFG_SIZE /;"	d
ZRWA_BUFFER_SIZE	ssd_config.h	/^	uint32_t ZRWA_BUFFER_SIZE;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
ZRWA_BUFFER_SIZE	ssd_config.h	/^#define ZRWA_BUFFER_SIZE /;"	d
ZRWA_SIZE	ssd_config.h	/^	uint32_t ZRWA_SIZE;$/;"	m	struct:zns_configs	typeref:typename:uint32_t
ZRWA_SIZE	ssd_config.h	/^#define ZRWA_SIZE /;"	d
ZRWA_ZONE	nvme_zns.h	/^enum zone_resource_type { ACTIVE_ZONE, OPEN_ZONE, ZRWA_ZONE, RES_TYPE_COUNT };$/;"	e	enum:zone_resource_type
ZSA_CLOSE_ZONE	nvme_zns.h	/^	ZSA_CLOSE_ZONE = 0x1,$/;"	e	enum:zone_send_action
ZSA_FINISH_ZONE	nvme_zns.h	/^	ZSA_FINISH_ZONE,$/;"	e	enum:zone_send_action
ZSA_FLUSH_EXPL_ZRWA	nvme_zns.h	/^	ZSA_FLUSH_EXPL_ZRWA = 0x11,$/;"	e	enum:zone_send_action
ZSA_OFFLINE_ZONE	nvme_zns.h	/^	ZSA_OFFLINE_ZONE,$/;"	e	enum:zone_send_action
ZSA_OPEN_ZONE	nvme_zns.h	/^	ZSA_OPEN_ZONE,$/;"	e	enum:zone_send_action
ZSA_RESET_ZONE	nvme_zns.h	/^	ZSA_RESET_ZONE,$/;"	e	enum:zone_send_action
ZSA_SET_ZONE_DESC_EXT	nvme_zns.h	/^	ZSA_SET_ZONE_DESC_EXT = 0x10,$/;"	e	enum:zone_send_action
_APPEND_ONLY_H_	append_only.h	/^#define _APPEND_ONLY_H_$/;"	d
_BITMAP_H_	bitmap.h	/^#define _BITMAP_H_$/;"	d
_CHANNEL_MODEL_H	channel_model.h	/^#define _CHANNEL_MODEL_H$/;"	d
_LIB_DMA_H	dma.h	/^#define _LIB_DMA_H$/;"	d
_LIB_NVMEV_H	nvmev.h	/^#define _LIB_NVMEV_H$/;"	d
_LIB_NVMEV_HDR_H	pci.h	/^#define _LIB_NVMEV_HDR_H$/;"	d
_LINUX_NVME_H	nvme.h	/^#define _LINUX_NVME_H$/;"	d
_NVMEVIRT_CONV_FTL_H	conv_ftl.h	/^#define _NVMEVIRT_CONV_FTL_H$/;"	d
_NVMEVIRT_FRAG_H	check_phfrag.h	/^#define _NVMEVIRT_FRAG_H$/;"	d
_NVMEVIRT_KV_FTL_H	kv_ftl.h	/^#define _NVMEVIRT_KV_FTL_H$/;"	d
_NVMEVIRT_SIMPLE_FTL_H	simple_ftl.h	/^#define _NVMEVIRT_SIMPLE_FTL_H$/;"	d
_NVMEVIRT_SSD_CONFIG_H	ssd_config.h	/^#define _NVMEVIRT_SSD_CONFIG_H$/;"	d
_NVMEVIRT_SSD_H	ssd.h	/^#define _NVMEVIRT_SSD_H$/;"	d
_NVMEVIRT_TOY_H	save_load.h	/^#define _NVMEVIRT_TOY_H$/;"	d
_NVMEVIRT_ZNS_FTL_H	zns_ftl.h	/^#define _NVMEVIRT_ZNS_FTL_H$/;"	d
_NVMEVIRT_ZNS_READ_WRITE_H	zns_read_write.h	/^#define _NVMEVIRT_ZNS_READ_WRITE_H$/;"	d
_NVME_KV_H	nvme_kv.h	/^#define _NVME_KV_H$/;"	d
_NVME_ZNS_H	nvme_zns.h	/^#define _NVME_ZNS_H$/;"	d
____versions	nvmev.mod.c	/^static const struct modversion_info ____versions[]$/;"	v	typeref:typename:const struct modversion_info[]__used __section ("__versions")	file:
__allocate_work_queue_entry	io.c	/^static struct nvmev_io_worker *__allocate_work_queue_entry(int sqid, unsigned int *entry,$/;"	f	typeref:struct:nvmev_io_worker *	file:
__anon1021c7170108	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170208	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170308	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170408	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170508	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170608	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170708	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170808	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170908	pci.h	/^	struct {$/;"	s	struct:pci_header
__anon1021c7170a08	pci.h	/^	struct {$/;"	s	struct:pci_pm_cap
__anon1021c7170b08	pci.h	/^	struct {$/;"	s	struct:pci_pm_cap
__anon1021c7170c08	pci.h	/^	struct {$/;"	s	struct:pci_pm_cap
__anon1021c7170d08	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7170e08	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7170f08	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7171008	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7171108	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7171208	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7171308	pci.h	/^	struct {$/;"	s	struct:pci_msi_cap
__anon1021c7171408	pci.h	/^	struct {$/;"	s	struct:pci_msix_cap
__anon1021c7171508	pci.h	/^	struct {$/;"	s	struct:pci_msix_cap
__anon1021c7171608	pci.h	/^	struct {$/;"	s	struct:pci_msix_cap
__anon1021c7171708	pci.h	/^	struct {$/;"	s	struct:pci_msix_cap
__anon1021c7171808	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171908	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171a08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171b08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171c08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171d08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171e08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7171f08	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7172008	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7172108	pci.h	/^	struct {$/;"	s	struct:pcie_cap
__anon1021c7172208	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172308	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172408	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172508	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172608	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172708	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172808	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172908	pci.h	/^	struct {$/;"	s	struct:pci_ext_cap_aer
__anon1021c7172a0a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7172b08	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c7172a0a
__anon1021c7172c0a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7172d08	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c7172c0a
__anon1021c7172e0a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7172f08	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c7172e0a
__anon1021c717300a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173108	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c717300a
__anon1021c717320a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173308	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c717320a
__anon1021c717340a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173508	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c717340a
__anon1021c717360a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173708	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c717360a
__anon1021c717380a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173908	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c717380a
__anon1021c7173a0a	pci.h	/^	union {$/;"	u	struct:nvme_ctrl_regs
__anon1021c7173b08	pci.h	/^		struct {$/;"	s	union:nvme_ctrl_regs::__anon1021c7173a0a
__anon1021c7173c03	pci.h	/^enum {$/;"	g
__anon1060c1650103	ssd.h	/^enum {$/;"	g
__anon1060c1650203	ssd.h	/^enum {$/;"	g
__anon1060c1650303	ssd.h	/^enum {$/;"	g
__anon1060c1650403	ssd.h	/^enum { CELL_TYPE_LSB, CELL_TYPE_MSB, CELL_TYPE_CSB, MAX_CELL_TYPES };$/;"	g
__anon1060c165050a	ssd.h	/^	union {$/;"	u	struct:ppa
__anon1060c1650608	ssd.h	/^		struct {$/;"	s	union:ppa::__anon1060c165050a
__anon1060c1650708	ssd.h	/^		struct {$/;"	s	union:ppa::__anon1060c165050a
__anon110b3eb10103	nvme.h	/^enum {$/;"	g
__anon110b3eb10203	nvme.h	/^enum {$/;"	g
__anon110b3eb10303	nvme.h	/^enum {$/;"	g
__anon110b3eb10403	nvme.h	/^enum {$/;"	g
__anon110b3eb10503	nvme.h	/^enum {$/;"	g
__anon110b3eb10603	nvme.h	/^enum {$/;"	g
__anon110b3eb10703	nvme.h	/^enum {$/;"	g
__anon110b3eb10803	nvme.h	/^enum {$/;"	g
__anon110b3eb10908	nvme.h	/^	struct {$/;"	s	struct:nvme_reservation_status
__anon110b3eb10a0a	nvme.h	/^	union {$/;"	u	struct:nvme_get_log_page_command
__anon110b3eb10b08	nvme.h	/^		struct {$/;"	s	union:nvme_get_log_page_command::__anon110b3eb10a0a
__anon110b3eb10c03	nvme.h	/^enum {$/;"	g
__anon110b3eb10d03	nvme.h	/^enum {$/;"	g
__anon110b3eb10e03	nvme.h	/^enum {$/;"	g
__anon110b3eb10f0a	nvme.h	/^	union {$/;"	u	struct:nvme_command
__anon110b3eb11003	nvme.h	/^enum {$/;"	g
__anon110b3eb11103	nvme.h	/^enum {$/;"	g
__anon110b3eb11203	nvme.h	/^enum {$/;"	g
__anon110b3eb11303	nvme.h	/^enum {$/;"	g
__anon2c6bbcf60108	conv_ftl.h	/^typedef struct {$/;"	s
__anon80cdf04b0103	nvme_zns.h	/^enum {$/;"	g
__anon80cdf04b0203	nvme_zns.h	/^enum {$/;"	g
__anon80cdf04b0303	nvme_zns.h	/^enum {$/;"	g
__anon80cdf04b0403	nvme_zns.h	/^enum { ZONE_TYPE_SEQ_WRITE_REQUIRED = 0x2 };$/;"	g
__anon80cdf04b050a	nvme_zns.h	/^	union {$/;"	u	struct:zone_descriptor
__anon80cdf04b0608	nvme_zns.h	/^		struct {$/;"	s	union:zone_descriptor::__anon80cdf04b050a
__anon80cdf04b070a	nvme_zns.h	/^	union {$/;"	u	struct:zone_descriptor
__anon80cdf04b0808	nvme_zns.h	/^		struct {$/;"	s	union:zone_descriptor::__anon80cdf04b070a
__anon80cdf04b090a	nvme_zns.h	/^	union {$/;"	u	struct:nvme_zone_mgmt_recv
__anon80cdf04b0a08	nvme_zns.h	/^		struct {$/;"	s	union:nvme_zone_mgmt_recv::__anon80cdf04b090a
__anon80cdf04b0b0a	nvme_zns.h	/^	union {$/;"	u	struct:nvme_zone_mgmt_send
__anon80cdf04b0c08	nvme_zns.h	/^		struct {$/;"	s	union:nvme_zone_mgmt_send::__anon80cdf04b0b0a
__anon80cdf04b0d0a	nvme_zns.h	/^	union {$/;"	u	struct:nvme_zone_append
__anon80cdf04b0e08	nvme_zns.h	/^		struct {$/;"	s	union:nvme_zone_append::__anon80cdf04b0d0a
__anon80cdf04b0f0a	nvme_zns.h	/^	union {$/;"	u	struct:nvme_zone_append
__anon80cdf04b1008	nvme_zns.h	/^		struct {$/;"	s	union:nvme_zone_append::__anon80cdf04b0f0a
__anon80cdf04b110a	nvme_zns.h	/^	union {$/;"	u	struct:nvme_zone_append
__anon80cdf04b1208	nvme_zns.h	/^		struct {$/;"	s	union:nvme_zone_append::__anon80cdf04b110a
__anon9af87eb00103	check_phfrag.h	/^enum{$/;"	g
__anon9ba089e10103	kv_ftl.h	/^typedef enum {$/;"	g
__anon9f05df310108	nvme_kv.h	/^	struct {$/;"	s	union:nvme_data_ptr
__anon9f05df31020a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_store_command
__anon9f05df310308	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_store_command::__anon9f05df31020a
__anon9f05df310408	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_store_command::__anon9f05df31020a
__anon9f05df31050a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_append_command
__anon9f05df310608	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_append_command::__anon9f05df31050a
__anon9f05df310708	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_append_command::__anon9f05df31050a
__anon9f05df31080a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_batch_command
__anon9f05df310908	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_batch_command::__anon9f05df31080a
__anon9f05df310a08	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_batch_command::__anon9f05df31080a
__anon9f05df310b0a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_retrieve_command
__anon9f05df310c08	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_retrieve_command::__anon9f05df310b0a
__anon9f05df310d08	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_retrieve_command::__anon9f05df310b0a
__anon9f05df310e0a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_delete_command
__anon9f05df310f08	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_delete_command::__anon9f05df310e0a
__anon9f05df311008	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_delete_command::__anon9f05df310e0a
__anon9f05df31110a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_exist_command
__anon9f05df311208	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_exist_command::__anon9f05df31110a
__anon9f05df311308	nvme_kv.h	/^		struct {$/;"	s	union:nvme_kv_exist_command::__anon9f05df31110a
__anon9f05df31140a	nvme_kv.h	/^	union {$/;"	u	struct:nvme_kv_command
__anond2e7f71a0103	ssd_config.h	/^enum {$/;"	g
__anond2e7f71a0203	ssd_config.h	/^enum {$/;"	g
__check_boundary_error	zns_read_write.c	/^static bool __check_boundary_error(struct zns_ftl *zns_ftl, uint64_t slba, uint32_t nr_lba)$/;"	f	typeref:typename:bool	file:
__check_zmgmt_rcv_option_supported	zns_mgmt_recv.c	/^static bool __check_zmgmt_rcv_option_supported(struct zns_ftl *zns_ftl,$/;"	f	typeref:typename:bool	file:
__cmd_io_size	kv_ftl.c	/^static size_t __cmd_io_size(struct nvme_rw_command *cmd)$/;"	f	typeref:typename:size_t	file:
__cmd_io_size	simple_ftl.c	/^static size_t __cmd_io_size(struct nvme_rw_command *cmd)$/;"	f	typeref:typename:size_t	file:
__cntlid	admin.c	/^static int __cntlid = 0;$/;"	v	typeref:typename:int	file:
__config_show	main.c	/^static ssize_t __config_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)$/;"	f	typeref:typename:ssize_t	file:
__config_store	main.c	/^static ssize_t __config_store(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
__create_pci_bus	pci.c	/^static struct pci_bus *__create_pci_bus(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:struct:pci_bus *	file:
__do_perform_io	io.c	/^static unsigned int __do_perform_io(int sqid, int sq_entry, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned int	file:
__do_perform_io_using_dma	io.c	/^static unsigned int __do_perform_io_using_dma(int sqid, int sq_entry, struct nvmev_dev *nvmev_vd/;"	f	typeref:typename:unsigned int	file:
__do_perform_kv_batch	kv_ftl.c	/^static unsigned int __do_perform_kv_batch(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd,$/;"	f	typeref:typename:unsigned int	file:
__do_perform_kv_batched_io	kv_ftl.c	/^static unsigned int __do_perform_kv_batched_io(struct kv_ftl *kv_ftl, int opcode, char *key,$/;"	f	typeref:typename:unsigned int	file:
__do_perform_kv_io	kv_ftl.c	/^static unsigned int __do_perform_kv_io(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd,$/;"	f	typeref:typename:unsigned int	file:
__do_perform_kv_iter_io	kv_ftl.c	/^static unsigned int __do_perform_kv_iter_io(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd,$/;"	f	typeref:typename:unsigned int	file:
__dump_pci_dev	pci.c	/^static void __dump_pci_dev(struct pci_dev *dev)$/;"	f	typeref:typename:void	file:
__enqueue_io_req	io.c	/^static void __enqueue_io_req(int sqid, int cqid, int sq_entry, unsigned long long nsecs_start,$/;"	f	typeref:typename:void	file:
__fill_cq_result	io.c	/^static void __fill_cq_result(struct nvmev_io_work *w, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__fill_zone_report	zns_mgmt_recv.c	/^static void __fill_zone_report(struct zns_ftl *zns_ftl, struct nvme_zone_mgmt_recv *cmd,$/;"	f	typeref:typename:void	file:
__get_io_worker	io.c	/^static inline unsigned int __get_io_worker(int sqid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned int	file:
__get_ioclock	check_phfrag.c	/^static inline uint64_t __get_ioclock(struct ssd *ssd)$/;"	f	typeref:typename:uint64_t	file:
__get_ioclock	ssd.c	/^static inline uint64_t __get_ioclock(struct ssd *ssd)$/;"	f	typeref:typename:uint64_t	file:
__get_nr_entries	main.c	/^static int __get_nr_entries(int dbs_idx, int queue_size, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:int	file:
__get_nvmev	main.c	/^static struct nvmev_dev *__get_nvmev(const char *dev_name)$/;"	f	typeref:struct:nvmev_dev *	file:
__get_wallclock	channel_model.c	/^static inline unsigned long long __get_wallclock(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned long long	file:
__get_wallclock	check_phfrag.c	/^static inline unsigned long long __get_wallclock(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned long long	file:
__get_wallclock	io.c	/^static inline unsigned long long __get_wallclock(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned long long	file:
__get_wallclock	kv_ftl.c	/^static inline unsigned long long __get_wallclock(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned long long	file:
__get_wallclock	simple_ftl.c	/^static inline unsigned long long __get_wallclock(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:unsigned long long	file:
__get_wp	conv_ftl.c	/^static struct write_pointer *__get_wp(struct conv_ftl *ftl, uint32_t io_type)$/;"	f	typeref:struct:write_pointer *	file:
__increase_write_ptr	zns_read_write.c	/^static void __increase_write_ptr(struct zns_ftl *zns_ftl, uint32_t zid, uint32_t nr_lba)$/;"	f	typeref:typename:void	file:
__init_apicid_to_cpuid	pci.c	/^static void __init_apicid_to_cpuid(void)$/;"	f	typeref:typename:void	file:
__init_descriptor	zns_ftl.c	/^static void __init_descriptor(struct zns_ftl *zns_ftl)$/;"	f	typeref:typename:void	file:
__init_nvme_ctrl_regs	pci.c	/^static void __init_nvme_ctrl_regs(struct nvmev_dev *ndev, struct pci_dev *dev)$/;"	f	typeref:typename:void	file:
__init_resource	zns_ftl.c	/^static void __init_resource(struct zns_ftl *zns_ftl)$/;"	f	typeref:typename:void	file:
__insert_req_sorted	io.c	/^static void __insert_req_sorted(unsigned int entry, struct nvmev_io_worker *worker,$/;"	f	typeref:typename:void	file:
__load_configs	main.c	/^static bool __load_configs(struct nvmev_config *config, struct params *p)$/;"	f	typeref:typename:bool	file:
__lpn_to_ppa	zns_read_write.h	/^static inline struct ppa __lpn_to_ppa(struct zns_ftl *zns_ftl, uint64_t lpn)$/;"	f	typeref:struct:ppa
__make_cq_entry	admin.c	/^static void __make_cq_entry(int eid, u16 ret, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__make_cq_entry_results	admin.c	/^static void __make_cq_entry_results(int eid, u16 ret, u32 result0, u32 result1,$/;"	f	typeref:typename:void	file:
__nr_lbas_from_rw_cmd	zns_read_write.h	/^static inline uint32_t __nr_lbas_from_rw_cmd(struct nvme_rw_command *cmd)$/;"	f	typeref:typename:uint32_t
__nvme_bar	pci.h	/^struct __nvme_bar {$/;"	s
__nvme_opcode_strings	nvme.h	/^static const char *const __nvme_opcode_strings[] = { NVME_OPCODES(STRING_NVME_OP) };$/;"	v	typeref:typename:const char * const[]
__nvmev_admin_async_event	admin.c	/^static void __nvmev_admin_async_event(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_create_cq	admin.c	/^static void __nvmev_admin_create_cq(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_create_sq	admin.c	/^static void __nvmev_admin_create_sq(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_delete_cq	admin.c	/^static void __nvmev_admin_delete_cq(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_delete_sq	admin.c	/^static void __nvmev_admin_delete_sq(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_get_features	admin.c	/^static void __nvmev_admin_get_features(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_get_log_page	admin.c	/^static void __nvmev_admin_get_log_page(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify	admin.c	/^static void __nvmev_admin_identify(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_ctrl	admin.c	/^static void __nvmev_admin_identify_ctrl(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_namespace	admin.c	/^static void __nvmev_admin_identify_namespace(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_namespace_desc	admin.c	/^static void __nvmev_admin_identify_namespace_desc(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_namespaces	admin.c	/^static void __nvmev_admin_identify_namespaces(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_zns_ctrl	admin.c	/^static void __nvmev_admin_identify_zns_ctrl(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_identify_zns_namespace	admin.c	/^static void __nvmev_admin_identify_zns_namespace(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_admin_set_features	admin.c	/^static void __nvmev_admin_set_features(int eid, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_proc_admin_req	admin.c	/^static void __nvmev_proc_admin_req(int entry_id, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__nvmev_proc_io	io.c	/^static size_t __nvmev_proc_io(int sqid, int sq_entry, size_t *io_size, struct nvmev_dev *nvmev_v/;"	f	typeref:typename:size_t	file:
__print_base_config	main.c	/^static void __print_base_config(void)$/;"	f	typeref:typename:void	file:
__print_perf_configs	main.c	/^static void __print_perf_configs(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__process_msi_irq	pci.c	/^static void __process_msi_irq(struct nvmev_dev *nvmev_vdev, int msi_index)$/;"	f	typeref:typename:void	file:
__prp_transfer_data	zns_mgmt_recv.c	/^static uint64_t __prp_transfer_data(uint64_t prp1, uint64_t prp2, void *buffer, uint64_t length,$/;"	f	typeref:typename:uint64_t	file:
__reclaim_completed_reqs	io.c	/^static void __reclaim_completed_reqs(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
__remove_descriptor	zns_ftl.c	/^static void __remove_descriptor(struct zns_ftl *zns_ftl)$/;"	f	typeref:typename:void	file:
__reset_zone	zns_mgmt_send.c	/^static void __reset_zone(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:void	file:
__schedule_flush	kv_ftl.c	/^static unsigned long long __schedule_flush(struct nvmev_request *req, struct nvmev_dev *nvmev_vd/;"	f	typeref:typename:unsigned long long	file:
__schedule_flush	simple_ftl.c	/^static unsigned long long __schedule_flush(struct nvmev_request *req, struct nvmev_dev *nvmev_vd/;"	f	typeref:typename:unsigned long long	file:
__schedule_io_units	kv_ftl.c	/^static unsigned long long __schedule_io_units(int opcode, unsigned long lba, unsigned int length/;"	f	typeref:typename:unsigned long long	file:
__schedule_io_units	simple_ftl.c	/^static unsigned long long __schedule_io_units(int opcode, unsigned long lba, unsigned int length/;"	f	typeref:typename:unsigned long long	file:
__signal_irq	pci.c	/^static void __signal_irq(const char *type, unsigned int irq)$/;"	f	typeref:typename:void	file:
__sysfs_show	main.c	/^static ssize_t __sysfs_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)$/;"	f	typeref:typename:ssize_t	file:
__sysfs_store	main.c	/^static ssize_t __sysfs_store(struct kobject *kobj, struct kobj_attribute *attr, const char *buf,$/;"	f	typeref:typename:ssize_t	file:
__validate_configs	main.c	/^static int __validate_configs(struct params *p)$/;"	f	typeref:typename:int	file:
__validate_configs_arch	main.c	/^static int __validate_configs_arch(struct params *p)$/;"	f	typeref:typename:int	file:
__validate_configs_arch	main.c	/^static int __validate_configs_arch(void)$/;"	f	typeref:typename:int	file:
__zmgmt_send	zns_mgmt_send.c	/^static uint32_t __zmgmt_send(struct zns_ftl *zns_ftl, uint64_t slba, uint32_t action,$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_close_zone	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_close_zone(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_finish_zone	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_finish_zone(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_flush_explicit_zrwa	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_flush_explicit_zrwa(struct zns_ftl *zns_ftl, uint64_t slba)$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_offline_zone	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_offline_zone(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_open_zone	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_open_zone(struct zns_ftl *zns_ftl, uint64_t zid, uint32_t zrwa)$/;"	f	typeref:typename:uint32_t	file:
__zmgmt_send_reset_zone	zns_mgmt_send.c	/^static uint32_t __zmgmt_send_reset_zone(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:uint32_t	file:
__zns_write	zns_read_write.c	/^static bool __zns_write(struct nvmev_ns *ns, struct zns_ftl *zns_ftl, struct nvmev_request *req,$/;"	f	typeref:typename:bool	file:
__zns_write_zrwa	zns_read_write.c	/^static bool __zns_write_zrwa(struct nvmev_ns *ns, struct zns_ftl *zns_ftl,$/;"	f	typeref:typename:bool	file:
abort	nvme.h	/^		struct nvme_abort_cmd abort;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_abort_cmd
acl	nvme.h	/^	__u8 acl;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
acq	nvme.h	/^	__u64 acq; \/* Admin CQ Base Address *\/$/;"	m	struct:nvme_bar	typeref:typename:__u64
acq	pci.h	/^		} acq;$/;"	m	union:nvme_ctrl_regs::__anon1021c717360a	typeref:struct:nvme_ctrl_regs::__anon1021c717360a::__anon1021c7173708
acq	pci.h	/^	uint64_t acq; \/* Admin CQ Base Address *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint64_t
acqb	pci.h	/^			u64 acqb : 52;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717360a::__anon1021c7173708	typeref:typename:u64:52
acqs	pci.h	/^			u32 acqs : 12;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717320a::__anon1021c7173308	typeref:typename:u32:12
acquire_zone_resource	zns_ftl.h	/^static inline bool acquire_zone_resource(struct zns_ftl *zns_ftl, uint32_t type)$/;"	f	typeref:typename:bool
acquired_cnt	zns_ftl.h	/^	__u32 acquired_cnt;$/;"	m	struct:zone_resource_info	typeref:typename:__u32
acs	nvme.h	/^	__le32 acs[256];$/;"	m	struct:nvme_effects_log	typeref:typename:__le32[256]
acsvm	pci.h	/^		u32 acsvm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
acsvs	pci.h	/^		u32 acsvs : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
acsvsev	pci.h	/^		u32 acsvsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
active_power	nvme.h	/^	__le16 active_power;$/;"	m	struct:nvme_id_power_state	typeref:typename:__le16
active_work_scale	nvme.h	/^	__u8 active_work_scale;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
acwu	nvme.h	/^	__le16 acwu;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
add_threaded_dma	dma.c	/^static void add_threaded_dma(struct ioat_dma_info *info)$/;"	f	typeref:typename:void	file:
adjust_ftl_latency	ssd.c	/^void adjust_ftl_latency(int target, int lat)$/;"	f	typeref:typename:void
admin_q	nvmev.h	/^	struct nvmev_admin_queue *admin_q;$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_admin_queue *
advance_write_pointer	conv_ftl.c	/^static void advance_write_pointer(struct conv_ftl *conv_ftl, uint32_t io_type)$/;"	f	typeref:typename:void	file:
advance_write_pointer_cleanver	conv_ftl.c	/^static struct rewrite_pointer * advance_write_pointer_cleanver(struct conv_ftl *conv_ftl, uint64/;"	f	typeref:struct:rewrite_pointer *	file:
aercc	pci.h	/^	} aercc;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172708
aercem	pci.h	/^	} aercem;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172608
aerces	pci.h	/^	} aerces;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172508
aerhl	pci.h	/^	} aerhl;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172808
aerl	nvme.h	/^	__u8 aerl;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
aertlp	pci.h	/^	} aertlp;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172908
aerucem	pci.h	/^	} aerucem;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172308
aeruces	pci.h	/^	} aeruces;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172208
aerucesev	pci.h	/^	} aerucesev;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap_aer::__anon1021c7172408
allocate	kv_ftl.h	/^	allocate_fn *allocate;$/;"	m	struct:allocator_ops	typeref:typename:allocate_fn *
allocate_fn	kv_ftl.h	/^typedef size_t(allocate_fn)(u64 length, void *args);$/;"	t	typeref:typename:size_t ()(u64 length,void * args)
allocate_mem_offset	kv_ftl.c	/^static size_t allocate_mem_offset(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd)$/;"	f	typeref:typename:size_t	file:
allocate_mem_offset_by_length	kv_ftl.c	/^static size_t allocate_mem_offset_by_length(struct kv_ftl *kv_ftl, int val_len)$/;"	f	typeref:typename:size_t	file:
allocator_ops	kv_ftl.h	/^	struct allocator_ops allocator_ops;$/;"	m	struct:kv_ftl	typeref:struct:allocator_ops
allocator_ops	kv_ftl.h	/^struct allocator_ops {$/;"	s
ams	pci.h	/^			u16 ams : 2;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:2
ams	pci.h	/^			u16 ams : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:3
anfem	pci.h	/^		u32 anfem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
anfes	pci.h	/^		u32 anfes : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
any_active_nonempty	main.c	/^static bool any_active_nonempty(struct list_head *arr, uint32_t n) {$/;"	f	typeref:typename:bool	file:
aoc	pci.h	/^		u32 aoc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:1
aocs	pci.h	/^		u32 aocs : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
aocs32	pci.h	/^		u32 aocs32 : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
aoebm	pci.h	/^		u32 aoebm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
aoebs	pci.h	/^		u32 aoebs : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
aoebsev	pci.h	/^		u32 aoebsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
aors	pci.h	/^		u32 aors : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
apd	pci.h	/^		u16 apd : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
apicid_to_cpuid	pci.c	/^static int apicid_to_cpuid[256];$/;"	v	typeref:typename:int[256]	file:
append_only_allocate	append_only.c	/^size_t append_only_allocate(u64 length, void *args)$/;"	f	typeref:typename:size_t
append_only_allocator_init	append_only.c	/^int append_only_allocator_init(u64 size)$/;"	f	typeref:typename:int
append_only_kill	append_only.c	/^void append_only_kill(void)$/;"	f	typeref:typename:void
append_only_ops	kv_ftl.c	/^static const struct allocator_ops append_only_ops = {$/;"	v	typeref:typename:const struct allocator_ops	file:
appmask	nvme.h	/^	__le16 appmask;$/;"	m	struct:nvme_rw_command	typeref:typename:__le16
appme	pci.h	/^		u16 appme : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
apptag	nvme.h	/^	__le16 apptag;$/;"	m	struct:nvme_rw_command	typeref:typename:__le16
apsta	nvme.h	/^	__u8 apsta;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
aqa	nvme.h	/^	__u32 aqa; \/* Admin Queue Attributes *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
aqa	pci.h	/^		} aqa;$/;"	m	union:nvme_ctrl_regs::__anon1021c717320a	typeref:struct:nvme_ctrl_regs::__anon1021c717320a::__anon1021c7173308
aqa	pci.h	/^	uint32_t aqa; \/* Admin Queue Attributes *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
arifs	pci.h	/^		u32 arifs : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
aspmc	pci.h	/^		u16 aspmc : 2;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:2
aspms	pci.h	/^		u32 aspms : 2;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:2
asq	nvme.h	/^	__u64 asq; \/* Admin SQ Base Address *\/$/;"	m	struct:nvme_bar	typeref:typename:__u64
asq	pci.h	/^		} asq;$/;"	m	union:nvme_ctrl_regs::__anon1021c717340a	typeref:struct:nvme_ctrl_regs::__anon1021c717340a::__anon1021c7173508
asq	pci.h	/^	uint64_t asq; \/* Admin SQ Base Address *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint64_t
asqb	pci.h	/^			u64 asqb : 52;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717340a::__anon1021c7173508	typeref:typename:u64:52
asqs	pci.h	/^			u32 asqs : 12;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717320a::__anon1021c7173308	typeref:typename:u32:12
attr	nvme_kv.h	/^	struct sub_cmd_attribute attr[MAX_SUB_CMD];$/;"	m	struct:batch_cmd_head	typeref:struct:sub_cmd_attribute[]
attributes	nvme.h	/^	__le32 attributes;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__le32
attributes	nvme.h	/^	__u8 attributes;$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u8
auxc	pci.h	/^		u16 auxc : 3;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:3
avail_credits	channel_model.h	/^	credit_t avail_credits[NR_CREDIT_ENTRIES];$/;"	m	struct:channel_model	typeref:typename:credit_t[]
avail_spare	nvme.h	/^	__u8 avail_spare;$/;"	m	struct:nvme_smart_log	typeref:typename:__u8
avscc	nvme.h	/^	__u8 avscc;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
awun	nvme.h	/^	__le16 awun;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
awupf	nvme.h	/^	__le16 awupf;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
ba	pci.h	/^		u32 ba : 18;$/;"	m	struct:pci_header::__anon1021c7170708	typeref:typename:u32:18
bar	nvmev.h	/^	struct nvme_ctrl_regs __iomem *bar;$/;"	m	struct:nvmev_dev	typeref:struct:nvme_ctrl_regs __iomem *
bar3	pci.h	/^	u32 bar3;$/;"	m	struct:pci_header	typeref:typename:u32
bar4	pci.h	/^	u32 bar4;$/;"	m	struct:pci_header	typeref:typename:u32
bar5	pci.h	/^	u32 bar5;$/;"	m	struct:pci_header	typeref:typename:u32
batch_cmd_head	nvme_kv.h	/^struct batch_cmd_head {$/;"	s
batch_head	nvme_kv.h	/^	struct batch_cmd_head batch_head;$/;"	m	struct:payload_format	typeref:struct:batch_cmd_head
bc	pci.h	/^		u8 bc : 1;$/;"	m	struct:pci_header::__anon1021c7170608	typeref:typename:u8:1
bcc	pci.h	/^		u8 bcc;$/;"	m	struct:pci_header::__anon1021c7170408	typeref:typename:u8
bdm	pci.h	/^		u32 bdm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
bds	pci.h	/^		u32 bds : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
bir	pci.h	/^			u32 bir : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717380a::__anon1021c7173908	typeref:typename:u32:3
bist	pci.h	/^	} bist;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170608
bitmap_allocate	bitmap.c	/^size_t bitmap_allocate(u64 length, void *args)$/;"	f	typeref:typename:size_t
bitmap_allocator_init	bitmap.c	/^int bitmap_allocator_init(u64 size)$/;"	f	typeref:typename:int
bitmap_kill	bitmap.c	/^void bitmap_kill(void)$/;"	f	typeref:typename:void
bitmap_ops	kv_ftl.c	/^static const struct allocator_ops bitmap_ops = {$/;"	v	typeref:typename:const struct allocator_ops	file:
bitmask	nvme_kv.h	/^	unsigned int bitmask;$/;"	m	struct:kv_iter_context	typeref:typename:unsigned int
bits_print	bitmap.c	/^static void bits_print(unsigned long *v, u32 nbits)$/;"	f	typeref:typename:void	file:
blk	conv_ftl.h	/^	uint32_t blk;$/;"	m	struct:write_pointer	typeref:typename:uint32_t
blk	ssd.h	/^			uint64_t blk : BLK_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
blk	ssd.h	/^	struct nand_block *blk;$/;"	m	struct:nand_plane	typeref:struct:nand_block *
blk_er_lat	ssd.h	/^	int blk_er_lat; \/* NAND block erase latency in nanoseconds. erase time (tERASE) *\/$/;"	m	struct:ssdparams	typeref:typename:int
blk_in_ssd	ssd.h	/^			uint64_t blk_in_ssd : BLK_BITS + PL_BITS + LUN_BITS + CH_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650708	typeref:typename:uint64_t
blks_per_ch	ssd.h	/^	unsigned long blks_per_ch; \/* # of blocks per channel *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
blks_per_line	ssd.h	/^	unsigned long blks_per_line;$/;"	m	struct:ssdparams	typeref:typename:unsigned long
blks_per_lun	ssd.h	/^	unsigned long blks_per_lun; \/* # of blocks per LUN *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
blks_per_pl	ssd.h	/^	int blks_per_pl; \/* # of blocks per plane *\/$/;"	m	struct:ssdparams	typeref:typename:int
bme	pci.h	/^		u8 bme : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
btm	pci.h	/^		u32 btm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
bts	pci.h	/^		u32 bts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
buf	nvme_kv.h	/^	void *buf;$/;"	m	struct:kv_iter_context	typeref:typename:void *
buf_size	dma.c	/^	unsigned int buf_size;$/;"	m	struct:ioat_dma_params	typeref:typename:unsigned int	file:
buffer	ssd.h	/^struct buffer {$/;"	s
buffer_allocate	ssd.c	/^uint32_t buffer_allocate(struct buffer *buf, size_t size)$/;"	f	typeref:typename:uint32_t
buffer_init	ssd.c	/^void buffer_init(struct buffer *buf, size_t size)$/;"	f	typeref:typename:void
buffer_refill	ssd.c	/^void buffer_refill(struct buffer *buf)$/;"	f	typeref:typename:void
buffer_release	ssd.c	/^bool buffer_release(struct buffer *buf, size_t size)$/;"	f	typeref:typename:bool
buffs_to_release	nvmev.h	/^	size_t buffs_to_release;$/;"	m	struct:nvmev_io_work	typeref:typename:size_t
buflen	nvme_kv.h	/^	int buflen;$/;"	m	struct:kv_iter_context	typeref:typename:int
bufoffset	nvme_kv.h	/^	int bufoffset;$/;"	m	struct:kv_iter_context	typeref:typename:int
busy	ssd.h	/^	bool busy;$/;"	m	struct:nand_lun	typeref:typename:bool
byteswritten	nvme_kv.h	/^	int byteswritten;$/;"	m	struct:kv_iter_context	typeref:typename:int
c66	pci.h	/^		u8 c66 : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
cam	pci.h	/^		u32 cam : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
cap	nvme.h	/^	__u64 cap; \/* Controller Capabilities *\/$/;"	m	struct:nvme_bar	typeref:typename:__u64
cap	pci.h	/^		} cap;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172a0a	typeref:struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08
cap	pci.h	/^	u8 cap;$/;"	m	struct:pci_header	typeref:typename:u8
cap	pci.h	/^	uint64_t cap; \/* Controller Capabilities *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint64_t
cas	pci.h	/^		u32 cas : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
casev	pci.h	/^		u32 casev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
cattr	nvme.h	/^	__le32 cattr;$/;"	m	struct:nvme_dsm_range	typeref:typename:__le32
cc	nvme.h	/^	__u32 cc; \/* Controller Configuration *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
cc	pci.h	/^		u8 cc : 4;$/;"	m	struct:pci_header::__anon1021c7170608	typeref:typename:u8:4
cc	pci.h	/^		} cc;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172e0a	typeref:struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08
cc	pci.h	/^	uint32_t cc; \/* Controller Configuration *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
cc	pci.h	/^	} cc;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170408
ccc	pci.h	/^		u16 ccc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
ccptr	pci.h	/^	u32 ccptr;$/;"	m	struct:pci_header	typeref:typename:u32
ccs128	pci.h	/^		u32 ccs128 : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
cctemp	nvme.h	/^	__le16 cctemp;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
cdw10	nvme.h	/^	__le32 cdw10;$/;"	m	struct:nvme_format_cmd	typeref:typename:__le32
cdw10	nvme.h	/^	__le32 cdw10[6];$/;"	m	struct:nvme_common_command	typeref:typename:__le32[6]
cdw2	nvme.h	/^	__le32 cdw2[2];$/;"	m	struct:nvme_common_command	typeref:typename:__le32[2]
cdw2	nvme_zns.h	/^	__le32 cdw2[2];$/;"	m	struct:nvme_zone_append	typeref:typename:__le32[2]
cdw2	nvme_zns.h	/^	__le32 cdw2[2];$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le32[2]
cdw2	nvme_zns.h	/^	__le32 cdw2[2];$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le32[2]
ced	pci.h	/^		u16 ced : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
cell_mode	ssd.h	/^	int cell_mode;$/;"	m	struct:ssdparams	typeref:typename:int
cere	pci.h	/^		u16 cere : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
cfs	pci.h	/^			u32 cfs : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:1
ch	conv_ftl.h	/^	int ch;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:int
ch	conv_ftl.h	/^	int ch;$/;"	m	struct:rewrite_pointer	typeref:typename:int
ch	conv_ftl.h	/^	uint32_t ch;$/;"	m	struct:write_pointer	typeref:typename:uint32_t
ch	ssd.h	/^			uint64_t ch : CH_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
ch	ssd.h	/^	struct ssd_channel *ch;$/;"	m	struct:ssd	typeref:struct:ssd_channel *
ch_bandwidth	ssd.h	/^	uint64_t ch_bandwidth; \/*NAND CH Maximum bandwidth in MiB\/s*\/$/;"	m	struct:ssdparams	typeref:typename:uint64_t
ch_die_check	check_phfrag.c	/^bool ch_die_check(struct nvmev_dev * dev,bool checkpoint){$/;"	f	typeref:typename:bool
ch_die_counter	nvmev.h	/^	uint64_t ch_die_counter;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
ch_die_counter	ssd.h	/^	uint64_t ch_die_counter;$/;"	m	struct:ssd	typeref:typename:uint64_t
ch_die_latency	nvmev.h	/^	uint64_t ch_die_latency;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
ch_die_latency	ssd.h	/^	uint64_t ch_die_latency;$/;"	m	struct:ssd	typeref:typename:uint64_t
chain_mapping	kv_ftl.c	/^static void chain_mapping(struct kv_ftl *kv_ftl, unsigned int prev, unsigned int slot)$/;"	f	typeref:typename:void	file:
chan	dma.c	/^	struct dma_chan *chan;$/;"	m	struct:ioat_dma_chan	typeref:struct:dma_chan *	file:
chan	dma.c	/^	struct dma_chan *chan;$/;"	m	struct:ioat_dma_thread	typeref:struct:dma_chan *	file:
change_zone_state	zns_ftl.h	/^static inline void change_zone_state(struct zns_ftl *zns_ftl, uint32_t zid, enum zone_state stat/;"	f	typeref:typename:void
channel	dma.c	/^	char channel[CHANNEL_NAME_LEN];$/;"	m	struct:ioat_dma_params	typeref:typename:char[]	file:
channel_model	channel_model.h	/^struct channel_model {$/;"	s
channels	dma.c	/^	struct list_head channels;$/;"	m	struct:ioat_dma_info	typeref:struct:list_head	file:
chdie_checking	main.c	/^static struct kobj_attribute chdie_checking = __ATTR(chdie, 0664, __sysfs_show, __sysfs_store);$/;"	v	typeref:struct:kobj_attribute	file:
check_addr	conv_ftl.c	/^static inline void check_addr(int a, int max)$/;"	f	typeref:typename:void	file:
check_and_refill_write_credit	conv_ftl.c	/^static inline void check_and_refill_write_credit(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
check_params	ssd.c	/^static void check_params(struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
check_physical_fragmentation	main.c	/^static void check_physical_fragmentation(struct nvmev_dev * dev,int32_t type){$/;"	f	typeref:typename:void	file:
checking	nvmev.h	/^	bool checking;$/;"	m	struct:nvmev_config	typeref:typename:bool
checking	ssd.h	/^	bool checking;$/;"	m	struct:ssd	typeref:typename:bool
checkpoint	nvmev.h	/^	bool checkpoint;$/;"	m	struct:nvmev_config	typeref:typename:bool
checkpoint	ssd.h	/^	bool checkpoint;$/;"	m	struct:ssd	typeref:typename:bool
chmodel_init	channel_model.c	/^void chmodel_init(struct channel_model *ch, uint64_t bandwidth \/*MB\/s*\/)$/;"	f	typeref:typename:void
chmodel_request	channel_model.c	/^uint64_t chmodel_request(struct channel_model *ch, uint64_t request_time, uint64_t length,$/;"	f	typeref:typename:uint64_t
chmodel_request_copy	channel_model.c	/^uint64_t chmodel_request_copy(struct channel_model *ch, uint64_t request_time, uint64_t length,$/;"	f	typeref:typename:uint64_t
cid	nvme.h	/^	__u16 cid;$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u16
cid	pci.h	/^		u8 cid;$/;"	m	struct:pci_msix_cap::__anon1021c7171408	typeref:typename:u8
cid	pci.h	/^		u8 cid;$/;"	m	struct:pci_pm_cap::__anon1021c7170a08	typeref:typename:u8
cid	pci.h	/^		u8 cid;$/;"	m	struct:pcie_cap::__anon1021c7171808	typeref:typename:u8
cid	pci.h	/^	u16 cid;$/;"	m	struct:pci_ext_cap	typeref:typename:u16
ciem	pci.h	/^		u32 ciem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
cies	pci.h	/^		u32 cies : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
cl	pci.h	/^		u8 cl : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
clc	pci.h	/^		u16 clc : 4;$/;"	m	struct:pcie_cap::__anon1021c7171f08	typeref:typename:u16:4
clean_ftl	main.c	/^static void clean_ftl(struct nvmev_dev * dev){$/;"	f	typeref:typename:void	file:
clean_one_block	conv_ftl.c	/^static void clean_one_block(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
clean_one_flashpg	conv_ftl.c	/^static void clean_one_flashpg(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
cls	pci.h	/^	u8 cls;$/;"	m	struct:pci_header	typeref:typename:u8
cmbloc	nvme.h	/^	__u32 cmbloc; \/* Controller Memory Buffer Location *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
cmbloc	pci.h	/^		} cmbloc;$/;"	m	union:nvme_ctrl_regs::__anon1021c717380a	typeref:struct:nvme_ctrl_regs::__anon1021c717380a::__anon1021c7173908
cmbloc	pci.h	/^	uint32_t cmbloc; \/* Controller Memory Buffer Location *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
cmbsz	nvme.h	/^	__u32 cmbsz; \/* Controller Memory Buffer Size *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
cmbsz	pci.h	/^		} cmbsz;$/;"	m	union:nvme_ctrl_regs::__anon1021c7173a0a	typeref:struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08
cmbsz	pci.h	/^	uint32_t cmbsz; \/* Controller Memory Buffer Size *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
cmd	main.c	/^char *cmd;$/;"	v	typeref:typename:char *
cmd	nvmev.h	/^	struct nvme_command *cmd;$/;"	m	struct:nvmev_request	typeref:struct:nvme_command *
cmd	pci.h	/^	} cmd;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170208
cmd	ssd.h	/^	int cmd;$/;"	m	struct:nand_cmd	typeref:typename:int
cmd_key_length	kv_ftl.c	/^static unsigned int cmd_key_length(struct nvme_kv_command cmd)$/;"	f	typeref:typename:unsigned int	file:
cmd_value_length	kv_ftl.c	/^static unsigned int cmd_value_length(struct nvme_kv_command cmd)$/;"	f	typeref:typename:unsigned int	file:
cns	nvme.h	/^	__le32 cns;$/;"	m	struct:nvme_identify	typeref:typename:__le32
cntlid	nvme.h	/^		__le16 cntlid;$/;"	m	struct:nvme_reservation_status::__anon110b3eb10908	typeref:typename:__le16
cntlid	nvme.h	/^	__le16 cntlid;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
cntrltype	nvme.h	/^	__u8 cntrltype;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
command_credits	channel_model.h	/^	uint32_t command_credits;$/;"	m	struct:channel_model	typeref:typename:uint32_t
command_id	nvme.h	/^	__u16 command_id; \/* of the command which completed *\/$/;"	m	struct:nvme_completion	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_common_command	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_create_cq	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_create_sq	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_delete_queue	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_download_firmware	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_features	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_format_cmd	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_identify	typeref:typename:__u16
command_id	nvme.h	/^	__u16 command_id;$/;"	m	struct:nvme_rw_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u16
command_id	nvme_kv.h	/^	__u16 command_id;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u16
command_id	nvme_zns.h	/^	__u16 command_id;$/;"	m	struct:nvme_zone_append	typeref:typename:__u16
command_id	nvme_zns.h	/^	__u16 command_id;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__u16
command_id	nvme_zns.h	/^	__u16 command_id;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__u16
command_id	nvmev.h	/^	unsigned int command_id;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
common	nvme.h	/^		struct nvme_common_command common;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_common_command
common	nvme_kv.h	/^		struct nvme_common_command common;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_common_command
compare_by_size	main.c	/^static int compare_by_size(void *priv, const struct list_head *nodeA, const struct list_head * n/;"	f	typeref:typename:int	file:
config	nvmev.h	/^	struct nvmev_config config;$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_config
config_attr	main.c	/^static struct kobj_attribute config_attr = __ATTR(config, 0664, __config_show, __config_store);$/;"	v	typeref:struct:kobj_attribute	file:
config_attr	nvmev.h	/^	struct kobj_attribute *config_attr;$/;"	m	struct:nvmev	typeref:struct:kobj_attribute *
config_root	nvmev.h	/^	struct kobject *config_root;$/;"	m	struct:nvmev	typeref:struct:kobject *
consume_write_credit	conv_ftl.c	/^static inline void consume_write_credit(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
control	nvme.h	/^	__le16 control;$/;"	m	struct:nvme_rw_command	typeref:typename:__le16
conv_flush	conv_ftl.c	/^static void conv_flush(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:void	file:
conv_ftl	conv_ftl.h	/^struct conv_ftl {$/;"	s
conv_init_ftl	conv_ftl.c	/^void conv_init_ftl(struct conv_ftl *conv_ftl, struct convparams *cpp, struct ssd *ssd)$/;"	f	typeref:typename:void
conv_init_namespace	conv_ftl.c	/^void conv_init_namespace(struct nvmev_ns *ns, uint32_t id, uint64_t size, void *mapped_addr,$/;"	f	typeref:typename:void
conv_init_params	conv_ftl.c	/^static void conv_init_params(struct convparams *cpp)$/;"	f	typeref:typename:void	file:
conv_proc_nvme_io_cmd	conv_ftl.c	/^bool conv_proc_nvme_io_cmd(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result */;"	f	typeref:typename:bool
conv_read	conv_ftl.c	/^static bool conv_read(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:bool	file:
conv_remove_ftl	conv_ftl.c	/^void conv_remove_ftl(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void
conv_remove_namespace	conv_ftl.c	/^void conv_remove_namespace(struct nvmev_ns *ns)$/;"	f	typeref:typename:void
conv_write	conv_ftl.c	/^static bool conv_write(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:bool	file:
convparams	conv_ftl.h	/^struct convparams {$/;"	s
count	nvmev.h	/^	uint64_t count;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
count	ssd.h	/^	uint64_t count;$/;"	m	struct:ssd	typeref:typename:uint64_t
counter	conv_ftl.h	/^	int counter;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:int
counter	conv_ftl.h	/^	int counter;$/;"	m	struct:rewrite_pointer	typeref:typename:int
cp	conv_ftl.h	/^	struct convparams cp;$/;"	m	struct:conv_ftl	typeref:struct:convparams
cpm	pci.h	/^		u32 cpm : 1;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:1
cpu_nr_dispatcher	nvmev.h	/^	unsigned int cpu_nr_dispatcher;$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
cpu_nr_dispatcher	ssd.h	/^	unsigned int cpu_nr_dispatcher;$/;"	m	struct:ssd	typeref:typename:unsigned int
cpu_nr_io_workers	nvmev.h	/^	unsigned int cpu_nr_io_workers[32];$/;"	m	struct:nvmev_config	typeref:typename:unsigned int[32]
cpus	nvmev.h	/^	char *cpus;$/;"	m	struct:params	typeref:typename:char *
cq	nvmev.h	/^	struct nvme_completion __iomem **cq;$/;"	m	struct:nvmev_completion_queue	typeref:struct:nvme_completion __iomem **
cq_depth	nvmev.h	/^	int cq_depth;$/;"	m	struct:nvmev_admin_queue	typeref:typename:int
cq_entry	admin.c	/^#define cq_entry(/;"	d	file:
cq_entry	io.c	/^#define cq_entry(/;"	d	file:
cq_flags	nvme.h	/^	__le16 cq_flags;$/;"	m	struct:nvme_create_cq	typeref:typename:__le16
cq_head	nvmev.h	/^	int cq_head;$/;"	m	struct:nvmev_admin_queue	typeref:typename:int
cq_head	nvmev.h	/^	int cq_head;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
cq_tail	nvmev.h	/^	int cq_tail;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
cqes	nvme.h	/^	__u8 cqes;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
cqes	nvmev.h	/^	struct nvmev_completion_queue *cqes[NR_MAX_IO_QUEUE + 1];$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_completion_queue * []
cqid	nvme.h	/^	__le16 cqid;$/;"	m	struct:nvme_create_cq	typeref:typename:__le16
cqid	nvme.h	/^	__le16 cqid;$/;"	m	struct:nvme_create_sq	typeref:typename:__le16
cqid	nvmev.h	/^	int cqid;$/;"	m	struct:nvmev_io_work	typeref:typename:int
cqid	nvmev.h	/^	int cqid;$/;"	m	struct:nvmev_submission_queue	typeref:typename:int
cqr	pci.h	/^			u16 cqr : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:1
cqs	pci.h	/^			u32 cqs : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:1
create_cq	nvme.h	/^		struct nvme_create_cq create_cq;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_create_cq
create_device	main.c	/^static int create_device(struct params *p)$/;"	f	typeref:typename:int	file:
create_list_from_table	main.c	/^struct list_head *create_list_from_table(struct ssdparams *spp,struct nvmev_ns *ns,struct conv_f/;"	f	typeref:struct:list_head *
create_list_from_table_split	main.c	/^struct list_head *create_list_from_table_split(struct ssdparams *spp,struct nvmev_ns *ns,struct /;"	f	typeref:struct:list_head *
create_sq	nvme.h	/^		struct nvme_create_sq create_sq;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_create_sq
credit_t	channel_model.h	/^typedef uint16_t credit_t;$/;"	t	typeref:typename:uint16_t
credit_t	channel_model.h	/^typedef uint32_t credit_t;$/;"	t	typeref:typename:uint32_t
credit_t	channel_model.h	/^typedef uint8_t credit_t;$/;"	t	typeref:typename:uint8_t
credits_to_refill	conv_ftl.h	/^	uint32_t credits_to_refill;$/;"	m	struct:write_flow_control	typeref:typename:uint32_t
critical_comp_time	nvme.h	/^	__le32 critical_comp_time;$/;"	m	struct:nvme_smart_log	typeref:typename:__le32
critical_warning	nvme.h	/^	__u8 critical_warning;$/;"	m	struct:nvme_smart_log	typeref:typename:__u8
csi	nvme.h	/^	__u8 csi;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8
csi	nvmev.h	/^	uint32_t csi;$/;"	m	struct:nvmev_ns	typeref:typename:uint32_t
cspls	pci.h	/^		u32 cspls : 2;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:2
csplv	pci.h	/^		u32 csplv : 8;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:8
css	pci.h	/^			u16 css : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:3
css	pci.h	/^			u16 css : 8;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:8
csts	nvme.h	/^	__u32 csts; \/* Controller Status *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
csts	pci.h	/^		} csts;$/;"	m	union:nvme_ctrl_regs::__anon1021c717300a	typeref:struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108
csts	pci.h	/^	uint32_t csts; \/* Controller Status *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
ctd	pci.h	/^		u32 ctd : 1;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:1
ctds	pci.h	/^		u32 ctds : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
ctm	pci.h	/^		u32 ctm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ctratt	nvme.h	/^	__le32 ctratt;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
ctrl_busy_time	nvme.h	/^	__u8 ctrl_busy_time[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
ctrs	pci.h	/^		u32 ctrs : 4;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:4
cts	pci.h	/^		u32 cts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
ctsev	pci.h	/^		u32 ctsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
ctv	pci.h	/^		u32 ctv : 4;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:4
cur_time	channel_model.h	/^	uint64_t cur_time;$/;"	m	struct:channel_model	typeref:typename:uint64_t
curline	conv_ftl.h	/^	struct line *curline;$/;"	m	struct:write_pointer	typeref:struct:line *
current_clock	nvmev.h	/^	uint64_t current_clock;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
current_pos	nvme_kv.h	/^	unsigned long current_pos;$/;"	m	struct:kv_iter_context	typeref:typename:unsigned long
cver	pci.h	/^	u16 cver : 4;$/;"	m	struct:pci_ext_cap	typeref:typename:u16:4
d1s	pci.h	/^		u16 d1s : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:1
d2s	pci.h	/^		u16 d2s : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:1
data	nvme_kv.h	/^	__u8 data[0];$/;"	m	struct:sub_payload_format	typeref:typename:__u8[0]
data_units_read	nvme.h	/^	__u8 data_units_read[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
data_units_written	nvme.h	/^	__u8 data_units_written[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
dbs	nvmev.h	/^	u32 __iomem *dbs;$/;"	m	struct:nvmev_dev	typeref:typename:u32 __iomem *
deallocate	kv_ftl.h	/^	deallocate_fn *deallocate;$/;"	m	struct:allocator_ops	typeref:typename:deallocate_fn *
deallocate_fn	kv_ftl.h	/^typedef void(deallocate_fn)(u64 mem_offset, u64 length, bool overwrite);$/;"	t	typeref:typename:void ()(u64 mem_offset,u64 length,bool overwrite)
debug	nvmev.h	/^	unsigned int debug;$/;"	m	struct:params	typeref:typename:unsigned int
debug_attr	main.c	/^static struct kobj_attribute debug_attr = __ATTR(debug, 0644, __sysfs_show, __sysfs_store);$/;"	v	typeref:struct:kobj_attribute	file:
debug_io_units	nvmev.h	/^	struct dentry *debug_io_units;$/;"	m	struct:nvmev_dev	typeref:struct:dentry *
debug_read_times	nvmev.h	/^	struct dentry *debug_read_times;$/;"	m	struct:nvmev_dev	typeref:struct:dentry *
debug_root	nvmev.h	/^	struct dentry *debug_root;$/;"	m	struct:nvmev_dev	typeref:struct:dentry *
debug_stat	nvmev.h	/^	struct dentry *debug_stat;$/;"	m	struct:nvmev_dev	typeref:struct:dentry *
debug_write_times	nvmev.h	/^	struct dentry *debug_write_times;$/;"	m	struct:nvmev_dev	typeref:struct:dentry *
degree_frag	nvmev.h	/^	long degree_frag; \/*degree of physical fragmentation*\/$/;"	m	struct:nvmev_dev	typeref:typename:long
degree_frag	nvmev.h	/^	long degree_frag;$/;"	m	struct:params	typeref:typename:long
delete_all	main.c	/^static int delete_all(void)$/;"	f	typeref:typename:int	file:
delete_device	main.c	/^static int delete_device(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:int	file:
delete_mapping_entry	kv_ftl.c	/^static struct mapping_entry delete_mapping_entry(struct kv_ftl *kv_ftl, struct nvme_kv_command c/;"	f	typeref:struct:mapping_entry	file:
delete_queue	nvme.h	/^		struct nvme_delete_queue delete_queue;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_delete_queue
dev_id	nvmev.h	/^	unsigned int dev_id;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
dev_list	nvmev.h	/^	struct list_head dev_list;$/;"	m	struct:nvmev	typeref:struct:list_head
dev_name	nvmev.h	/^	char dev_name[30];$/;"	m	struct:nvmev_dev	typeref:typename:char[30]
dev_size	append_only.c	/^static unsigned long long dev_size;$/;"	v	typeref:typename:unsigned long long	file:
dev_size	bitmap.c	/^static unsigned long long dev_size;$/;"	v	typeref:typename:unsigned long long	file:
device	dma.c	/^	char device[32];$/;"	m	struct:ioat_dma_params	typeref:typename:char[32]	file:
devide_size	conv_ftl.h	/^	uint64_t devide_size;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
devt	pci.h	/^		u8 devt : 2;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:2
did	pci.h	/^		u16 did;$/;"	m	struct:pci_header::__anon1021c7170108	typeref:typename:u16
did_init	dma.c	/^	bool did_init;$/;"	m	struct:ioat_dma_info	typeref:typename:bool	file:
die_to_channel	zns_ftl.h	/^static inline uint32_t die_to_channel(struct zns_ftl *zns_ftl, uint32_t die)$/;"	f	typeref:typename:uint32_t
die_to_lun	zns_ftl.h	/^static inline uint32_t die_to_lun(struct zns_ftl *zns_ftl, uint32_t die)$/;"	f	typeref:typename:uint32_t
dies_per_zone	zns_ftl.h	/^	uint32_t dies_per_zone;$/;"	m	struct:znsparams	typeref:typename:uint32_t
dlfw	nvme.h	/^		struct nvme_download_firmware dlfw;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_download_firmware
dllla	pci.h	/^		u32 dllla : 20;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:20
dlpem	pci.h	/^		u32 dlpem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
dlpes	pci.h	/^		u32 dlpes : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
dlpesev	pci.h	/^		u32 dlpesev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
dma_thread	dma.c	/^static struct ioat_dma_thread dma_thread;$/;"	v	typeref:struct:ioat_dma_thread	file:
do_gc	conv_ftl.c	/^static int do_gc(struct conv_ftl *conv_ftl, bool force)$/;"	f	typeref:typename:int	file:
dpc	nvme.h	/^	__u8 dpc;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
dpd	pci.h	/^		u8 dpd : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
dpe	pci.h	/^		u8 dpe : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
dps	nvme.h	/^	__u8 dps;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
dpt	pci.h	/^		u8 dpt : 4;$/;"	m	struct:pcie_cap::__anon1021c7171908	typeref:typename:u8:4
dptr	nvme_kv.h	/^	union nvme_data_ptr dptr; \/* value dptr prp1,2 *\/$/;"	m	struct:nvme_kv_append_command	typeref:union:nvme_data_ptr
dptr	nvme_kv.h	/^	union nvme_data_ptr dptr; \/* value dptr prp1,2 *\/$/;"	m	struct:nvme_kv_batch_command	typeref:union:nvme_data_ptr
dptr	nvme_kv.h	/^	union nvme_data_ptr dptr; \/* value dptr prp1,2 *\/$/;"	m	struct:nvme_kv_iter_read_command	typeref:union:nvme_data_ptr
dptr	nvme_kv.h	/^	union nvme_data_ptr dptr; \/* value dptr prp1,2 *\/$/;"	m	struct:nvme_kv_retrieve_command	typeref:union:nvme_data_ptr
dptr	nvme_kv.h	/^	union nvme_data_ptr dptr; \/* value dptr prp1,2 *\/$/;"	m	struct:nvme_kv_store_command	typeref:union:nvme_data_ptr
ds	nvme.h	/^	__u8 ds;$/;"	m	struct:nvme_lbaf	typeref:typename:__u8
dsc	pci.h	/^		u16 dsc : 2;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:2
dse	pci.h	/^		u16 dse : 4;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:4
dsi	pci.h	/^		u16 dsi : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:1
dsm	nvme.h	/^		struct nvme_dsm_cmd dsm;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_dsm_cmd
dsmgmt	nvme.h	/^	__le32 dsmgmt;$/;"	m	struct:nvme_rw_command	typeref:typename:__le32
dspec	nvme_zns.h	/^			__le32 dspec : 16; \/\/ directive specific$/;"	m	struct:nvme_zone_append::__anon80cdf04b0f0a::__anon80cdf04b1008	typeref:typename:__le32:16
dstrd	pci.h	/^			u16 dstrd : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:4
dtype	nvme_zns.h	/^			__le32 dtype : 4; \/\/ directive type$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:4
dword11	nvme.h	/^	__le32 dword11;$/;"	m	struct:nvme_features	typeref:typename:__le32
ecc	pci.h	/^		u32 ecc : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
ece	pci.h	/^		u32 ece : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
ecpm	pci.h	/^		u16 ecpm : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
ecrcem	pci.h	/^		u32 ecrcem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ecrces	pci.h	/^		u32 ecrces : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
ecrcesev	pci.h	/^		u32 ecrcesev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
eetps	pci.h	/^		u32 eetps : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
effs	pci.h	/^		u32 effs : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
egc	pci.h	/^		u32 egc : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
ege	pci.h	/^		u32 ege : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
elpe	nvme.h	/^	__u8 elpe;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
en	pci.h	/^			u16 en : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:1
enable_gc_delay	conv_ftl.h	/^	bool enable_gc_delay;$/;"	m	struct:convparams	typeref:typename:bool
end	nvme_kv.h	/^	bool end;$/;"	m	struct:kv_iter_context	typeref:typename:bool
end_lpn	conv_ftl.h	/^	uint64_t end_lpn;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
ens	pci.h	/^		u16 ens : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
entry	conv_ftl.h	/^	struct list_head entry;$/;"	m	struct:line	typeref:struct:list_head
entry_lat	nvme.h	/^	__le32 entry_lat; \/* microseconds *\/$/;"	m	struct:nvme_id_power_state	typeref:typename:__le32
entry_lock	nvmev.h	/^	spinlock_t entry_lock;$/;"	m	struct:nvmev_completion_queue	typeref:typename:spinlock_t
erase_cnt	ssd.h	/^	int erase_cnt;$/;"	m	struct:nand_block	typeref:typename:int
ero	pci.h	/^		u16 ero : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
erom	pci.h	/^	u32 erom;$/;"	m	struct:pci_header	typeref:typename:u32
es	pci.h	/^		u16 es : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
ete	pci.h	/^		u16 ete : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
etfs	pci.h	/^		u32 etfs : 1;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:1
eui64	nvme.h	/^	__u8 eui64[8];$/;"	m	struct:nvme_id_ns	typeref:typename:__u8[8]
exit_lat	nvme.h	/^	__le32 exit_lat; \/* microseconds *\/$/;"	m	struct:nvme_id_power_state	typeref:typename:__le32
ext	pci.h	/^	u8 ext[2];$/;"	m	struct:pci_pm_cap	typeref:typename:u8[2]
extcap	nvmev.h	/^	struct pci_ext_cap *extcap;$/;"	m	struct:nvmev_dev	typeref:struct:pci_ext_cap *
extra_configs	ssd_config.h	/^	union extra_configs extra_configs;$/;"	m	struct:ftl_configs	typeref:union:extra_configs
extra_configs	ssd_config.h	/^union extra_configs {$/;"	u
fbc	pci.h	/^		u8 fbc : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
fbe	pci.h	/^		u8 fbe : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
fcpem	pci.h	/^		u32 fcpem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
fcpes	pci.h	/^		u32 fcpes : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
fcpesev	pci.h	/^		u32 fcpesev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
features	nvme.h	/^		struct nvme_features features;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_features
fed	pci.h	/^		u16 fed : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
fep	pci.h	/^		u32 fep : 5;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:5
fere	pci.h	/^		u16 fere : 2;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:2
fid	nvme.h	/^	__le32 fid;$/;"	m	struct:nvme_features	typeref:typename:__le32
filter	dma.c	/^static bool filter(struct dma_chan *chan, void *param)$/;"	f	typeref:typename:bool	file:
find_next_slot	kv_ftl.c	/^static unsigned int find_next_slot(struct kv_ftl *kv_ftl, int original_slot, int *prev_slot)$/;"	f	typeref:typename:unsigned int	file:
find_nvmev	pci.c	/^struct nvmev_dev *find_nvmev(struct pci_bus *bus)$/;"	f	typeref:struct:nvmev_dev *
first_io	nvmev.h	/^	bool * first_io;$/;"	m	struct:nvmev_config	typeref:typename:bool *
first_io	ssd.h	/^	bool * first_io;$/;"	m	struct:ssd	typeref:typename:bool *
first_io	ssd.h	/^	bool first_io;$/;"	m	struct:nand_lun	typeref:typename:bool
fixed	pci.h	/^		u8 fixed : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_common_command	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_create_cq	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_create_sq	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_delete_queue	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_download_firmware	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_features	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_format_cmd	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_identify	typeref:typename:__u8
flags	nvme.h	/^	__u8 flags;$/;"	m	struct:nvme_rw_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u8
flags	nvme_kv.h	/^	__u8 flags;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8
flags	nvme_zns.h	/^	__u8 flags;$/;"	m	struct:nvme_zone_append	typeref:typename:__u8
flags	nvme_zns.h	/^	__u8 flags;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__u8
flags	nvme_zns.h	/^	__u8 flags;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__u8
flashpgs_per_blk	ssd.h	/^	int flashpgs_per_blk; \/* # of flash pages per block *\/$/;"	m	struct:ssdparams	typeref:typename:int
flbas	nvme.h	/^	__u8 flbas;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
flrc	pci.h	/^		u32 flrc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:1
fm	pci.h	/^		u16 fm : 1;$/;"	m	struct:pci_msix_cap::__anon1021c7171508	typeref:typename:u16:1
fna	nvme.h	/^	__u8 fna;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
forground_gc	conv_ftl.c	/^static void forground_gc(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
format	nvme.h	/^		struct nvme_format_cmd format;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_format_cmd
fpi	nvme.h	/^	__u8 fpi;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
fr	nvme.h	/^	char fr[8];$/;"	m	struct:nvme_id_ctrl	typeref:typename:char[8]
free_line_cnt	conv_ftl.h	/^	uint32_t free_line_cnt;$/;"	m	struct:line_mgmt	typeref:typename:uint32_t
free_line_list	conv_ftl.h	/^	struct list_head free_line_list;$/;"	m	struct:line_mgmt	typeref:struct:list_head
free_seq	nvmev.h	/^	unsigned int free_seq; \/* free io req head index *\/$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned int
free_seq_end	nvmev.h	/^	unsigned int free_seq_end; \/* free io req tail index *\/$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned int
frl	nvme_zns.h	/^	__le32 frl;$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32
frmw	nvme.h	/^	__u8 frmw;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
ftl	nvmev.h	/^	unsigned int ftl;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
ftl	nvmev.h	/^	unsigned int ftl;$/;"	m	struct:params	typeref:typename:unsigned int
ftl_configs	ssd_config.h	/^struct ftl_configs {$/;"	s
ftls	nvmev.h	/^	void *ftls; \/\/ ftl instances. one ftl per partition$/;"	m	struct:nvmev_ns	typeref:typename:void *
fua	nvme_zns.h	/^			__le32 fua : 1; \/\/\/force unit access$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:1
full_line_cnt	conv_ftl.h	/^	uint32_t full_line_cnt;$/;"	m	struct:line_mgmt	typeref:typename:uint32_t
full_line_list	conv_ftl.h	/^	struct list_head full_line_list;$/;"	m	struct:line_mgmt	typeref:struct:list_head
fuses	nvme.h	/^	__le16 fuses;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
fw_4kb_rd_lat	ssd.h	/^	int fw_4kb_rd_lat; \/* Firmware overhead of 4KB read of read in nanoseconds *\/$/;"	m	struct:ssdparams	typeref:typename:int
fw_ch_xfer_lat	ssd.h	/^	int fw_ch_xfer_lat; \/* Firmware overhead of nand channel data transfer(4KB) in nanoseconds *\/$/;"	m	struct:ssdparams	typeref:typename:int
fw_rd_lat	ssd.h	/^	int fw_rd_lat; \/* Firmware overhead of read of read in nanoseconds *\/$/;"	m	struct:ssdparams	typeref:typename:int
fw_wbuf_lat0	ssd.h	/^	int fw_wbuf_lat0; \/* Firmware overhead0 of write buffer in nanoseconds *\/$/;"	m	struct:ssdparams	typeref:typename:int
fw_wbuf_lat1	ssd.h	/^	int fw_wbuf_lat1; \/* Firmware overhead1 of write buffer in nanoseconds *\/$/;"	m	struct:ssdparams	typeref:typename:int
fzr	nvme_zns.h	/^			__u8 fzr : 1; \/\/ finish zone recommended$/;"	m	struct:zone_descriptor::__anon80cdf04b050a::__anon80cdf04b0608	typeref:typename:__u8:1
fzrtl	nvme_zns.h	/^			__u8 fzrtl : 2; \/\/ finish zone recommnded time limit$/;"	m	struct:zone_descriptor::__anon80cdf04b070a::__anon80cdf04b0808	typeref:typename:__u8:2
g	ssd.h	/^		} g;$/;"	m	union:ppa::__anon1060c165050a	typeref:struct:ppa::__anon1060c165050a::__anon1060c1650608
gc_endtime	ssd.h	/^	uint64_t gc_endtime;$/;"	m	struct:nand_lun	typeref:typename:uint64_t
gc_endtime	ssd.h	/^	uint64_t gc_endtime;$/;"	m	struct:ssd_channel	typeref:typename:uint64_t
gc_read_page	conv_ftl.c	/^static void gc_read_page(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
gc_thres_lines	conv_ftl.h	/^	uint32_t gc_thres_lines;$/;"	m	struct:convparams	typeref:typename:uint32_t
gc_thres_lines_high	conv_ftl.h	/^	uint32_t gc_thres_lines_high;$/;"	m	struct:convparams	typeref:typename:uint32_t
gc_wp	conv_ftl.h	/^	struct write_pointer gc_wp;$/;"	m	struct:conv_ftl	typeref:struct:write_pointer
gc_write_page	conv_ftl.c	/^static uint64_t gc_write_page(struct conv_ftl *conv_ftl, struct ppa *old_ppa)$/;"	f	typeref:typename:uint64_t	file:
gen	nvme.h	/^	__le32 gen;$/;"	m	struct:nvme_reservation_status	typeref:typename:__le32
generate_lpn	main.c	/^lba_chunk_t * generate_lpn(uint64_t start, uint64_t end, uint64_t size,uint64_t idx,int ch, int /;"	f	typeref:typename:lba_chunk_t *
get_blk	ssd.h	/^static inline struct nand_block *get_blk(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:struct:nand_block *
get_cell	ssd.h	/^static inline uint32_t get_cell(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:typename:uint32_t
get_ch	ssd.h	/^static inline struct ssd_channel *get_ch(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:struct:ssd_channel *
get_hash_slot	kv_ftl.c	/^static unsigned int get_hash_slot(struct kv_ftl *kv_ftl, char *key, u32 key_len)$/;"	f	typeref:typename:unsigned int	file:
get_line	conv_ftl.c	/^static inline struct line *get_line(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:struct:line *	file:
get_log_page	nvme.h	/^		struct nvme_get_log_page_command get_log_page;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_get_log_page_command
get_lun	ssd.h	/^static inline struct nand_lun *get_lun(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:struct:nand_lun *
get_mapping_entry	kv_ftl.c	/^static struct mapping_entry get_mapping_entry(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd)$/;"	f	typeref:struct:mapping_entry	file:
get_mapping_entry_by_key	kv_ftl.c	/^static struct mapping_entry get_mapping_entry_by_key(struct kv_ftl *kv_ftl, unsigned char *key,$/;"	f	typeref:struct:mapping_entry	file:
get_maptbl_ent	conv_ftl.c	/^static inline struct ppa get_maptbl_ent(struct conv_ftl *conv_ftl, uint64_t lpn)$/;"	f	typeref:struct:ppa	file:
get_new_page	conv_ftl.c	/^static struct ppa get_new_page(struct conv_ftl *conv_ftl, uint32_t io_type)$/;"	f	typeref:struct:ppa	file:
get_next_free_line	conv_ftl.c	/^static struct line *get_next_free_line(struct conv_ftl *conv_ftl)$/;"	f	typeref:struct:line *	file:
get_pg	ssd.h	/^static inline struct nand_page *get_pg(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:struct:nand_page *
get_pl	ssd.h	/^static inline struct nand_plane *get_pl(struct ssd *ssd, struct ppa *ppa)$/;"	f	typeref:struct:nand_plane *
get_rmap_ent	conv_ftl.c	/^static inline uint64_t get_rmap_ent(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:uint64_t	file:
get_storage_addr_from_zid	zns_ftl.h	/^static inline void *get_storage_addr_from_zid(struct zns_ftl *zns_ftl, uint64_t zid)$/;"	f	typeref:typename:void *
guid	nvme.h	/^	__u8 guid[16];$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u8[16]
h	ssd.h	/^		} h;$/;"	m	union:ppa::__anon1060c165050a	typeref:struct:ppa::__anon1060c165050a::__anon1060c1650708
handle	nvme_kv.h	/^	unsigned char handle;$/;"	m	struct:kv_iter_context	typeref:typename:unsigned char
hash_function	kv_ftl.h	/^static inline unsigned int hash_function(char *key, const int length)$/;"	f	typeref:typename:unsigned int
hash_slots	kv_ftl.h	/^	unsigned long hash_slots;$/;"	m	struct:kv_ftl	typeref:typename:unsigned long
hawd	pci.h	/^		u16 hawd : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
hb0	pci.h	/^		u8 hb0;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb1	pci.h	/^		u8 hb1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb10	pci.h	/^		u8 hb10;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb11	pci.h	/^		u8 hb11;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb12	pci.h	/^		u8 hb12;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb13	pci.h	/^		u8 hb13;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb14	pci.h	/^		u8 hb14;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb15	pci.h	/^		u8 hb15;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb2	pci.h	/^		u8 hb2;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb3	pci.h	/^		u8 hb3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb4	pci.h	/^		u8 hb4;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb5	pci.h	/^		u8 hb5;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb6	pci.h	/^		u8 hb6;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb7	pci.h	/^		u8 hb7;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb8	pci.h	/^		u8 hb8;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
hb9	pci.h	/^		u8 hb9;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172808	typeref:typename:u8
head	channel_model.h	/^	uint32_t head;$/;"	m	struct:channel_model	typeref:typename:uint32_t
hl	pci.h	/^		u8 hl : 7;$/;"	m	struct:pci_header::__anon1021c7170508	typeref:typename:u8:7
hlom	pci.h	/^		u32 hlom : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
hlos	pci.h	/^		u32 hlos : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
host_reads	nvme.h	/^	__u8 host_reads[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
host_writes	nvme.h	/^	__u8 host_writes[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
hostid	nvme.h	/^		__le64 hostid;$/;"	m	struct:nvme_reservation_status::__anon110b3eb10908	typeref:typename:__le64
htype	pci.h	/^	} htype;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170508
id	conv_ftl.h	/^	int id; \/* line id, the same as corresponding block id *\/$/;"	m	struct:line	typeref:typename:int
id	nvmev.h	/^	uint32_t id;$/;"	m	struct:nvmev_ns	typeref:typename:uint32_t
id	nvmev.h	/^	unsigned int id;$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned int
id	pci.h	/^		u8 id : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
id	pci.h	/^	struct pci_ext_cap id;$/;"	m	struct:pci_ext_cap_aer	typeref:struct:pci_ext_cap
id	pci.h	/^	struct pci_ext_cap id;$/;"	m	struct:pci_ext_cap_dsn	typeref:struct:pci_ext_cap
id	pci.h	/^	} id;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170108
idbar	pci.h	/^	u32 idbar;$/;"	m	struct:pci_header	typeref:typename:u32
identify	nvme.h	/^		struct nvme_identify identify;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_identify
identify_io_cmd	nvmev.h	/^	bool (*identify_io_cmd)(struct nvmev_ns *ns, struct nvme_command cmd);$/;"	m	struct:nvmev_ns	typeref:typename:bool (*)(struct nvmev_ns * ns,struct nvme_command cmd)
idle_power	nvme.h	/^	__le16 idle_power;$/;"	m	struct:nvme_id_power_state	typeref:typename:__le16
idle_scale	nvme.h	/^	__u8 idle_scale;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
idx	conv_ftl.h	/^	uint64_t idx;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
ieee	nvme.h	/^	__u8 ieee[3];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[3]
iflr	pci.h	/^		u16 iflr : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
iline	pci.h	/^		u8 iline;$/;"	m	struct:pci_header::__anon1021c7170908	typeref:typename:u8
imn	pci.h	/^		u8 imn : 5;$/;"	m	struct:pcie_cap::__anon1021c7171908	typeref:typename:u8:5
info	dma.c	/^	struct ioat_dma_info *info;$/;"	m	struct:ioat_dma_thread	typeref:struct:ioat_dma_info *	file:
init	kv_ftl.h	/^	init_fn *init;$/;"	m	struct:allocator_ops	typeref:typename:init_fn *
init_fn	kv_ftl.h	/^typedef int(init_fn)(u64 size);$/;"	t	typeref:typename:int ()(u64 size)
init_ftl_shortcut	conv_ftl.c	/^void init_ftl_shortcut(struct conv_ftl *conv_ftls, uint64_t nr_parts){$/;"	f	typeref:typename:void
init_lines	conv_ftl.c	/^static void init_lines(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
init_maptbl	conv_ftl.c	/^static void init_maptbl(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
init_rmap	conv_ftl.c	/^static void init_rmap(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
init_write_flow_control	conv_ftl.c	/^static void init_write_flow_control(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
input_lba	nvmev.h	/^	uint64_t input_lba;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
interleave_pci_dma	ssd.h	/^	bool interleave_pci_dma;$/;"	m	struct:nand_cmd	typeref:typename:bool
interrupt_ready	nvmev.h	/^	bool interrupt_ready;$/;"	m	struct:nvmev_completion_queue	typeref:typename:bool
intmc	nvme.h	/^	__u32 intmc; \/* Interrupt Mask Clear *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
intmc	pci.h	/^	u32 intmc; \/* Interrupt Mask Clear *\/$/;"	m	struct:nvme_ctrl_regs	typeref:typename:u32
intmc	pci.h	/^	uint32_t intmc; \/* Interrupt Mask Clear *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
intms	nvme.h	/^	__u32 intms; \/* Interrupt Mask Set *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
intms	pci.h	/^	u32 intms; \/* Interrupt Mask Set *\/$/;"	m	struct:nvme_ctrl_regs	typeref:typename:u32
intms	pci.h	/^	uint32_t intms; \/* Interrupt Mask Set *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
intr	pci.h	/^	} intr;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170908
intx_disabled	nvmev.h	/^	bool intx_disabled;$/;"	m	struct:nvmev_dev	typeref:typename:bool
invalid_byte	nvme_kv.h	/^	__u8 invalid_byte : 2;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8:2
invalid_byte	nvme_kv.h	/^	__u8 invalid_byte : 2;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8:2
io_seq	nvmev.h	/^	unsigned int io_seq; \/* io req head index *\/$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned int
io_seq_end	nvmev.h	/^	unsigned int io_seq_end; \/* io req tail index *\/$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned int
io_unit_shift	nvmev.h	/^	unsigned int io_unit_shift; \/\/ 2^$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
io_unit_shift	nvmev.h	/^	unsigned int io_unit_shift;$/;"	m	struct:params	typeref:typename:unsigned int
io_unit_stat	nvmev.h	/^	unsigned long long *io_unit_stat;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned long long *
io_units_attr	main.c	/^static struct kobj_attribute io_units_attr = __ATTR(io_units, 0644, __sysfs_show, __sysfs_store)/;"	v	typeref:struct:kobj_attribute	file:
io_using_dma	main.c	/^int io_using_dma = false;$/;"	v	typeref:typename:int
io_worker_turn	nvmev.h	/^	unsigned int io_worker_turn;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
io_workers	nvmev.h	/^	struct nvmev_io_worker *io_workers;$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_io_worker *
ioat_dma_add_channel	dma.c	/^static int ioat_dma_add_channel(struct ioat_dma_info *info, struct dma_chan *chan)$/;"	f	typeref:typename:int	file:
ioat_dma_chan	dma.c	/^struct ioat_dma_chan {$/;"	s	file:
ioat_dma_chan_set	dma.c	/^int ioat_dma_chan_set(const char *val)$/;"	f	typeref:typename:int
ioat_dma_cleanup	dma.c	/^void ioat_dma_cleanup(void)$/;"	f	typeref:typename:void
ioat_dma_cleanup_channel	dma.c	/^static void ioat_dma_cleanup_channel(struct ioat_dma_chan *dtc)$/;"	f	typeref:typename:void	file:
ioat_dma_info	dma.c	/^static struct ioat_dma_info {$/;"	s	file:
ioat_dma_match_channel	dma.c	/^static bool ioat_dma_match_channel(struct ioat_dma_params *params, struct dma_chan *chan)$/;"	f	typeref:typename:bool	file:
ioat_dma_match_device	dma.c	/^static bool ioat_dma_match_device(struct ioat_dma_params *params, struct dma_device *device)$/;"	f	typeref:typename:bool	file:
ioat_dma_params	dma.c	/^struct ioat_dma_params {$/;"	s	file:
ioat_dma_submit	dma.c	/^int ioat_dma_submit(dma_addr_t src_addr, dma_addr_t dst_addr, unsigned int size)$/;"	f	typeref:typename:int
ioat_dma_thread	dma.c	/^struct ioat_dma_thread {$/;"	s	file:
iocqes	pci.h	/^			u16 iocqes : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:4
iocs	nvme.h	/^	__le32 iocs[256];$/;"	m	struct:nvme_effects_log	typeref:typename:__le32[256]
iose	pci.h	/^		u8 iose : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
iosqes	pci.h	/^			u16 iosqes : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:4
ipc	conv_ftl.h	/^	int ipc; \/* invalid page count in this line *\/$/;"	m	struct:line	typeref:typename:int
ipc	ssd.h	/^	int ipc; \/* invalid page count *\/$/;"	m	struct:nand_block	typeref:typename:int
ipin	pci.h	/^		u8 ipin;$/;"	m	struct:pci_header::__anon1021c7170908	typeref:typename:u8
irq_enabled	nvmev.h	/^	bool irq_enabled;$/;"	m	struct:nvmev_completion_queue	typeref:typename:bool
irq_lock	nvmev.h	/^	spinlock_t irq_lock;$/;"	m	struct:nvmev_completion_queue	typeref:typename:spinlock_t
irq_vector	nvme.h	/^	__le16 irq_vector;$/;"	m	struct:nvme_create_cq	typeref:typename:__le16
irq_vector	nvmev.h	/^	int irq_vector;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
is	pci.h	/^		u8 is : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
is_completed	nvmev.h	/^	bool is_completed;$/;"	m	struct:nvmev_io_work	typeref:typename:bool
is_copied	nvmev.h	/^	bool is_copied;$/;"	m	struct:nvmev_io_work	typeref:typename:bool
is_internal	nvmev.h	/^	bool is_internal;$/;"	m	struct:nvmev_io_work	typeref:typename:bool
is_kv_append_cmd	kv_ftl.h	/^#define is_kv_append_cmd(/;"	d
is_kv_batch_cmd	kv_ftl.h	/^#define is_kv_batch_cmd(/;"	d
is_kv_cmd	kv_ftl.h	/^#define is_kv_cmd(/;"	d
is_kv_delete_cmd	kv_ftl.h	/^#define is_kv_delete_cmd(/;"	d
is_kv_exist_cmd	kv_ftl.h	/^#define is_kv_exist_cmd(/;"	d
is_kv_iter_cmd	kv_ftl.h	/^#define is_kv_iter_cmd(/;"	d
is_kv_iter_read_cmd	kv_ftl.h	/^#define is_kv_iter_read_cmd(/;"	d
is_kv_iter_req_cmd	kv_ftl.h	/^#define is_kv_iter_req_cmd(/;"	d
is_kv_retrieve_cmd	kv_ftl.h	/^#define is_kv_retrieve_cmd(/;"	d
is_kv_store_cmd	kv_ftl.h	/^#define is_kv_store_cmd(/;"	d
is_next_correct	check_phfrag.c	/^static bool is_next_correct(struct conv_ftl *conv_ftl, struct ppa *pre, struct ppa *next, bool* /;"	f	typeref:typename:bool	file:
is_same_flash_page	check_phfrag.c	/^static bool is_same_flash_page(struct conv_ftl *conv_ftl, struct ppa ppa1, struct ppa ppa2)$/;"	f	typeref:typename:bool	file:
is_same_flash_page	conv_ftl.c	/^static bool is_same_flash_page(struct conv_ftl *conv_ftl, struct ppa ppa1, struct ppa ppa2)$/;"	f	typeref:typename:bool	file:
is_same_oneshot_page	check_phfrag.c	/^static bool is_same_oneshot_page(struct conv_ftl *conv_ftl, struct ppa ppa1, struct ppa ppa2)$/;"	f	typeref:typename:bool	file:
is_zone_resource_avail	zns_ftl.h	/^static inline bool is_zone_resource_avail(struct zns_ftl *zns_ftl, uint32_t type)$/;"	f	typeref:typename:bool
is_zone_resource_full	zns_ftl.h	/^static inline bool is_zone_resource_full(struct zns_ftl *zns_ftl, uint32_t type)$/;"	f	typeref:typename:bool
iter_bitmask	nvme_kv.h	/^	__u32 iter_bitmask;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u32
iter_handle	kv_ftl.h	/^	struct kv_iter_context *iter_handle[17];$/;"	m	struct:kv_ftl	typeref:struct:kv_iter_context * [17]
iter_handle	nvme_kv.h	/^	__u8 iter_handle;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u8
iter_handle	nvme_kv.h	/^	__u8 iter_handle;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u8
iter_val	nvme_kv.h	/^	__u32 iter_val;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u32
key	kv_ftl.h	/^	char key[18]; \/\/ Currently supporting keys smaller than 18 bytes$/;"	m	struct:mapping_entry	typeref:typename:char[18]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_append_command::__anon9f05df31050a::__anon9f05df310608	typeref:typename:char[16]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_batch_command::__anon9f05df31080a::__anon9f05df310908	typeref:typename:char[16]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_delete_command::__anon9f05df310e0a::__anon9f05df310f08	typeref:typename:char[16]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_exist_command::__anon9f05df31110a::__anon9f05df311208	typeref:typename:char[16]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_retrieve_command::__anon9f05df310b0a::__anon9f05df310c08	typeref:typename:char[16]
key	nvme_kv.h	/^			char key[16];$/;"	m	struct:nvme_kv_store_command::__anon9f05df31020a::__anon9f05df310308	typeref:typename:char[16]
key	nvme_kv.h	/^	__u8 key[256];$/;"	m	struct:kv_batch_data	typeref:typename:__u8[256]
keySize	nvme_kv.h	/^	__u32 keySize;$/;"	m	struct:kv_batch_data	typeref:typename:__u32
keySize	nvme_kv.h	/^	__u8 keySize; \/\/ DW0 [15:08] Keys size$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u32 key_len;$/;"	m	struct:sub_payload_attribute	typeref:typename:__u32
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (key len -1) *\/$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (keylen - 1) *\/$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (keylen - 1) *\/$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (keylen - 1) *\/$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (keylen - 1) *\/$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u8
key_len	nvme_kv.h	/^	__u8 key_len; \/* 0 ~ 255 (keylen - 1) *\/$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_append_command::__anon9f05df31050a::__anon9f05df310708	typeref:typename:__le64
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_batch_command::__anon9f05df31080a::__anon9f05df310a08	typeref:typename:__le64
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_delete_command::__anon9f05df310e0a::__anon9f05df311008	typeref:typename:__le64
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_exist_command::__anon9f05df31110a::__anon9f05df311308	typeref:typename:__le64
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_retrieve_command::__anon9f05df310b0a::__anon9f05df310d08	typeref:typename:__le64
key_prp	nvme_kv.h	/^			__le64 key_prp;$/;"	m	struct:nvme_kv_store_command::__anon9f05df31020a::__anon9f05df310408	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_append_command::__anon9f05df31050a::__anon9f05df310708	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_batch_command::__anon9f05df31080a::__anon9f05df310a08	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_delete_command::__anon9f05df310e0a::__anon9f05df311008	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_exist_command::__anon9f05df31110a::__anon9f05df311308	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_retrieve_command::__anon9f05df310b0a::__anon9f05df310d08	typeref:typename:__le64
key_prp2	nvme_kv.h	/^			__le64 key_prp2;$/;"	m	struct:nvme_kv_store_command::__anon9f05df31020a::__anon9f05df310408	typeref:typename:__le64
kill	kv_ftl.h	/^	kill_fn *kill;$/;"	m	struct:allocator_ops	typeref:typename:kill_fn *
kill_fn	kv_ftl.h	/^typedef void(kill_fn)(void);$/;"	t	typeref:typename:void ()(void)
kv	ssd_config.h	/^	struct kv_configs kv;$/;"	m	union:extra_configs	typeref:struct:kv_configs
kv_append	nvme_kv.h	/^		struct nvme_kv_append_command kv_append;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_append_command
kv_batch	nvme_kv.h	/^		struct nvme_kv_batch_command kv_batch;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_batch_command
kv_batch_data	nvme_kv.h	/^struct kv_batch_data {$/;"	s
kv_configs	ssd_config.h	/^struct kv_configs {$/;"	s
kv_delete	nvme_kv.h	/^		struct nvme_kv_delete_command kv_delete;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_delete_command
kv_exist	nvme_kv.h	/^		struct nvme_kv_exist_command kv_exist;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_exist_command
kv_ftl	kv_ftl.h	/^struct kv_ftl {$/;"	s
kv_identify_nvme_io_cmd	kv_ftl.c	/^bool kv_identify_nvme_io_cmd(struct nvmev_ns *ns, struct nvme_command cmd)$/;"	f	typeref:typename:bool
kv_init_namespace	kv_ftl.c	/^void kv_init_namespace(struct nvmev_ns *ns, uint32_t id, uint64_t size, void *mapped_addr,$/;"	f	typeref:typename:void
kv_io_cmd_key_prp	kv_ftl.h	/^static inline __le64 kv_io_cmd_key_prp(struct nvme_kv_command cmd, const int prp_num)$/;"	f	typeref:typename:__le64
kv_io_cmd_value_prp	kv_ftl.h	/^static inline __le64 kv_io_cmd_value_prp(struct nvme_kv_command cmd, const int prp_num)$/;"	f	typeref:typename:__le64
kv_iter_close	kv_ftl.c	/^unsigned int kv_iter_close(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd, unsigned int *stat/;"	f	typeref:typename:unsigned int
kv_iter_context	nvme_kv.h	/^struct kv_iter_context {$/;"	s
kv_iter_open	kv_ftl.c	/^unsigned int kv_iter_open(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd, unsigned int *statu/;"	f	typeref:typename:unsigned int
kv_iter_read	kv_ftl.c	/^static unsigned int kv_iter_read(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd,$/;"	f	typeref:typename:unsigned int	file:
kv_iter_read	nvme_kv.h	/^		struct nvme_kv_iter_read_command kv_iter_read;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_iter_read_command
kv_iter_req	nvme_kv.h	/^		struct nvme_kv_iter_req_command kv_iter_req;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_iter_req_command
kv_mapping_table	kv_ftl.h	/^	struct mapping_entry *kv_mapping_table;$/;"	m	struct:kv_ftl	typeref:struct:mapping_entry *
kv_perform_nvme_io_cmd	kv_ftl.c	/^unsigned int kv_perform_nvme_io_cmd(struct nvmev_ns *ns, struct nvme_command *cmd, uint32_t *sta/;"	f	typeref:typename:unsigned int
kv_proc_nvme_io_cmd	kv_ftl.c	/^bool kv_proc_nvme_io_cmd(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *re/;"	f	typeref:typename:bool
kv_remove_namespace	kv_ftl.c	/^void kv_remove_namespace(struct nvmev_ns *ns)$/;"	f	typeref:typename:void
kv_retrieve	nvme_kv.h	/^		struct nvme_kv_retrieve_command kv_retrieve;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_retrieve_command
kv_store	nvme_kv.h	/^		struct nvme_kv_store_command kv_store;$/;"	m	union:nvme_kv_command::__anon9f05df31140a	typeref:struct:nvme_kv_store_command
kvs_result	kv_ftl.h	/^} kvs_result;$/;"	t	typeref:enum:__anon9ba089e10103
l0sel	pci.h	/^		u32 l0sel : 3;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:3
l0sl	pci.h	/^		u32 l0sl : 3;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:3
l1el	pci.h	/^		u32 l1el : 3;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:3
l1l	pci.h	/^		u32 l1l : 3;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:3
large_bitmap	bitmap.c	/^static unsigned long large_bitmap[300000];$/;"	v	typeref:typename:unsigned long[300000]	file:
large_capacity	bitmap.c	/^static long large_capacity;$/;"	v	typeref:typename:long	file:
large_last_pos	bitmap.c	/^static size_t large_last_pos;$/;"	v	typeref:typename:size_t	file:
large_nbits	bitmap.c	/^static long large_nbits;$/;"	v	typeref:typename:long	file:
last_error	dma.c	/^	int last_error;$/;"	m	struct:ioat_dma_info	typeref:typename:int	file:
last_pg_in_wordline	conv_ftl.c	/^static inline bool last_pg_in_wordline(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:bool	file:
latest	append_only.c	/^static unsigned long long latest;$/;"	v	typeref:typename:unsigned long long	file:
latest_nsecs	nvmev.h	/^	unsigned long long latest_nsecs;$/;"	m	struct:nvmev_io_worker	typeref:typename:unsigned long long
lba_chunk_t	conv_ftl.h	/^} lba_chunk_t;$/;"	t	typeref:struct:__anon2c6bbcf60108
lba_len	nvmev.h	/^	uint64_t lba_len;$/;"	m	struct:nvmev_config	typeref:typename:uint64_t
lba_to_lpn	zns_ftl.h	/^static inline uint64_t lba_to_lpn(struct zns_ftl *zns_ftl, uint64_t lba)$/;"	f	typeref:typename:uint64_t
lba_to_zone	zns_ftl.h	/^static inline uint32_t lba_to_zone(struct zns_ftl *zns_ftl, uint64_t lba)$/;"	f	typeref:typename:uint32_t
lbaf	nvme.h	/^	struct nvme_lbaf lbaf[16];$/;"	m	struct:nvme_id_ns	typeref:struct:nvme_lbaf[16]
lbaf	nvme_zns.h	/^	struct nvme_zns_lbaf lbaf[16];$/;"	m	struct:nvme_id_zns_ns	typeref:struct:nvme_zns_lbaf[16]
lbas_per_zrwa	zns_ftl.h	/^	uint32_t lbas_per_zrwa;$/;"	m	struct:znsparams	typeref:typename:uint32_t
lbas_per_zrwafg	zns_ftl.h	/^	uint32_t lbas_per_zrwafg;$/;"	m	struct:znsparams	typeref:typename:uint32_t
lbat	nvme_zns.h	/^			__le32 lbat : 16; \/\/logical block application tag$/;"	m	struct:nvme_zone_append::__anon80cdf04b110a::__anon80cdf04b1208	typeref:typename:__le32:16
lbatm	nvme_zns.h	/^			__le32 lbatm : 16; \/\/ logical block application tag mask$/;"	m	struct:nvme_zone_append::__anon80cdf04b110a::__anon80cdf04b1208	typeref:typename:__le32:16
lbnc	pci.h	/^		u32 lbnc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:1
length	kv_ftl.h	/^	size_t length;$/;"	m	struct:mapping_entry	typeref:typename:size_t
length	nvme.h	/^	__le16 length;$/;"	m	struct:nvme_rw_command	typeref:typename:__le16
lid	nvme.h	/^	__u8 lid;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8
line	conv_ftl.h	/^struct line {$/;"	s
line_mgmt	conv_ftl.h	/^struct line_mgmt {$/;"	s
lines	conv_ftl.h	/^	struct line *lines;$/;"	m	struct:line_mgmt	typeref:struct:line *
list	conv_ftl.h	/^	struct list_head list;     $/;"	m	struct:__anon2c6bbcf60108	typeref:struct:list_head
list_elem	nvmev.h	/^	struct list_head list_elem;$/;"	m	struct:nvmev_dev	typeref:struct:list_head
lists	pci.h	/^			u32 lists : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:1
lm	conv_ftl.h	/^	struct line_mgmt lm;$/;"	m	struct:conv_ftl	typeref:struct:line_mgmt
load_conv_configs	ssd_config.c	/^void load_conv_configs(struct ftl_configs *ftl_cfgs)$/;"	f	typeref:typename:void
load_device	save_load.c	/^int load_device(struct nvmev_dev *nvmev_vdev,const char * root)$/;"	f	typeref:typename:int
load_kv_configs	ssd_config.c	/^void load_kv_configs(struct ftl_configs *ftl_cfgs)$/;"	f	typeref:typename:void
load_simple_configs	ssd_config.c	/^void load_simple_configs(struct ftl_configs *ftl_cfgs)$/;"	f	typeref:typename:void
load_zns_configs	ssd_config.c	/^void load_zns_configs(struct ftl_configs *ftl_cfgs)$/;"	f	typeref:typename:void
lock	dma.c	/^	struct mutex lock;$/;"	m	struct:ioat_dma_info	typeref:struct:mutex	file:
lock	ssd.h	/^	spinlock_t lock;$/;"	m	struct:buffer	typeref:typename:spinlock_t
lpa	nvme.h	/^	__u8 lpa;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
lpn_to_zone	zns_ftl.h	/^static inline uint32_t lpn_to_zone(struct zns_ftl *zns_ftl, uint64_t lpn)$/;"	f	typeref:typename:uint32_t
lpo	nvme.h	/^		__le64 lpo;$/;"	m	union:nvme_get_log_page_command::__anon110b3eb10a0a	typeref:typename:__le64
lpol	nvme.h	/^			__le32 lpol;$/;"	m	struct:nvme_get_log_page_command::__anon110b3eb10a0a::__anon110b3eb10b08	typeref:typename:__le32
lpou	nvme.h	/^			__le32 lpou;$/;"	m	struct:nvme_get_log_page_command::__anon110b3eb10a0a::__anon110b3eb10b08	typeref:typename:__le32
lr	nvme_zns.h	/^			__le32 lr : 1; \/\/limited retry$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:1
lsp	nvme.h	/^	__u8 lsp; \/* upper 4 bits reserved *\/$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8
ltrme	pci.h	/^		u32 ltrme : 1;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:1
ltrs	pci.h	/^		u32 ltrs : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
lun	conv_ftl.h	/^	int lun;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:int
lun	conv_ftl.h	/^	int lun;$/;"	m	struct:rewrite_pointer	typeref:typename:int
lun	conv_ftl.h	/^	uint32_t lun;$/;"	m	struct:write_pointer	typeref:typename:uint32_t
lun	ssd.h	/^			uint64_t lun : LUN_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
lun	ssd.h	/^	struct nand_lun *lun;$/;"	m	struct:ssd_channel	typeref:struct:nand_lun *
luns_per_ch	ssd.h	/^	int luns_per_ch; \/* # of LUNs per channel *\/$/;"	m	struct:ssdparams	typeref:typename:int
ma	pci.h	/^	} ma;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7170f08
major	nvmev.h	/^	unsigned int major;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
mapped	nvmev.h	/^	void *mapped;$/;"	m	struct:nvmev_ns	typeref:typename:void *
mapped_ppa	check_phfrag.c	/^static inline bool mapped_ppa(struct ppa *ppa)$/;"	f	typeref:typename:bool	file:
mapped_ppa	conv_ftl.c	/^static inline bool mapped_ppa(struct ppa *ppa)$/;"	f	typeref:typename:bool	file:
mapping_entry	kv_ftl.h	/^struct mapping_entry {$/;"	s
maptbl	conv_ftl.h	/^	struct ppa *maptbl; \/* page level mapping table *\/$/;"	m	struct:conv_ftl	typeref:struct:ppa *
mar	nvme_zns.h	/^	__le32 mar; \/\/ maximum active resources$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32
mark_block_free	conv_ftl.c	/^static void mark_block_free(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
mark_line_free	conv_ftl.c	/^static void mark_line_free(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
mark_page_invalid	conv_ftl.c	/^static void mark_page_invalid(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
mark_page_valid	conv_ftl.c	/^static void mark_page_valid(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
max_ch_xfer_size	ssd.h	/^	int max_ch_xfer_size;$/;"	m	struct:ssdparams	typeref:typename:int
max_channels	dma.c	/^	unsigned int max_channels;$/;"	m	struct:ioat_dma_params	typeref:typename:unsigned int	file:
max_channels	dma.c	/^static unsigned int max_channels;$/;"	v	typeref:typename:unsigned int	file:
max_con	nvmev.h	/^	int max_con;$/;"	m	struct:nvmev_dev	typeref:typename:int
max_con	nvmev.h	/^	int max_con;$/;"	m	struct:params	typeref:typename:int
max_con	ssd.h	/^	int max_con;$/;"	m	struct:ssdparams	typeref:typename:int
max_con	ssd_config.h	/^	int max_con;$/;"	m	struct:ftl_configs	typeref:typename:int
max_credits	channel_model.h	/^	uint32_t max_credits;$/;"	m	struct:channel_model	typeref:typename:uint32_t
max_cstime_vs_ioclock	ssd.c	/^uint64_t max_cstime_vs_ioclock(uint64_t cmd_stime, struct ssd *ssd)$/;"	f	typeref:typename:uint64_t
max_nr_in_flight	nvmev.h	/^	unsigned int max_nr_in_flight;$/;"	m	struct:nvmev_sq_stat	typeref:typename:unsigned int
max_power	nvme.h	/^	__le16 max_power; \/* centiwatts *\/$/;"	m	struct:nvme_id_power_state	typeref:typename:__le16
mc	nvme.h	/^	__u8 mc;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
mc	pci.h	/^	} mc;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7170e08
mcbtm	pci.h	/^		u32 mcbtm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
mcbts	pci.h	/^		u32 mcbts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
mcbtsev	pci.h	/^		u32 mcbtsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
md	pci.h	/^	} md;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7171108
mdts	nvme.h	/^	__u8 mdts;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
mdts	nvmev.h	/^	unsigned int mdts;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
media_errors	nvme.h	/^	__u8 media_errors[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
meetp	pci.h	/^		u32 meetp : 2;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:2
mem_offset	kv_ftl.h	/^	size_t mem_offset;$/;"	m	struct:mapping_entry	typeref:typename:size_t
memmap_size	nvmev.h	/^	unsigned long memmap_size; \/\/ byte$/;"	m	struct:nvmev_config	typeref:typename:unsigned long
memmap_size	nvmev.h	/^	unsigned long memmap_size;$/;"	m	struct:params	typeref:typename:unsigned long
memmap_start	nvmev.h	/^	unsigned long memmap_start; \/\/ byte$/;"	m	struct:nvmev_config	typeref:typename:unsigned long
memmap_start	nvmev.h	/^	unsigned long memmap_start;$/;"	m	struct:params	typeref:typename:unsigned long
metadata	nvme.h	/^	__le64 metadata;$/;"	m	struct:nvme_common_command	typeref:typename:__le64
metadata	nvme.h	/^	__le64 metadata;$/;"	m	struct:nvme_rw_command	typeref:typename:__le64
metadata	nvme_zns.h	/^	__le64 metadata;$/;"	m	struct:nvme_zone_append	typeref:typename:__le64
metadata	nvme_zns.h	/^	__le64 metadata;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le64
metadata	nvme_zns.h	/^	__le64 metadata;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le64
mfd	pci.h	/^		u8 mfd : 1;$/;"	m	struct:pci_header::__anon1021c7170508	typeref:typename:u8:1
mgnt	pci.h	/^	u8 mgnt;$/;"	m	struct:pci_header	typeref:typename:u8
mhrc	pci.h	/^		u32 mhrc : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
mhre	pci.h	/^		u32 mhre : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
mic	nvme.h	/^	__u8 mic;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
mid	pci.h	/^	} mid;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7170d08
mjr	pci.h	/^			u16 mjr;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172c0a::__anon1021c7172d08	typeref:typename:u16
mlat	pci.h	/^	u8 mlat;$/;"	m	struct:pci_header	typeref:typename:u8
mlbar	pci.h	/^	} mlbar;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170708
mlt	pci.h	/^	u8 mlt;$/;"	m	struct:pci_header	typeref:typename:u8
mlw	pci.h	/^		u32 mlw : 6;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:6
mmask	pci.h	/^	} mmask;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7171208
mn	nvme.h	/^	char mn[40];$/;"	m	struct:nvme_id_ctrl	typeref:typename:char[40]
mnr	pci.h	/^			u8 mnr;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172c0a::__anon1021c7172d08	typeref:typename:u8
mor	nvme_zns.h	/^	__le32 mor; \/\/ maximum open resources$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32
mpba	pci.h	/^	} mpba;$/;"	m	struct:pci_msix_cap	typeref:struct:pci_msix_cap::__anon1021c7171708
mpend	pci.h	/^	} mpend;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7171308
mps	pci.h	/^			u16 mps : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:4
mps	pci.h	/^		u16 mps : 3;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:3
mps	pci.h	/^		u32 mps : 3;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:3
mpsmax	pci.h	/^			u16 mpsmax : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:4
mpsmin	pci.h	/^			u16 mpsmin : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:4
mqes	pci.h	/^			u16 mqes;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16
mrrs	pci.h	/^		u16 mrrs : 3;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:3
ms	nvme.h	/^	__le16 ms;$/;"	m	struct:nvme_lbaf	typeref:typename:__le16
mse	pci.h	/^		u8 mse : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
msix_table	nvmev.h	/^	void __iomem *msix_table;$/;"	m	struct:nvmev_dev	typeref:typename:void __iomem *
msixcap	nvmev.h	/^	struct pci_msix_cap *msixcap;$/;"	m	struct:nvmev_dev	typeref:struct:pci_msix_cap *
mtab	pci.h	/^	} mtab;$/;"	m	struct:pci_msix_cap	typeref:struct:pci_msix_cap::__anon1021c7171608
mtm	pci.h	/^		u32 mtm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
mts	pci.h	/^		u32 mts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
mtsev	pci.h	/^		u32 mtsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
mua	pci.h	/^	} mua;$/;"	m	struct:pci_msi_cap	typeref:struct:pci_msi_cap::__anon1021c7171008
mulbar	pci.h	/^	u32 mulbar;$/;"	m	struct:pci_header	typeref:typename:u32
mwie	pci.h	/^		u8 mwie : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
mxc	pci.h	/^	} mxc;$/;"	m	struct:pci_msix_cap	typeref:struct:pci_msix_cap::__anon1021c7171508
mxe	pci.h	/^		u16 mxe : 1;$/;"	m	struct:pci_msix_cap::__anon1021c7171508	typeref:typename:u16:1
mxid	pci.h	/^	} mxid;$/;"	m	struct:pci_msix_cap	typeref:struct:pci_msix_cap::__anon1021c7171408
nabo	nvme.h	/^	__le16 nabo;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
nabsn	nvme.h	/^	__le16 nabsn;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
nabspf	nvme.h	/^	__le16 nabspf;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
nacwu	nvme.h	/^	__le16 nacwu;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
name	nvmev.h	/^	char *name;$/;"	m	struct:params	typeref:typename:char *
nand_block	ssd.h	/^struct nand_block {$/;"	s
nand_cmd	ssd.h	/^struct nand_cmd {$/;"	s
nand_lun	ssd.h	/^struct nand_lun {$/;"	s
nand_page	ssd.h	/^struct nand_page {$/;"	s
nand_plane	ssd.h	/^struct nand_plane {$/;"	s
nand_sec_status_t	ssd.h	/^typedef int nand_sec_status_t;$/;"	t	typeref:typename:int
nawun	nvme.h	/^	__le16 nawun;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
nawupf	nvme.h	/^	__le16 nawupf;$/;"	m	struct:nvme_id_ns	typeref:typename:__le16
nblks	ssd.h	/^	int nblks;$/;"	m	struct:nand_plane	typeref:typename:int
ncap	nvme.h	/^	__le64 ncap;$/;"	m	struct:nvme_id_ns	typeref:typename:__le64
nchs	ssd.h	/^	int nchs; \/* # of channels in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:int
new_mapping_entry	kv_ftl.c	/^static unsigned int new_mapping_entry(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd,$/;"	f	typeref:typename:unsigned int	file:
new_mapping_entry_by_key	kv_ftl.c	/^static unsigned int new_mapping_entry_by_key(struct kv_ftl *kv_ftl, unsigned char *key, int key_/;"	f	typeref:typename:unsigned int	file:
next	nvmev.h	/^	unsigned int next, prev;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
next	pci.h	/^		u8 next;$/;"	m	struct:pci_msix_cap::__anon1021c7171408	typeref:typename:u8
next	pci.h	/^		u8 next;$/;"	m	struct:pci_pm_cap::__anon1021c7170a08	typeref:typename:u8
next	pci.h	/^		u8 next;$/;"	m	struct:pcie_cap::__anon1021c7171808	typeref:typename:u8
next	pci.h	/^	u16 next : 12;$/;"	m	struct:pci_ext_cap	typeref:typename:u16:12
next_lun_avail_time	ssd.h	/^	uint64_t next_lun_avail_time;$/;"	m	struct:nand_lun	typeref:typename:uint64_t
next_pln_avail_time	ssd.h	/^	uint64_t next_pln_avail_time;$/;"	m	struct:nand_plane	typeref:typename:uint64_t
next_process_lpn	conv_ftl.h	/^	uint64_t next_process_lpn;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
next_slot	kv_ftl.h	/^	unsigned int next_slot;$/;"	m	struct:mapping_entry	typeref:typename:unsigned int
nfed	pci.h	/^		u16 nfed : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
nfere	pci.h	/^		u16 nfere : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
nguid	nvme.h	/^	__u8 nguid[16];$/;"	m	struct:nvme_id_ns	typeref:typename:__u8[16]
nid	nvme.h	/^	__u8 nid[4092];$/;"	m	struct:nvme_id_ns_desc	typeref:typename:__u8[4092]
nidl	nvme.h	/^	__u8 nidl; \/\/namespace id length$/;"	m	struct:nvme_id_ns_desc	typeref:typename:__u8
nidt	nvme.h	/^	__u8 nidt; \/\/namespace id type$/;"	m	struct:nvme_id_ns_desc	typeref:typename:__u8
nlb	nvme.h	/^	__le32 nlb;$/;"	m	struct:nvme_dsm_range	typeref:typename:__le32
nlb	nvme.h	/^	__u64 nlb;$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u64
nlbaf	nvme.h	/^	__u8 nlbaf;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
nluns	ssd.h	/^	int nluns;$/;"	m	struct:ssd_channel	typeref:typename:int
nlw	pci.h	/^		u16 nlw : 6;$/;"	m	struct:pcie_cap::__anon1021c7171f08	typeref:typename:u16:6
nmic	nvme.h	/^	__u8 nmic;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
nn	nvme.h	/^	__le32 nn;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
node	dma.c	/^	struct list_head node;$/;"	m	struct:ioat_dma_chan	typeref:struct:list_head	file:
npgs	ssd.h	/^	int npgs;$/;"	m	struct:nand_block	typeref:typename:int
npls	ssd.h	/^	int npls;$/;"	m	struct:nand_lun	typeref:typename:int
nprpr	pci.h	/^		u32 nprpr : 1;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:1
npss	nvme.h	/^	__u8 npss;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
nr	nvme.h	/^	__le32 nr;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__le32
nr_active_zones	zns_ftl.h	/^	uint32_t nr_active_zones;$/;"	m	struct:znsparams	typeref:typename:uint32_t
nr_channels	dma.c	/^	unsigned int nr_channels;$/;"	m	struct:ioat_dma_info	typeref:typename:unsigned int	file:
nr_cq	nvmev.h	/^	unsigned int nr_cq;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
nr_dev	nvmev.h	/^	unsigned int nr_dev;$/;"	m	struct:nvmev	typeref:typename:unsigned int
nr_dispatch	nvmev.h	/^	unsigned int nr_dispatch;$/;"	m	struct:nvmev_sq_stat	typeref:typename:unsigned int
nr_dispatched	nvmev.h	/^	unsigned int nr_dispatched;$/;"	m	struct:nvmev_sq_stat	typeref:typename:unsigned int
nr_dw	nvme_zns.h	/^	__le32 nr_dw; \/\/ DW 12$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le32
nr_in_flight	nvmev.h	/^	unsigned int nr_in_flight;$/;"	m	struct:nvmev_sq_stat	typeref:typename:unsigned int
nr_io_units	nvmev.h	/^	unsigned int nr_io_units;$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
nr_io_units	nvmev.h	/^	unsigned int nr_io_units;$/;"	m	struct:params	typeref:typename:unsigned int
nr_io_workers	nvmev.h	/^	unsigned int nr_io_workers;$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
nr_lba	nvme_zns.h	/^			__le32 nr_lba : 16;$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:16
nr_ns	nvmev.h	/^	unsigned int nr_ns;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
nr_open_zones	zns_ftl.h	/^	uint32_t nr_open_zones;$/;"	m	struct:znsparams	typeref:typename:uint32_t
nr_parts	nvmev.h	/^	uint32_t nr_parts; \/\/ partitions$/;"	m	struct:nvmev_ns	typeref:typename:uint32_t
nr_sq	nvmev.h	/^	unsigned int nr_sq;$/;"	m	struct:nvmev_dev	typeref:typename:unsigned int
nr_zones	nvme_zns.h	/^	__u64 nr_zones;$/;"	m	struct:zone_report	typeref:typename:__u64
nr_zones	zns_ftl.h	/^	uint32_t nr_zones;$/;"	m	struct:znsparams	typeref:typename:uint32_t
nr_zrwa_zones	zns_ftl.h	/^	uint32_t nr_zrwa_zones;$/;"	m	struct:znsparams	typeref:typename:uint32_t
ns	nvmev.h	/^	struct nvmev_ns *ns;$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_ns *
ns_capacity	ssd_config.h	/^static const uint64_t ns_capacity[] = { NS_CAPACITY_0, NS_CAPACITY_1,$/;"	v	typeref:typename:const uint64_t[]
ns_ssd_type	ssd_config.h	/^static const uint32_t ns_ssd_type[] = { NS_SSD_TYPE_0, NS_SSD_TYPE_1,$/;"	v	typeref:typename:const uint32_t[]
nsecs	ssd.h	/^	int nsecs;$/;"	m	struct:nand_page	typeref:typename:int
nsecs_copy_done	nvmev.h	/^	unsigned long long nsecs_copy_done;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsecs_copy_start	nvmev.h	/^	unsigned long long nsecs_copy_start;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsecs_cq_filled	nvmev.h	/^	unsigned long long nsecs_cq_filled;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsecs_enqueue	nvmev.h	/^	unsigned long long nsecs_enqueue;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsecs_start	nvmev.h	/^	uint64_t nsecs_start;$/;"	m	struct:nvmev_request	typeref:typename:uint64_t
nsecs_start	nvmev.h	/^	unsigned long long nsecs_start;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsecs_target	nvmev.h	/^	uint64_t nsecs_target;$/;"	m	struct:nvmev_result	typeref:typename:uint64_t
nsecs_target	nvmev.h	/^	unsigned long long nsecs_target;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned long long
nsfeat	nvme.h	/^	__u8 nsfeat;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
nsfrst	pci.h	/^		u16 nsfrst : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:1
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_common_command	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_features	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_format_cmd	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_identify	typeref:typename:__le32
nsid	nvme.h	/^	__le32 nsid;$/;"	m	struct:nvme_rw_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__le32 nsid;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__le32
nsid	nvme_kv.h	/^	__u8 nsid; \/\/ DW2 [15:08] Key space ID$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8
nsid	nvme_zns.h	/^	__le32 nsid;$/;"	m	struct:nvme_zone_append	typeref:typename:__le32
nsid	nvme_zns.h	/^	__le32 nsid;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le32
nsid	nvme_zns.h	/^	__le32 nsid;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le32
nssr	nvme.h	/^	__u32 nssr; \/* Subsystem Reset *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
nssr	pci.h	/^	u32 nssr; \/* Subsystem Reset *\/$/;"	m	struct:nvme_ctrl_regs	typeref:typename:u32
nssr	pci.h	/^	uint32_t nssr; \/* Subsystem Reset *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
nssro	pci.h	/^			u32 nssro : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:1
nssrs	pci.h	/^			u16 nssrs : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:1
nsze	nvme.h	/^	__le64 nsze;$/;"	m	struct:nvme_id_ns	typeref:typename:__le64
num_chunk	nvmev.h	/^	long num_chunk;$/;"	m	struct:params	typeref:typename:long
num_err_log_entries	nvme.h	/^	__u8 num_err_log_entries[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
num_list	nvmev.h	/^	long num_list;$/;"	m	struct:nvmev_dev	typeref:typename:long
numd	nvme.h	/^	__le32 numd;$/;"	m	struct:nvme_download_firmware	typeref:typename:__le32
numdl	nvme.h	/^	__le16 numdl;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__le16
numdu	nvme.h	/^	__le16 numdu;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__le16
numzrwa	nvme_zns.h	/^	__le32 numzrwa; \/\/ Maximum ZRWA Resources$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32
nuse	nvme.h	/^	__le64 nuse;$/;"	m	struct:nvme_id_ns	typeref:typename:__le64
nvmcap	nvme.h	/^	__le64 nvmcap[2];$/;"	m	struct:nvme_id_ns	typeref:typename:__le64[2]
nvme_abort_cmd	nvme.h	/^struct nvme_abort_cmd {$/;"	s
nvme_admin_abort_cmd	nvme.h	/^	nvme_admin_abort_cmd = 0x08,$/;"	e	enum:nvme_admin_opcode
nvme_admin_activate_fw	nvme.h	/^	nvme_admin_activate_fw = 0x10,$/;"	e	enum:nvme_admin_opcode
nvme_admin_async_event	nvme.h	/^	nvme_admin_async_event = 0x0c,$/;"	e	enum:nvme_admin_opcode
nvme_admin_create_cq	nvme.h	/^	nvme_admin_create_cq = 0x05,$/;"	e	enum:nvme_admin_opcode
nvme_admin_create_sq	nvme.h	/^	nvme_admin_create_sq = 0x01,$/;"	e	enum:nvme_admin_opcode
nvme_admin_dbbuf	nvme.h	/^	nvme_admin_dbbuf = 0x7C,$/;"	e	enum:nvme_admin_opcode
nvme_admin_delete_cq	nvme.h	/^	nvme_admin_delete_cq = 0x04,$/;"	e	enum:nvme_admin_opcode
nvme_admin_delete_sq	nvme.h	/^	nvme_admin_delete_sq = 0x00,$/;"	e	enum:nvme_admin_opcode
nvme_admin_dev_self_test	nvme.h	/^	nvme_admin_dev_self_test = 0x14,$/;"	e	enum:nvme_admin_opcode
nvme_admin_directive_recv	nvme.h	/^	nvme_admin_directive_recv = 0x1a,$/;"	e	enum:nvme_admin_opcode
nvme_admin_directive_send	nvme.h	/^	nvme_admin_directive_send = 0x19,$/;"	e	enum:nvme_admin_opcode
nvme_admin_download_fw	nvme.h	/^	nvme_admin_download_fw = 0x11,$/;"	e	enum:nvme_admin_opcode
nvme_admin_format_nvm	nvme.h	/^	nvme_admin_format_nvm = 0x80,$/;"	e	enum:nvme_admin_opcode
nvme_admin_get_features	nvme.h	/^	nvme_admin_get_features = 0x0a,$/;"	e	enum:nvme_admin_opcode
nvme_admin_get_lba_status	nvme.h	/^	nvme_admin_get_lba_status = 0x86,$/;"	e	enum:nvme_admin_opcode
nvme_admin_get_log_page	nvme.h	/^	nvme_admin_get_log_page = 0x02,$/;"	e	enum:nvme_admin_opcode
nvme_admin_identify	nvme.h	/^	nvme_admin_identify = 0x06,$/;"	e	enum:nvme_admin_opcode
nvme_admin_keep_alive	nvme.h	/^	nvme_admin_keep_alive = 0x18,$/;"	e	enum:nvme_admin_opcode
nvme_admin_ns_attach	nvme.h	/^	nvme_admin_ns_attach = 0x15,$/;"	e	enum:nvme_admin_opcode
nvme_admin_ns_mgmt	nvme.h	/^	nvme_admin_ns_mgmt = 0x0d,$/;"	e	enum:nvme_admin_opcode
nvme_admin_nvme_mi_recv	nvme.h	/^	nvme_admin_nvme_mi_recv = 0x1e,$/;"	e	enum:nvme_admin_opcode
nvme_admin_nvme_mi_send	nvme.h	/^	nvme_admin_nvme_mi_send = 0x1d,$/;"	e	enum:nvme_admin_opcode
nvme_admin_opcode	nvme.h	/^enum nvme_admin_opcode {$/;"	g
nvme_admin_sanitize_nvm	nvme.h	/^	nvme_admin_sanitize_nvm = 0x84,$/;"	e	enum:nvme_admin_opcode
nvme_admin_security_recv	nvme.h	/^	nvme_admin_security_recv = 0x82,$/;"	e	enum:nvme_admin_opcode
nvme_admin_security_send	nvme.h	/^	nvme_admin_security_send = 0x81,$/;"	e	enum:nvme_admin_opcode
nvme_admin_set_features	nvme.h	/^	nvme_admin_set_features = 0x09,$/;"	e	enum:nvme_admin_opcode
nvme_admin_vendor_start	nvme.h	/^	nvme_admin_vendor_start = 0xC0,$/;"	e	enum:nvme_admin_opcode
nvme_admin_virtual_mgmt	nvme.h	/^	nvme_admin_virtual_mgmt = 0x1c,$/;"	e	enum:nvme_admin_opcode
nvme_bar	nvme.h	/^struct nvme_bar {$/;"	s
nvme_command	nvme.h	/^struct nvme_command {$/;"	s
nvme_common_command	nvme.h	/^struct nvme_common_command {$/;"	s
nvme_completion	nvme.h	/^struct nvme_completion {$/;"	s
nvme_cq	nvmev.h	/^	struct nvme_completion __iomem **nvme_cq;$/;"	m	struct:nvmev_admin_queue	typeref:struct:nvme_completion __iomem **
nvme_create_cq	nvme.h	/^struct nvme_create_cq {$/;"	s
nvme_create_sq	nvme.h	/^struct nvme_create_sq {$/;"	s
nvme_ctrl_regs	pci.h	/^struct nvme_ctrl_regs {$/;"	s
nvme_data_ptr	nvme_kv.h	/^union nvme_data_ptr {$/;"	u
nvme_delete_queue	nvme.h	/^struct nvme_delete_queue {$/;"	s
nvme_download_firmware	nvme.h	/^struct nvme_download_firmware {$/;"	s
nvme_dsm_cmd	nvme.h	/^struct nvme_dsm_cmd {$/;"	s
nvme_dsm_range	nvme.h	/^struct nvme_dsm_range {$/;"	s
nvme_effects_log	nvme.h	/^struct nvme_effects_log {$/;"	s
nvme_features	nvme.h	/^struct nvme_features {$/;"	s
nvme_format_cmd	nvme.h	/^struct nvme_format_cmd {$/;"	s
nvme_get_log_page_command	nvme.h	/^struct nvme_get_log_page_command {$/;"	s
nvme_id_ctrl	nvme.h	/^struct nvme_id_ctrl {$/;"	s
nvme_id_ns	nvme.h	/^struct nvme_id_ns {$/;"	s
nvme_id_ns_desc	nvme.h	/^struct nvme_id_ns_desc {$/;"	s
nvme_id_power_state	nvme.h	/^struct nvme_id_power_state {$/;"	s
nvme_id_zns_ctrl	nvme_zns.h	/^struct nvme_id_zns_ctrl {$/;"	s
nvme_id_zns_ns	nvme_zns.h	/^struct nvme_id_zns_ns {$/;"	s
nvme_identify	nvme.h	/^struct nvme_identify {$/;"	s
nvme_kv_append_command	nvme_kv.h	/^struct nvme_kv_append_command {$/;"	s
nvme_kv_batch_command	nvme_kv.h	/^struct nvme_kv_batch_command {$/;"	s
nvme_kv_command	nvme_kv.h	/^struct nvme_kv_command {$/;"	s
nvme_kv_delete_command	nvme_kv.h	/^struct nvme_kv_delete_command {$/;"	s
nvme_kv_exist_command	nvme_kv.h	/^struct nvme_kv_exist_command {$/;"	s
nvme_kv_iter_read_command	nvme_kv.h	/^struct nvme_kv_iter_read_command {$/;"	s
nvme_kv_iter_req_command	nvme_kv.h	/^struct nvme_kv_iter_req_command {$/;"	s
nvme_kv_iter_req_option	nvme_kv.h	/^enum nvme_kv_iter_req_option {$/;"	g
nvme_kv_retrieve_command	nvme_kv.h	/^struct nvme_kv_retrieve_command {$/;"	s
nvme_kv_store_command	nvme_kv.h	/^struct nvme_kv_store_command {$/;"	s
nvme_lba_format_extension	nvme.h	/^struct nvme_lba_format_extension {$/;"	s
nvme_lba_range_type	nvme.h	/^struct nvme_lba_range_type {$/;"	s
nvme_lbaf	nvme.h	/^struct nvme_lbaf {$/;"	s
nvme_opcode	nvme.h	/^enum nvme_opcode { NVME_OPCODES(ENUM_NVME_OP) };$/;"	g
nvme_opcode_string	nvme.h	/^#define nvme_opcode_string(/;"	d
nvme_reservation_status	nvme.h	/^struct nvme_reservation_status {$/;"	s
nvme_rw_command	nvme.h	/^struct nvme_rw_command {$/;"	s
nvme_smart_log	nvme.h	/^struct nvme_smart_log {$/;"	s
nvme_sq	nvmev.h	/^	struct nvme_command __iomem **nvme_sq;$/;"	m	struct:nvmev_admin_queue	typeref:struct:nvme_command __iomem **
nvme_zns_lbaf	nvme_zns.h	/^struct nvme_zns_lbaf {$/;"	s
nvme_zone_append	nvme_zns.h	/^struct nvme_zone_append {$/;"	s
nvme_zone_mgmt_recv	nvme_zns.h	/^struct nvme_zone_mgmt_recv {$/;"	s
nvme_zone_mgmt_send	nvme_zns.h	/^struct nvme_zone_mgmt_send {$/;"	s
nvmev	main.c	/^struct nvmev *nvmev = NULL;$/;"	v	typeref:struct:nvmev *
nvmev	nvmev.h	/^struct nvmev {$/;"	s
nvmev_admin_queue	nvmev.h	/^struct nvmev_admin_queue {$/;"	s
nvmev_completion_queue	nvmev.h	/^struct nvmev_completion_queue {$/;"	s
nvmev_config	nvmev.h	/^struct nvmev_config {$/;"	s
nvmev_dev	nvmev.h	/^struct nvmev_dev {$/;"	s
nvmev_dispatcher	main.c	/^static int nvmev_dispatcher(void *data)$/;"	f	typeref:typename:int	file:
nvmev_dispatcher	nvmev.h	/^	struct task_struct *nvmev_dispatcher;$/;"	m	struct:nvmev_dev	typeref:struct:task_struct *
nvmev_io_work	nvmev.h	/^struct nvmev_io_work {$/;"	s
nvmev_io_worker	io.c	/^static int nvmev_io_worker(void *data)$/;"	f	typeref:typename:int	file:
nvmev_io_worker	nvmev.h	/^struct nvmev_io_worker {$/;"	s
nvmev_ns	nvmev.h	/^struct nvmev_ns {$/;"	s
nvmev_pci_ops	pci.c	/^static struct pci_ops nvmev_pci_ops = {$/;"	v	typeref:struct:pci_ops	file:
nvmev_pci_read	pci.c	/^int nvmev_pci_read(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val)$/;"	f	typeref:typename:int
nvmev_pci_write	pci.c	/^int nvmev_pci_write(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 _val)$/;"	f	typeref:typename:int
nvmev_proc_admin_cq	admin.c	/^void nvmev_proc_admin_cq(int new_db, int old_db)$/;"	f	typeref:typename:void
nvmev_proc_admin_sq	admin.c	/^void nvmev_proc_admin_sq(int new_db, int old_db, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
nvmev_proc_bars	pci.c	/^void nvmev_proc_bars(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
nvmev_proc_dbs	main.c	/^static void nvmev_proc_dbs(struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void	file:
nvmev_proc_io_cq	io.c	/^void nvmev_proc_io_cq(int cqid, int new_db, int old_db, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:void
nvmev_proc_io_sq	io.c	/^int nvmev_proc_io_sq(int sqid, int new_db, int old_db, struct nvmev_dev *nvmev_vdev)$/;"	f	typeref:typename:int
nvmev_request	nvmev.h	/^struct nvmev_request {$/;"	s
nvmev_result	nvmev.h	/^struct nvmev_result {$/;"	s
nvmev_signal_irq	pci.c	/^void nvmev_signal_irq(struct nvmev_dev *nvmev_vdev, int msi_index)$/;"	f	typeref:typename:void
nvmev_sq_stat	nvmev.h	/^struct nvmev_sq_stat {$/;"	s
nvmev_submission_queue	nvmev.h	/^struct nvmev_submission_queue {$/;"	s
nvscc	nvme.h	/^	__u8 nvscc;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
oacs	nvme.h	/^	__le16 oacs;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
oaes	nvme.h	/^	__le32 oaes;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
obffe	pci.h	/^		u32 obffe : 2;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:2
obffs	pci.h	/^		u32 obffs : 2;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:2
offset	nvme.h	/^	__le32 offset;$/;"	m	struct:nvme_download_firmware	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__le32
offset	nvme_kv.h	/^	__le32 offset;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__le32
ofst	pci.h	/^			u32 ofst : 20;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717380a::__anon1021c7173908	typeref:typename:u32:20
old_bar	nvmev.h	/^	struct __nvme_bar *old_bar;$/;"	m	struct:nvmev_dev	typeref:struct:__nvme_bar *
old_dbs	nvmev.h	/^	u32 *old_dbs;$/;"	m	struct:nvmev_dev	typeref:typename:u32 *
oncs	nvme.h	/^	__le16 oncs;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
oneshotpgs_per_blk	ssd.h	/^	int oneshotpgs_per_blk; \/* # of oneshot pages per block *\/$/;"	m	struct:ssdparams	typeref:typename:int
op_area_pcent	conv_ftl.h	/^	double op_area_pcent;$/;"	m	struct:convparams	typeref:typename:double
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_common_command	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_create_cq	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_create_sq	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_delete_queue	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_download_firmware	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_features	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_format_cmd	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_identify	typeref:typename:__u8
opcode	nvme.h	/^	__u8 opcode;$/;"	m	struct:nvme_rw_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u32 opcode;$/;"	m	struct:kv_batch_data	typeref:typename:__u32
opcode	nvme_kv.h	/^	__u8 opcode; \/\/ DW0  support only 0x81 and 0xA0$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u8
opcode	nvme_kv.h	/^	__u8 opcode;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8
opcode	nvme_zns.h	/^	__u8 opcode;$/;"	m	struct:nvme_zone_append	typeref:typename:__u8
opcode	nvme_zns.h	/^	__u8 opcode;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__u8
opcode	nvme_zns.h	/^	__u8 opcode;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option; \/\/ DW2 [07:00] Option. Follow the command option definition corresponding to the/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u8
option	nvme_kv.h	/^	__u8 option;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8
ozcs	nvme_zns.h	/^	__u16 ozcs; \/\/ optional zoned command support$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u16
p_dev	nvmev.h	/^	struct nvmev_dev *p_dev;$/;"	m	struct:nvmev_ns	typeref:struct:nvmev_dev *
p_ns	ssd.h	/^	struct nvmev_ns *p_ns;$/;"	m	struct:ssd	typeref:struct:nvmev_ns *
paddr_list	io.c	/^static u64 paddr_list[513] = {$/;"	v	typeref:typename:u64[513]	file:
page_counter	conv_ftl.h	/^	uint64_t *page_counter;$/;"	m	struct:conv_ftl	typeref:typename:uint64_t *
params	dma.c	/^	struct ioat_dma_params params;$/;"	m	struct:ioat_dma_info	typeref:struct:ioat_dma_params	file:
params	nvmev.h	/^struct params {$/;"	s
parent_dev	nvmev.h	/^	struct nvmev_dev *parent_dev;$/;"	m	struct:nvmev_io_worker	typeref:struct:nvmev_dev *
parse_command	main.c	/^static void parse_command(char *cmd_line, struct params *p)$/;"	f	typeref:typename:void	file:
parse_to_cmd	main.c	/^static char *parse_to_cmd(char *cmd_line)$/;"	f	typeref:typename:char *	file:
path	nvmev.h	/^	char *path;$/;"	m	struct:params	typeref:typename:char *
payload_format	nvme_kv.h	/^struct payload_format {$/;"	s
pba_pcent	conv_ftl.h	/^	int pba_pcent; \/* (physical space \/ logical space) * 100*\/$/;"	m	struct:convparams	typeref:typename:int
pbao	pci.h	/^		u32 pbao : 29;$/;"	m	struct:pci_msix_cap::__anon1021c7171708	typeref:typename:u32:29
pbir	pci.h	/^		u32 pbir : 3;$/;"	m	struct:pci_msix_cap::__anon1021c7171708	typeref:typename:u32:3
pc	pci.h	/^	} pc;$/;"	m	struct:pci_pm_cap	typeref:struct:pci_pm_cap::__anon1021c7170b08
pci_ext_cap	pci.h	/^struct pci_ext_cap {$/;"	s
pci_ext_cap_aer	pci.h	/^struct pci_ext_cap_aer {$/;"	s
pci_ext_cap_dsn	pci.h	/^struct pci_ext_cap_dsn {$/;"	s
pci_header	pci.h	/^struct pci_header {$/;"	s
pci_id_make	pci.c	/^int pci_id_make = 0;$/;"	v	typeref:typename:int
pci_msi_cap	pci.h	/^struct pci_msi_cap {$/;"	s
pci_msix_cap	pci.h	/^struct pci_msix_cap {$/;"	s
pci_pm_cap	pci.h	/^struct pci_pm_cap {$/;"	s
pci_sysdata	nvmev.h	/^	struct pci_sysdata pci_sysdata;$/;"	m	struct:nvmev_dev	typeref:struct:pci_sysdata
pcie	ssd.h	/^	struct ssd_pcie *pcie;$/;"	m	struct:ssd	typeref:struct:ssd_pcie *
pcie_bandwidth	ssd.h	/^	uint64_t pcie_bandwidth; \/*PCIE Maximum bandwidth in MiB\/s*\/$/;"	m	struct:ssdparams	typeref:typename:uint64_t
pcie_cap	pci.h	/^struct pcie_cap {$/;"	s
pciecap	nvmev.h	/^	struct pcie_cap *pciecap;$/;"	m	struct:nvmev_dev	typeref:struct:pcie_cap *
pcihdr	nvmev.h	/^	struct pci_header *pcihdr;$/;"	m	struct:nvmev_dev	typeref:struct:pci_header *
pdev	nvmev.h	/^	struct pci_dev *pdev;$/;"	m	struct:nvmev_dev	typeref:struct:pci_dev *
pee	pci.h	/^		u8 pee : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
percent_used	nvme.h	/^	__u8 percent_used;$/;"	m	struct:nvme_smart_log	typeref:typename:__u8
perf_model	ssd.h	/^	struct channel_model *perf_model;$/;"	m	struct:ssd_channel	typeref:struct:channel_model *
perf_model	ssd.h	/^	struct channel_model *perf_model;$/;"	m	struct:ssd_pcie	typeref:struct:channel_model *
perform_io_cmd	nvmev.h	/^	unsigned int (*perform_io_cmd)(struct nvmev_ns *ns, struct nvme_command *cmd,$/;"	m	struct:nvmev_ns	typeref:typename:unsigned int (*)(struct nvmev_ns * ns,struct nvme_command * cmd,uint32_t * status)
pf	pci.h	/^		u32 pf : 1;$/;"	m	struct:pci_header::__anon1021c7170708	typeref:typename:u32:1
pfe	pci.h	/^		u16 pfe : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
pfs	pci.h	/^		u32 pfs : 2;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:2
pg	conv_ftl.h	/^	uint32_t pg;$/;"	m	struct:write_pointer	typeref:typename:uint32_t
pg	ssd.h	/^			uint64_t pg : PAGE_BITS; \/\/ pg == 4KB$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
pg	ssd.h	/^	struct nand_page *pg;$/;"	m	struct:nand_block	typeref:struct:nand_page *
pg_4kb_rd_lat	ssd.h	/^	int pg_4kb_rd_lat$/;"	m	struct:ssdparams	typeref:typename:int[]
pg_rd_lat	ssd.h	/^	int pg_rd_lat[MAX_CELL_TYPES]; \/* NAND page read latency in nanoseconds. sensing time (tR) *\/$/;"	m	struct:ssdparams	typeref:typename:int[]
pg_wr_lat	ssd.h	/^	int pg_wr_lat; \/* NAND page program latency in nanoseconds. pgm time (tPROG)*\/$/;"	m	struct:ssdparams	typeref:typename:int
pgs_per_blk	ssd.h	/^	int pgs_per_blk; \/* # of pages per block *\/$/;"	m	struct:ssdparams	typeref:typename:int
pgs_per_ch	ssd.h	/^	unsigned long pgs_per_ch; \/* # of pages per channel *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
pgs_per_flashpg	ssd.h	/^	int pgs_per_flashpg; \/* # of pgs per flash page *\/$/;"	m	struct:ssdparams	typeref:typename:int
pgs_per_line	ssd.h	/^	unsigned long pgs_per_line;$/;"	m	struct:ssdparams	typeref:typename:unsigned long
pgs_per_lun	ssd.h	/^	unsigned long pgs_per_lun; \/* # of pages per LUN (Die) *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
pgs_per_oneshotpg	ssd.h	/^	int pgs_per_oneshotpg; \/* # of pgs per oneshot page *\/$/;"	m	struct:ssdparams	typeref:typename:int
pgs_per_pl	ssd.h	/^	unsigned long pgs_per_pl; \/* # of pages per plane *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
pgsz	ssd.h	/^	int pgsz; \/* mapping unit size in bytes*\/$/;"	m	struct:ssdparams	typeref:typename:int
phase	nvmev.h	/^	int phase;$/;"	m	struct:nvmev_admin_queue	typeref:typename:int
phase	nvmev.h	/^	int phase;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
phfrag_check	check_phfrag.c	/^bool phfrag_check(struct nvmev_dev * dev){$/;"	f	typeref:typename:bool
phfrag_checking	main.c	/^static struct kobj_attribute phfrag_checking = __ATTR(phfrag, 0664, __sysfs_show, __sysfs_store)/;"	v	typeref:struct:kobj_attribute	file:
phfrag_cleaner	conv_ftl.c	/^struct rewrite_pointer * phfrag_cleaner(struct nvmev_ns *ns, uint64_t start_lpn,uint64_t end_lpn/;"	f	typeref:struct:rewrite_pointer *
phys_contig	nvmev.h	/^	bool phys_contig;$/;"	m	struct:nvmev_completion_queue	typeref:typename:bool
phys_contig	nvmev.h	/^	bool phys_contig;$/;"	m	struct:nvmev_submission_queue	typeref:typename:bool
pi	pci.h	/^		u8 pi;$/;"	m	struct:pci_header::__anon1021c7170408	typeref:typename:u8
pid	pci.h	/^	} pid;$/;"	m	struct:pci_pm_cap	typeref:struct:pci_pm_cap::__anon1021c7170a08
piremap	nvme_zns.h	/^			__le32 piremap : 1; \/\/protection information remap$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:1
pl	conv_ftl.h	/^	uint32_t pl;$/;"	m	struct:write_pointer	typeref:typename:uint32_t
pl	ssd.h	/^			uint64_t pl : PL_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
pl	ssd.h	/^	struct nand_plane *pl;$/;"	m	struct:nand_lun	typeref:struct:nand_plane *
pls_per_ch	ssd.h	/^	unsigned long pls_per_ch; \/* # of planes per channel *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
pls_per_lun	ssd.h	/^	int pls_per_lun; \/* # of planes per LUN (Die) *\/$/;"	m	struct:ssdparams	typeref:typename:int
pmcap	nvmev.h	/^	struct pci_pm_cap *pmcap;$/;"	m	struct:nvmev_dev	typeref:struct:pci_pm_cap *
pmcs	pci.h	/^	} pmcs;$/;"	m	struct:pci_pm_cap	typeref:struct:pci_pm_cap::__anon1021c7170c08
pmec	pci.h	/^		u16 pmec : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:1
pmee	pci.h	/^		u16 pmee : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:1
pmes	pci.h	/^		u16 pmes : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:1
pn	pci.h	/^		u32 pn : 8;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:8
polled	dma.c	/^	bool polled;$/;"	m	struct:ioat_dma_params	typeref:typename:bool	file:
polled	dma.c	/^static bool polled = true;$/;"	v	typeref:typename:bool	file:
pos	conv_ftl.h	/^	size_t pos;$/;"	m	struct:line	typeref:typename:size_t
power_cycles	nvme.h	/^	__u8 power_cycles[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
power_on_hours	nvme.h	/^	__u8 power_on_hours[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
pp	pci.h	/^			u32 pp : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:1
ppa	ssd.h	/^		uint64_t ppa;$/;"	m	union:ppa::__anon1060c165050a	typeref:typename:uint64_t
ppa	ssd.h	/^	struct ppa *ppa;$/;"	m	struct:nand_cmd	typeref:struct:ppa *
ppa	ssd.h	/^struct ppa {$/;"	s
ppa2pgidx	conv_ftl.c	/^static uint64_t ppa2pgidx(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:uint64_t	file:
preempt	conv_ftl.h	/^	bool preempt;$/;"	m	struct:rewrite_pointer	typeref:typename:bool
prefix	nvme_kv.h	/^	unsigned int prefix;$/;"	m	struct:kv_iter_context	typeref:typename:unsigned int
prepare_write_pointer	conv_ftl.c	/^static void prepare_write_pointer(struct conv_ftl *conv_ftl, uint32_t io_type)$/;"	f	typeref:typename:void	file:
prev	nvmev.h	/^	unsigned int next, prev;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
printfo	nvme_zns.h	/^			__le32 printfo : 4; \/\/protection information field$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:4
priority	nvmev.h	/^	int priority;$/;"	m	struct:nvmev_submission_queue	typeref:typename:int
proc_io_cmd	nvmev.h	/^	bool (*proc_io_cmd)(struct nvmev_ns *ns, struct nvmev_request *req,$/;"	m	struct:nvmev_ns	typeref:typename:bool (*)(struct nvmev_ns * ns,struct nvmev_request * req,struct nvmev_result * ret,struct nvmev_dev * nvmev_vdev)
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_common_command	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_create_cq	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_create_sq	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_download_firmware	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_features	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_identify	typeref:typename:__le64
prp1	nvme.h	/^	__le64 prp1;$/;"	m	struct:nvme_rw_command	typeref:typename:__le64
prp1	nvme_kv.h	/^		__le64 prp1;$/;"	m	struct:nvme_data_ptr::__anon9f05df310108	typeref:typename:__le64
prp1	nvme_zns.h	/^	__le64 prp1;$/;"	m	struct:nvme_zone_append	typeref:typename:__le64
prp1	nvme_zns.h	/^	__le64 prp1;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le64
prp1	nvme_zns.h	/^	__le64 prp1;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_common_command	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_download_firmware	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_features	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_identify	typeref:typename:__le64
prp2	nvme.h	/^	__le64 prp2;$/;"	m	struct:nvme_rw_command	typeref:typename:__le64
prp2	nvme_kv.h	/^		__le64 prp2;$/;"	m	struct:nvme_data_ptr::__anon9f05df310108	typeref:typename:__le64
prp2	nvme_zns.h	/^	__le64 prp2;$/;"	m	struct:nvme_zone_append	typeref:typename:__le64
prp2	nvme_zns.h	/^	__le64 prp2;$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le64
prp2	nvme_zns.h	/^	__le64 prp2;$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le64
prp_address	admin.c	/^#define prp_address(/;"	d	file:
prp_address_offset	admin.c	/^#define prp_address_offset(/;"	d	file:
ps	pci.h	/^		u16 ps : 2;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:2
psd	nvme.h	/^	struct nvme_id_power_state psd[32];$/;"	m	struct:nvme_id_ctrl	typeref:struct:nvme_id_power_state[32]
psup	pci.h	/^		u16 psup : 5;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:5
ptm	pci.h	/^		u32 ptm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ptpls	nvme.h	/^	__u8 ptpls;$/;"	m	struct:nvme_reservation_status	typeref:typename:__u8
pts	pci.h	/^		u32 pts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
ptsev	pci.h	/^		u32 ptsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
pxcap	pci.h	/^	} pxcap;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171908
pxdc	pci.h	/^	} pxdc;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171b08
pxdc2	pci.h	/^	} pxdc2;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7172108
pxdcap	pci.h	/^	} pxdcap;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171a08
pxdcap2	pci.h	/^	} pxdcap2;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7172008
pxds	pci.h	/^	} pxds;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171c08
pxid	pci.h	/^	} pxid;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171808
pxlc	pci.h	/^	} pxlc;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171e08
pxlcap	pci.h	/^	} pxlcap;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171d08
pxls	pci.h	/^	} pxls;$/;"	m	struct:pcie_cap	typeref:struct:pcie_cap::__anon1021c7171f08
qid	nvme.h	/^	__le16 qid;$/;"	m	struct:nvme_delete_queue	typeref:typename:__le16
qid	nvmev.h	/^	int qid;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
qid	nvmev.h	/^	int qid;$/;"	m	struct:nvmev_submission_queue	typeref:typename:int
qsize	nvme.h	/^	__le16 qsize;$/;"	m	struct:nvme_create_cq	typeref:typename:__le16
qsize	nvme.h	/^	__le16 qsize;$/;"	m	struct:nvme_create_sq	typeref:typename:__le16
queue_size	nvmev.h	/^	int queue_size;$/;"	m	struct:nvmev_completion_queue	typeref:typename:int
queue_size	nvmev.h	/^	int queue_size;$/;"	m	struct:nvmev_submission_queue	typeref:typename:int
rab	nvme.h	/^	__u8 rab;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
rcb	pci.h	/^		u16 rcb : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
rcsts	nvme.h	/^		__u8 rcsts;$/;"	m	struct:nvme_reservation_status::__anon110b3eb10908	typeref:typename:__u8
rds	pci.h	/^			u32 rds : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:1
rdy	pci.h	/^			u32 rdy : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:1
read_delay	nvmev.h	/^	unsigned int read_delay; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
read_delay	nvmev.h	/^	unsigned int read_delay;$/;"	m	struct:params	typeref:typename:unsigned int
read_lat	nvme.h	/^	__u8 read_lat;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
read_time	nvmev.h	/^	unsigned int read_time; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
read_time	nvmev.h	/^	unsigned int read_time;$/;"	m	struct:params	typeref:typename:unsigned int
read_times_attr	main.c	/^static struct kobj_attribute read_times_attr =$/;"	v	typeref:struct:kobj_attribute	file:
read_tput	nvme.h	/^	__u8 read_tput;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
read_trailing	nvmev.h	/^	unsigned int read_trailing; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
read_trailing	nvmev.h	/^	unsigned int read_trailing;$/;"	m	struct:params	typeref:typename:unsigned int
reftag	nvme.h	/^	__le32 reftag;$/;"	m	struct:nvme_rw_command	typeref:typename:__le32
regctl	nvme.h	/^	__u8 regctl[2];$/;"	m	struct:nvme_reservation_status	typeref:typename:__u8[2]
regctl_ds	nvme.h	/^	} regctl_ds[];$/;"	m	struct:nvme_reservation_status	typeref:struct:nvme_reservation_status::__anon110b3eb10908[]
release_zone_resource	zns_ftl.h	/^static inline void release_zone_resource(struct zns_ftl *zns_ftl, uint32_t type)$/;"	f	typeref:typename:void
rem	pci.h	/^		u32 rem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
remaining	ssd.h	/^	size_t remaining;$/;"	m	struct:buffer	typeref:typename:size_t
remove_ftl_shortcut	conv_ftl.c	/^void remove_ftl_shortcut(struct conv_ftl *conv_ftls, uint64_t nr_parts){$/;"	f	typeref:typename:void
remove_lines	conv_ftl.c	/^static void remove_lines(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
remove_maptbl	conv_ftl.c	/^static void remove_maptbl(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
remove_rmap	conv_ftl.c	/^static void remove_rmap(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:void	file:
report_buffer	zns_ftl.h	/^	struct zone_report *report_buffer;$/;"	m	struct:zns_ftl	typeref:struct:zone_report *
request_channels	dma.c	/^static void request_channels(struct ioat_dma_info *info, enum dma_transaction_type type)$/;"	f	typeref:typename:void	file:
rer	pci.h	/^		u32 rer : 1;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:1
res	pci.h	/^		u32 res : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
res_infos	zns_ftl.h	/^	struct zone_resource_info res_infos[RES_TYPE_COUNT];$/;"	m	struct:zns_ftl	typeref:struct:zone_resource_info[]
rescap	nvme.h	/^	__u8 rescap;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
reserved	nvme_kv.h	/^	__u8 reserved[384];$/;"	m	struct:batch_cmd_head	typeref:typename:__u8[384]
reserved	nvme_kv.h	/^	__u8 reserved[ALIGN_LEN];$/;"	m	struct:sub_cmd_head	typeref:typename:__u8[]
reserved	nvme_zns.h	/^			__u16 reserved : 15;$/;"	m	struct:nvme_zone_mgmt_recv::__anon80cdf04b090a::__anon80cdf04b0a08	typeref:typename:__u16:15
reserved	nvme_zns.h	/^	__le32 reserved; \/\/ DW 12 Not used.$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le32
reserved	nvme_zns.h	/^	__u32 reserved;$/;"	m	struct:zone_descriptor	typeref:typename:__u32
reservedDw0	nvme_kv.h	/^	__u8 reservedDw0[2]; \/\/ DW0 [31:16] Reserved$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8[2]
reservedDw2	nvme_kv.h	/^	__u8 reservedDw2[2]; \/\/ DW2 [31:16] Reserved$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u8[2]
result	dma.c	/^static void result(const char *err, unsigned int n, dma_addr_t src_addr, dma_addr_t dst_addr,$/;"	f	typeref:typename:void	file:
result0	nvme.h	/^	__le32 result0; \/* Used by admin commands to return data *\/$/;"	m	struct:nvme_completion	typeref:typename:__le32
result0	nvmev.h	/^	unsigned int result0;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
result1	nvme.h	/^	__le32 result1;$/;"	m	struct:nvme_completion	typeref:typename:__le32
result1	nvmev.h	/^	unsigned int result1;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
resv	nvme.h	/^	__u8 resv[2048];$/;"	m	struct:nvme_effects_log	typeref:typename:__u8[2048]
resv	nvme_zns.h	/^	__u8 resv[7];$/;"	m	struct:nvme_zns_lbaf	typeref:typename:__u8[7]
resv	pci.h	/^		u16 resv : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:1
resv10	nvme.h	/^	__u8 resv10[13];$/;"	m	struct:nvme_reservation_status	typeref:typename:__u8[13]
resv3	nvme.h	/^		__u8 resv3[5];$/;"	m	struct:nvme_reservation_status::__anon110b3eb10908	typeref:typename:__u8[5]
resv5	nvme.h	/^	__u8 resv5[2];$/;"	m	struct:nvme_reservation_status	typeref:typename:__u8[2]
rewrite_pointer	conv_ftl.h	/^struct rewrite_pointer {$/;"	s
rid	pci.h	/^	u8 rid;$/;"	m	struct:pci_header	typeref:typename:u8
rkey	nvme.h	/^		__le64 rkey;$/;"	m	struct:nvme_reservation_status::__anon110b3eb10908	typeref:typename:__le64
rma	pci.h	/^		u8 rma : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
rmap	conv_ftl.h	/^	uint64_t *rmap; \/* reverse mapptbl, assume it's stored in OOB *\/$/;"	m	struct:conv_ftl	typeref:typename:uint64_t *
rom	pci.h	/^		u32 rom : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ros	pci.h	/^		u32 ros : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
rosev	pci.h	/^		u32 rosev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
rp	nvme.h	/^	__u8 rp;$/;"	m	struct:nvme_lbaf	typeref:typename:__u8
rrl	nvme_zns.h	/^	__le32 rrl;$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32
rrls	nvme.h	/^	__le16 rrls;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
rrm	pci.h	/^		u32 rrm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
rrs	pci.h	/^		u32 rrs : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
rsv	nvme.h	/^	__u8 rsv[56];$/;"	m	struct:nvme_lba_format_extension	typeref:typename:__u8[56]
rsv	ssd.h	/^			uint64_t rsv : RSB_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650608	typeref:typename:uint64_t
rsv	ssd.h	/^			uint64_t rsv : RSB_BITS;$/;"	m	struct:ppa::__anon1060c165050a::__anon1060c1650708	typeref:typename:uint64_t
rsv1	nvme_zns.h	/^	__le32 rsv1[6];$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le32[6]
rsv2	nvme_zns.h	/^	__u8 rsv2[2763];$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u8[2763]
rsv3	nvme_zns.h	/^	__u8 rsv3[768];$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u8[768]
rsvd	nvme.h	/^	__u8 rsvd[2];$/;"	m	struct:nvme_id_ns_desc	typeref:typename:__u8[2]
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u64
rsvd	nvme_kv.h	/^	__u64 rsvd[2];$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u64[2]
rsvd	nvme_kv.h	/^	__u64 rsvd[4];$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u64[4]
rsvd	nvme_zns.h	/^	__le32 rsvd[3];$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le32[3]
rsvd	nvme_zns.h	/^	__le32 rsvd[3];$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le32[3]
rsvd	nvme_zns.h	/^	__u32 rsvd[8];$/;"	m	struct:zone_descriptor	typeref:typename:__u32[8]
rsvd	nvme_zns.h	/^	__u64 rsvd[7];$/;"	m	struct:zone_report	typeref:typename:__u64[7]
rsvd	pci.h	/^			u16 rsvd : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:3
rsvd	pci.h	/^			u16 rsvd : 5;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:5
rsvd	pci.h	/^			u32 rsvd : 26;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:26
rsvd	pci.h	/^			u32 rsvd : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:3
rsvd	pci.h	/^			u32 rsvd : 9;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717380a::__anon1021c7173908	typeref:typename:u32:9
rsvd	pci.h	/^			u64 rsvd : 12;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717340a::__anon1021c7173508	typeref:typename:u64:12
rsvd	pci.h	/^			u64 rsvd : 12;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717360a::__anon1021c7173708	typeref:typename:u64:12
rsvd	pci.h	/^			u8 rsvd;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172c0a::__anon1021c7172d08	typeref:typename:u8
rsvd	pci.h	/^		u16 rsvd : 10;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:10
rsvd	pci.h	/^		u16 rsvd : 1;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:1
rsvd	pci.h	/^		u16 rsvd : 2;$/;"	m	struct:pcie_cap::__anon1021c7171f08	typeref:typename:u16:2
rsvd	pci.h	/^		u16 rsvd : 3;$/;"	m	struct:pci_msix_cap::__anon1021c7171508	typeref:typename:u16:3
rsvd	pci.h	/^		u32 rsvd : 10;$/;"	m	struct:pci_header::__anon1021c7170708	typeref:typename:u32:10
rsvd	pci.h	/^		u32 rsvd : 1;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:1
rsvd	pci.h	/^		u32 rsvd : 20;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:20
rsvd	pci.h	/^		u32 rsvd : 3;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:3
rsvd	pci.h	/^		u32 rsvd : 4;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:4
rsvd	pci.h	/^		u32 rsvd : 4;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:4
rsvd	pci.h	/^		u32 rsvd : 4;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:4
rsvd	pci.h	/^		u32 rsvd : 4;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:4
rsvd	pci.h	/^		u32 rsvd : 5;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:5
rsvd	pci.h	/^		u32 rsvd : 5;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:5
rsvd	pci.h	/^		u32 rsvd : 5;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:5
rsvd	pci.h	/^		u8 rsvd : 2;$/;"	m	struct:pci_header::__anon1021c7170608	typeref:typename:u8:2
rsvd	pci.h	/^		u8 rsvd : 2;$/;"	m	struct:pcie_cap::__anon1021c7171908	typeref:typename:u8:2
rsvd	pci.h	/^		u8 rsvd : 5;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:5
rsvd	pci.h	/^	u8 rsvd[7];$/;"	m	struct:pci_header	typeref:typename:u8[7]
rsvd01	pci.h	/^		u16 rsvd01 : 1;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:1
rsvd02	pci.h	/^		u16 rsvd02 : 4;$/;"	m	struct:pci_pm_cap::__anon1021c7170c08	typeref:typename:u16:4
rsvd1	nvme.h	/^	__u32 rsvd1; \/* Reserved *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
rsvd1	nvme.h	/^	__u32 rsvd1[5];$/;"	m	struct:nvme_create_cq	typeref:typename:__u32[5]
rsvd1	nvme.h	/^	__u32 rsvd1[5];$/;"	m	struct:nvme_create_sq	typeref:typename:__u32[5]
rsvd1	nvme.h	/^	__u32 rsvd1[5];$/;"	m	struct:nvme_download_firmware	typeref:typename:__u32[5]
rsvd1	nvme.h	/^	__u32 rsvd1[9];$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u32[9]
rsvd1	nvme.h	/^	__u32 rsvd1[9];$/;"	m	struct:nvme_delete_queue	typeref:typename:__u32[9]
rsvd1	nvme_zns.h	/^	__u8 rsvd1[4095];$/;"	m	struct:nvme_id_zns_ctrl	typeref:typename:__u8[4095]
rsvd1	pci.h	/^			u32 rsvd1 : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717320a::__anon1021c7173308	typeref:typename:u32:4
rsvd1	pci.h	/^		u8 rsvd1 : 3;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:3
rsvd1	pci.h	/^	u32 rsvd1; \/* Reserved *\/$/;"	m	struct:nvme_ctrl_regs	typeref:typename:u32
rsvd1	pci.h	/^	uint32_t rsvd1; \/* Reserved *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
rsvd10	nvme.h	/^	__u16 rsvd10;$/;"	m	struct:nvme_delete_queue	typeref:typename:__u16
rsvd11	nvme.h	/^	__u16 rsvd11;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u16
rsvd11	nvme.h	/^	__u32 rsvd11[5];$/;"	m	struct:nvme_abort_cmd	typeref:typename:__u32[5]
rsvd11	nvme.h	/^	__u32 rsvd11[5];$/;"	m	struct:nvme_delete_queue	typeref:typename:__u32[5]
rsvd11	nvme.h	/^	__u32 rsvd11[5];$/;"	m	struct:nvme_format_cmd	typeref:typename:__u32[5]
rsvd11	nvme.h	/^	__u32 rsvd11[5];$/;"	m	struct:nvme_identify	typeref:typename:__u32[5]
rsvd12	nvme.h	/^	__u32 rsvd12[4];$/;"	m	struct:nvme_create_cq	typeref:typename:__u32[4]
rsvd12	nvme.h	/^	__u32 rsvd12[4];$/;"	m	struct:nvme_create_sq	typeref:typename:__u32[4]
rsvd12	nvme.h	/^	__u32 rsvd12[4];$/;"	m	struct:nvme_download_firmware	typeref:typename:__u32[4]
rsvd12	nvme.h	/^	__u32 rsvd12[4];$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__u32[4]
rsvd12	nvme.h	/^	__u32 rsvd12[4];$/;"	m	struct:nvme_features	typeref:typename:__u32[4]
rsvd14	nvme.h	/^	__u8 rsvd14[3];$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u8[3]
rsvd15	nvme.h	/^	__u32 rsvd15;$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u32
rsvd19	nvme.h	/^	__u8 rsvd19;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
rsvd192	nvme.h	/^	__u8 rsvd192[192];$/;"	m	struct:nvme_id_ns	typeref:typename:__u8[192]
rsvd2	nvme.h	/^	__u64 rsvd2;$/;"	m	struct:nvme_rw_command	typeref:typename:__u64
rsvd2	nvme.h	/^	__u64 rsvd2[2];$/;"	m	struct:nvme_dsm_cmd	typeref:typename:__u64[2]
rsvd2	nvme.h	/^	__u64 rsvd2[2];$/;"	m	struct:nvme_features	typeref:typename:__u64[2]
rsvd2	nvme.h	/^	__u64 rsvd2[2];$/;"	m	struct:nvme_get_log_page_command	typeref:typename:__u64[2]
rsvd2	nvme.h	/^	__u64 rsvd2[2];$/;"	m	struct:nvme_identify	typeref:typename:__u64[2]
rsvd2	nvme.h	/^	__u64 rsvd2[4];$/;"	m	struct:nvme_format_cmd	typeref:typename:__u64[4]
rsvd2	nvme.h	/^	__u8 rsvd2;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
rsvd2	nvme.h	/^	__u8 rsvd2[14];$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u8[14]
rsvd2	nvme_kv.h	/^	__u16 rsvd2;$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u16
rsvd2	nvme_kv.h	/^	__u16 rsvd2;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u16
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u32
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u32
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u32
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u32
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u32
rsvd2	nvme_kv.h	/^	__u32 rsvd2;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u32
rsvd2	pci.h	/^			u16 rsvd2 : 3;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:3
rsvd2	pci.h	/^			u16 rsvd2 : 8;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:8
rsvd2	pci.h	/^			u32 rsvd2 : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717320a::__anon1021c7173308	typeref:typename:u32:4
rsvd2	pci.h	/^		u16 rsvd2 : 2;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:2
rsvd2	pci.h	/^		u16 rsvd2 : 3;$/;"	m	struct:pcie_cap::__anon1021c7171f08	typeref:typename:u16:3
rsvd2	pci.h	/^		u32 rsvd2 : 2;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:2
rsvd2	pci.h	/^		u32 rsvd2 : 2;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:2
rsvd2	pci.h	/^		u32 rsvd2 : 3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:3
rsvd2	pci.h	/^		u32 rsvd2 : 3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:3
rsvd2	pci.h	/^		u32 rsvd2 : 7;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:7
rsvd2	pci.h	/^		u32 rsvd2 : 7;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:7
rsvd2	pci.h	/^		u32 rsvd2 : 7;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:7
rsvd2	pci.h	/^		u32 rsvd2 : 8;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:8
rsvd2	pci.h	/^		u8 rsvd2 : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
rsvd216	nvme.h	/^	__u8 rsvd216[296];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[296]
rsvd23	nvme.h	/^	__u8 rsvd23[9];$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8[9]
rsvd270	nvme.h	/^	__u8 rsvd270[242];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[242]
rsvd3	nvme_kv.h	/^	__u16 rsvd3;$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__u16
rsvd3	nvme_kv.h	/^	__u64 rsvd3;$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__u64
rsvd3	nvme_kv.h	/^	__u64 rsvd3[2];$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u64[2]
rsvd3	nvme_kv.h	/^	__u64 rsvd3[2];$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u64[2]
rsvd3	nvme_kv.h	/^	__u64 rsvd3[2];$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__u64[2]
rsvd3	nvme_kv.h	/^	__u8 rsvd3 : 6;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8:6
rsvd3	nvme_kv.h	/^	__u8 rsvd3 : 6;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8:6
rsvd3	nvme_kv.h	/^	__u8 rsvd3;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
rsvd3	pci.h	/^			u16 rsvd3 : 8;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:8
rsvd3	pci.h	/^		u16 rsvd3 : 6;$/;"	m	struct:pcie_cap::__anon1021c7171e08	typeref:typename:u16:6
rsvd3	pci.h	/^		u32 rsvd3 : 16;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:16
rsvd3	pci.h	/^		u32 rsvd3 : 16;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:16
rsvd3	pci.h	/^		u32 rsvd3 : 17;$/;"	m	struct:pcie_cap::__anon1021c7172108	typeref:typename:u32:17
rsvd3	pci.h	/^		u32 rsvd3 : 3;$/;"	m	struct:pcie_cap::__anon1021c7171a08	typeref:typename:u32:3
rsvd3	pci.h	/^		u32 rsvd3 : 6;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:6
rsvd3	pci.h	/^		u32 rsvd3 : 6;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:6
rsvd3	pci.h	/^		u32 rsvd3 : 6;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:6
rsvd33	nvme.h	/^	__u8 rsvd33;$/;"	m	struct:nvme_id_ns	typeref:typename:__u8
rsvd4	nvme_kv.h	/^	__u16 rsvd4;$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__u16
rsvd4	nvme_kv.h	/^	__u16 rsvd4;$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__u16
rsvd4	nvme_kv.h	/^	__u8 rsvd4;$/;"	m	struct:nvme_kv_append_command	typeref:typename:__u8
rsvd4	nvme_kv.h	/^	__u8 rsvd4;$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__u8
rsvd4	nvme_kv.h	/^	__u8 rsvd4;$/;"	m	struct:nvme_kv_store_command	typeref:typename:__u8
rsvd46	nvme.h	/^	__u16 rsvd46;$/;"	m	struct:nvme_id_ns	typeref:typename:__u16
rsvd48	nvme.h	/^	__u8 rsvd48[16];$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u8[16]
rsvd514	nvme.h	/^	__u8 rsvd514[2];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[2]
rsvd531	nvme.h	/^	__u8 rsvd531;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
rsvd534	nvme.h	/^	__u8 rsvd534[2];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[2]
rsvd540	nvme.h	/^	__u8 rsvd540[1508];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[1508]
rsvd6	nvme.h	/^	__u8 rsvd6[26];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[26]
rsvd64	nvme.h	/^	__u8 rsvd64[40];$/;"	m	struct:nvme_id_ns	typeref:typename:__u8[40]
rsvd8	nvme.h	/^	__u64 rsvd8;$/;"	m	struct:nvme_create_cq	typeref:typename:__u64
rsvd8	nvme.h	/^	__u64 rsvd8;$/;"	m	struct:nvme_create_sq	typeref:typename:__u64
rsvd84	nvme.h	/^	__u8 rsvd84[153];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[153]
rta	pci.h	/^		u8 rta : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
rtd3e	nvme.h	/^	__le32 rtd3e;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
rtd3r	nvme.h	/^	__le32 rtd3r;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
rte	pci.h	/^		u32 rte : 1;$/;"	m	struct:pci_header::__anon1021c7170708	typeref:typename:u32:1
rtm	pci.h	/^		u32 rtm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172608	typeref:typename:u32:1
rts	pci.h	/^		u32 rts : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172508	typeref:typename:u32:1
rtype	nvme.h	/^	__u8 rtype;$/;"	m	struct:nvme_reservation_status	typeref:typename:__u8
rw	nvme.h	/^		struct nvme_rw_command rw;$/;"	m	union:nvme_command::__anon110b3eb10f0a	typeref:struct:nvme_rw_command
rzr	nvme_zns.h	/^			__u8 rzr : 1; \/\/ reset zone recommended$/;"	m	struct:zone_descriptor::__anon80cdf04b050a::__anon80cdf04b0608	typeref:typename:__u8:1
rzrtl	nvme_zns.h	/^			__u8 rzrtl : 2; \/\/ reset zone recommended time limit$/;"	m	struct:zone_descriptor::__anon80cdf04b070a::__anon80cdf04b0808	typeref:typename:__u8:2
save_device	save_load.c	/^int save_device(struct nvmev_dev *nvmev_vdev,const char *root)$/;"	f	typeref:typename:int
sb	pci.h	/^		u8 sb : 1;$/;"	m	struct:pci_header::__anon1021c7170608	typeref:typename:u8:1
scc	pci.h	/^		u16 scc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171f08	typeref:typename:u16:1
scc	pci.h	/^		u8 scc;$/;"	m	struct:pci_header::__anon1021c7170408	typeref:typename:u8
sce	pci.h	/^		u8 sce : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
schedule_internal_operation	io.c	/^void schedule_internal_operation(int sqid, unsigned long long nsecs_target,$/;"	f	typeref:typename:void
sderc	pci.h	/^		u32 sderc : 1;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:1
sec	ssd.h	/^	nand_sec_status_t *sec;$/;"	m	struct:nand_page	typeref:typename:nand_sec_status_t *
secs_per_blk	ssd.h	/^	unsigned long secs_per_blk; \/* # of sectors per block *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
secs_per_ch	ssd.h	/^	unsigned long secs_per_ch; \/* # of sectors per channel *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
secs_per_line	ssd.h	/^	unsigned long secs_per_line;$/;"	m	struct:ssdparams	typeref:typename:unsigned long
secs_per_lun	ssd.h	/^	unsigned long secs_per_lun; \/* # of sectors per LUN *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
secs_per_pg	ssd.h	/^	int secs_per_pg; \/* # of sectors per page *\/$/;"	m	struct:ssdparams	typeref:typename:int
secs_per_pl	ssd.h	/^	unsigned long secs_per_pl; \/* # of sectors per plane *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
secsz	ssd.h	/^	int secsz; \/* sector size in bytes *\/$/;"	m	struct:ssdparams	typeref:typename:int
see	pci.h	/^		u8 see : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
select_all	nvme_zns.h	/^			__u32 select_all : 1; \/\/ 1 : SLBA field is ignored,$/;"	m	struct:nvme_zone_mgmt_send::__anon80cdf04b0b0a::__anon80cdf04b0c08	typeref:typename:__u32:1
select_victim_line	conv_ftl.c	/^static struct line *select_victim_line(struct conv_ftl *conv_ftl, bool force)$/;"	f	typeref:struct:line *	file:
serial	pci.h	/^	u64 serial;$/;"	m	struct:pci_ext_cap_dsn	typeref:typename:u64
set_maptbl_ent	conv_ftl.c	/^static inline void set_maptbl_ent(struct conv_ftl *conv_ftl, uint64_t lpn, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
set_rmap_ent	conv_ftl.c	/^static inline void set_rmap_ent(struct conv_ftl *conv_ftl, uint64_t lpn, struct ppa *ppa)$/;"	f	typeref:typename:void	file:
sgls	nvme.h	/^	__le32 sgls;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
shn	pci.h	/^			u16 shn : 2;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172e0a::__anon1021c7172f08	typeref:typename:u16:2
should_gc	conv_ftl.c	/^static bool should_gc(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:bool	file:
should_gc_high	conv_ftl.c	/^static inline bool should_gc_high(struct conv_ftl *conv_ftl)$/;"	f	typeref:typename:bool	file:
shst	pci.h	/^			u32 shst : 2;$/;"	m	struct:nvme_ctrl_regs::__anon1021c717300a::__anon1021c7173108	typeref:typename:u32:2
si	pci.h	/^		u8 si : 1;$/;"	m	struct:pcie_cap::__anon1021c7171908	typeref:typename:u8:1
simple_ftl	simple_ftl.h	/^struct simple_ftl {$/;"	s
simple_init_namespace	simple_ftl.c	/^void simple_init_namespace(struct nvmev_ns *ns, uint32_t id, uint64_t size, void *mapped_addr,$/;"	f	typeref:typename:void
simple_proc_nvme_io_cmd	simple_ftl.c	/^bool simple_proc_nvme_io_cmd(struct nvmev_ns *ns, struct nvmev_request *req,$/;"	f	typeref:typename:bool
simple_remove_namespace	simple_ftl.c	/^void simple_remove_namespace(struct nvmev_ns *ns)$/;"	f	typeref:typename:void
size	conv_ftl.h	/^    uint64_t size;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
size	nvmev.h	/^	uint64_t size;$/;"	m	struct:nvmev_ns	typeref:typename:uint64_t
size	ssd.h	/^	size_t size;$/;"	m	struct:buffer	typeref:typename:size_t
slba	nvme.h	/^	__le64 slba;$/;"	m	struct:nvme_dsm_range	typeref:typename:__le64
slba	nvme.h	/^	__le64 slba;$/;"	m	struct:nvme_rw_command	typeref:typename:__le64
slba	nvme.h	/^	__u64 slba;$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u64
slba	nvme_zns.h	/^	__le64 slba; \/\/ DW 10, 11$/;"	m	struct:nvme_zone_append	typeref:typename:__le64
slba	nvme_zns.h	/^	__le64 slba; \/\/ DW 10, 11$/;"	m	struct:nvme_zone_mgmt_recv	typeref:typename:__le64
slba	nvme_zns.h	/^	__le64 slba; \/\/ DW 10, 11$/;"	m	struct:nvme_zone_mgmt_send	typeref:typename:__le64
sls	pci.h	/^		u32 sls : 4;$/;"	m	struct:pcie_cap::__anon1021c7171d08	typeref:typename:u32:4
small_bitmap	bitmap.c	/^static unsigned long small_bitmap[600000];$/;"	v	typeref:typename:unsigned long[600000]	file:
small_capacity	bitmap.c	/^static long small_capacity;$/;"	v	typeref:typename:long	file:
small_chunk_size	main.c	/^#define small_chunk_size /;"	d	file:
small_last_pos	bitmap.c	/^static size_t small_last_pos;$/;"	v	typeref:typename:size_t	file:
small_nbits	bitmap.c	/^static long small_nbits;$/;"	v	typeref:typename:long	file:
sn	nvme.h	/^	char sn[20];$/;"	m	struct:nvme_id_ctrl	typeref:typename:char[20]
sp	ssd.h	/^	struct ssdparams sp;$/;"	m	struct:ssd	typeref:struct:ssdparams
spare_thresh	nvme.h	/^	__u8 spare_thresh;$/;"	m	struct:nvme_smart_log	typeref:typename:__u8
sq	nvmev.h	/^	struct nvme_command __iomem **sq;$/;"	m	struct:nvmev_submission_queue	typeref:struct:nvme_command __iomem **
sq_depth	nvmev.h	/^	int sq_depth;$/;"	m	struct:nvmev_admin_queue	typeref:typename:int
sq_entry	admin.c	/^#define sq_entry(/;"	d	file:
sq_entry	io.c	/^#define sq_entry(/;"	d	file:
sq_entry	nvmev.h	/^	int sq_entry;$/;"	m	struct:nvmev_io_work	typeref:typename:int
sq_flags	nvme.h	/^	__le16 sq_flags;$/;"	m	struct:nvme_create_sq	typeref:typename:__le16
sq_head	nvme.h	/^	__le16 sq_head; \/* how much of this queue may be reclaimed *\/$/;"	m	struct:nvme_completion	typeref:typename:__le16
sq_id	nvme.h	/^	__le16 sq_id; \/* submission queue that generated this entry *\/$/;"	m	struct:nvme_completion	typeref:typename:__le16
sq_id	nvmev.h	/^	uint32_t sq_id;$/;"	m	struct:nvmev_request	typeref:typename:uint32_t
sqes	nvme.h	/^	__u8 sqes;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
sqes	nvmev.h	/^	struct nvmev_submission_queue *sqes[NR_MAX_IO_QUEUE + 1];$/;"	m	struct:nvmev_dev	typeref:struct:nvmev_submission_queue * []
sqid	nvme.h	/^	__le16 sqid;$/;"	m	struct:nvme_abort_cmd	typeref:typename:__le16
sqid	nvme.h	/^	__le16 sqid;$/;"	m	struct:nvme_create_sq	typeref:typename:__le16
sqid	nvmev.h	/^	int sqid;$/;"	m	struct:nvmev_io_work	typeref:typename:int
sqs	pci.h	/^			u32 sqs : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:1
ss	pci.h	/^	} ss;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170808
ssd	conv_ftl.h	/^	struct ssd *ssd;$/;"	m	struct:conv_ftl	typeref:struct:ssd *
ssd	kv_ftl.h	/^	struct ssd *ssd;$/;"	m	struct:kv_ftl	typeref:struct:ssd *
ssd	simple_ftl.h	/^	struct ssd *ssd;$/;"	m	struct:simple_ftl	typeref:struct:ssd *
ssd	ssd.h	/^struct ssd {$/;"	s
ssd	zns_ftl.h	/^	struct ssd *ssd;$/;"	m	struct:zns_ftl	typeref:struct:ssd *
ssd_advance_nand	ssd.c	/^uint64_t ssd_advance_nand(struct ssd *ssd, struct nand_cmd *ncmd)$/;"	f	typeref:typename:uint64_t
ssd_advance_nand_copy	check_phfrag.c	/^static uint64_t ssd_advance_nand_copy(struct ssd *ssd, struct nand_cmd *ncmd,struct nvmev_config/;"	f	typeref:typename:uint64_t	file:
ssd_advance_pcie	ssd.c	/^uint64_t ssd_advance_pcie(struct ssd *ssd, uint64_t request_time, uint64_t length)$/;"	f	typeref:typename:uint64_t
ssd_advance_pcie_copy	ssd.c	/^uint64_t ssd_advance_pcie_copy(struct ssd *ssd, uint64_t request_time, uint64_t length)$/;"	f	typeref:typename:uint64_t
ssd_advance_write_buffer	ssd.c	/^uint64_t ssd_advance_write_buffer(struct ssd *ssd, uint64_t request_time, uint64_t length,$/;"	f	typeref:typename:uint64_t
ssd_channel	ssd.h	/^struct ssd_channel {$/;"	s
ssd_free_blk	save_load.c	/^void ssd_free_blk(struct nand_block *blk){$/;"	f	typeref:typename:void
ssd_free_ch	save_load.c	/^void ssd_free_ch(struct ssd_channel *ch){$/;"	f	typeref:typename:void
ssd_free_lun	save_load.c	/^void ssd_free_lun(struct nand_lun *lun){$/;"	f	typeref:typename:void
ssd_free_pg	save_load.c	/^void ssd_free_pg(struct nand_page *pg){$/;"	f	typeref:typename:void
ssd_free_pl	save_load.c	/^void ssd_free_pl(struct nand_plane *pl){$/;"	f	typeref:typename:void
ssd_init	ssd.c	/^void ssd_init(struct ssd *ssd, struct ssdparams *spp, uint32_t cpu_nr_dispatcher)$/;"	f	typeref:typename:void
ssd_init_ch	ssd.c	/^static void ssd_init_ch(struct ssd_channel *ch, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_init_nand_blk	ssd.c	/^static void ssd_init_nand_blk(struct nand_block *blk, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_init_nand_lun	ssd.c	/^static void ssd_init_nand_lun(struct nand_lun *lun, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_init_nand_page	ssd.c	/^static void ssd_init_nand_page(struct nand_page *pg, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_init_nand_plane	ssd.c	/^static void ssd_init_nand_plane(struct nand_plane *pl, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_init_params	ssd.c	/^void ssd_init_params(struct ssdparams *spp, uint64_t capacity, uint32_t nparts,$/;"	f	typeref:typename:void
ssd_init_pcie	ssd.c	/^static void ssd_init_pcie(struct ssd_pcie *pcie, struct ssdparams *spp)$/;"	f	typeref:typename:void	file:
ssd_next_idle_time	ssd.c	/^uint64_t ssd_next_idle_time(struct ssd *ssd)$/;"	f	typeref:typename:uint64_t
ssd_pcie	ssd.h	/^struct ssd_pcie {$/;"	s
ssd_read_blk	save_load.c	/^void ssd_read_blk(struct nand_block *blk, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_read_ch	save_load.c	/^void ssd_read_ch(struct ssd_channel *ch, struct ssdparams *spp, struct file *file, loff_t *f_pos/;"	f	typeref:typename:void
ssd_read_lun	save_load.c	/^void ssd_read_lun(struct nand_lun *lun, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_read_pg	save_load.c	/^void ssd_read_pg(struct nand_page *pg, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_read_pl	save_load.c	/^void ssd_read_pl(struct nand_plane *pl, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_remove	ssd.c	/^void ssd_remove(struct ssd *ssd)$/;"	f	typeref:typename:void
ssd_remove_ch	ssd.c	/^static void ssd_remove_ch(struct ssd_channel *ch)$/;"	f	typeref:typename:void	file:
ssd_remove_nand_blk	ssd.c	/^static void ssd_remove_nand_blk(struct nand_block *blk)$/;"	f	typeref:typename:void	file:
ssd_remove_nand_lun	ssd.c	/^static void ssd_remove_nand_lun(struct nand_lun *lun)$/;"	f	typeref:typename:void	file:
ssd_remove_nand_page	ssd.c	/^static void ssd_remove_nand_page(struct nand_page *pg)$/;"	f	typeref:typename:void	file:
ssd_remove_nand_plane	ssd.c	/^static void ssd_remove_nand_plane(struct nand_plane *pl)$/;"	f	typeref:typename:void	file:
ssd_remove_pcie	ssd.c	/^static void ssd_remove_pcie(struct ssd_pcie *pcie)$/;"	f	typeref:typename:void	file:
ssd_write_blk	save_load.c	/^void ssd_write_blk(struct nand_block *blk, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_write_ch	save_load.c	/^void ssd_write_ch(struct ssd_channel *ch, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_write_lun	save_load.c	/^void ssd_write_lun(struct nand_lun *lun, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_write_pg	save_load.c	/^void ssd_write_pg(struct nand_page *pg, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssd_write_pl	save_load.c	/^void ssd_write_pl(struct nand_plane *pl, struct file *file, loff_t *f_pos){$/;"	f	typeref:typename:void
ssdparams	ssd.h	/^struct ssdparams {$/;"	s
sse	pci.h	/^		u8 sse : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
ssid	pci.h	/^		u16 ssid;$/;"	m	struct:pci_header::__anon1021c7170808	typeref:typename:u16
ssvid	nvme.h	/^	__le16 ssvid;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
ssvid	pci.h	/^		u16 ssvid;$/;"	m	struct:pci_header::__anon1021c7170808	typeref:typename:u16
sta	pci.h	/^		u8 sta : 1;$/;"	m	struct:pci_header::__anon1021c7170308	typeref:typename:u8:1
start_lpn	conv_ftl.h	/^    uint64_t start_lpn;$/;"	m	struct:__anon2c6bbcf60108	typeref:typename:uint64_t
startpoint	conv_ftl.h	/^	uint64_t startpoint;$/;"	m	struct:rewrite_pointer	typeref:typename:uint64_t
stat	nvmev.h	/^	struct nvmev_sq_stat stat;$/;"	m	struct:nvmev_submission_queue	typeref:struct:nvmev_sq_stat
stat_attr	main.c	/^static struct kobj_attribute stat_attr = __ATTR(stat, 0644, __sysfs_show, __sysfs_store);$/;"	v	typeref:struct:kobj_attribute	file:
state	nvme_zns.h	/^	__u8 state : 4;$/;"	m	struct:zone_descriptor	typeref:typename:__u8:4
status	nvme.h	/^	__le16 status; \/* did the command fail, and if so, why? *\/$/;"	m	struct:nvme_completion	typeref:typename:__le16
status	nvmev.h	/^	uint32_t status;$/;"	m	struct:nvmev_result	typeref:typename:uint32_t
status	nvmev.h	/^	unsigned int status;$/;"	m	struct:nvmev_io_work	typeref:typename:unsigned int
status	ssd.h	/^	int status;$/;"	m	struct:nand_page	typeref:typename:int
stc	nvme_zns.h	/^			__le32 stc : 1; \/\/ storage tag check$/;"	m	struct:nvme_zone_append::__anon80cdf04b0d0a::__anon80cdf04b0e08	typeref:typename:__le32:1
stime	ssd.h	/^	uint64_t stime; \/* Coperd: request arrival time *\/$/;"	m	struct:nand_cmd	typeref:typename:uint64_t
storage_base_addr	zns_ftl.h	/^	void *storage_base_addr;$/;"	m	struct:zns_ftl	typeref:typename:void *
storage_mapped	nvmev.h	/^	void *storage_mapped;$/;"	m	struct:nvmev_dev	typeref:typename:void *
storage_size	nvmev.h	/^	unsigned long storage_size; \/\/ byte$/;"	m	struct:nvmev_config	typeref:typename:unsigned long
storage_start	nvmev.h	/^	unsigned long storage_start; \/\/byte$/;"	m	struct:nvmev_config	typeref:typename:unsigned long
sts	pci.h	/^	} sts;$/;"	m	struct:pci_header	typeref:struct:pci_header::__anon1021c7170308
sub_cmd_attribute	nvme_kv.h	/^struct sub_cmd_attribute {$/;"	s
sub_cmd_head	nvme_kv.h	/^struct sub_cmd_head {$/;"	s
sub_head	nvme_kv.h	/^	struct sub_cmd_head sub_head;$/;"	m	struct:sub_payload_format	typeref:struct:sub_cmd_head
sub_payload	nvme_kv.h	/^	__u8 sub_payload[0];$/;"	m	struct:payload_format	typeref:typename:__u8[0]
sub_payload_attribute	nvme_kv.h	/^struct sub_payload_attribute {$/;"	s
sub_payload_format	nvme_kv.h	/^struct sub_payload_format {$/;"	s
sub_payload_len	nvme_kv.h	/^	__u32 sub_payload_len;$/;"	m	struct:sub_payload_attribute	typeref:typename:__u32
sysfs_chdie	nvmev.h	/^	struct kobj_attribute *sysfs_chdie;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_debug	nvmev.h	/^	struct kobj_attribute *sysfs_debug;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_io_units	nvmev.h	/^	struct kobj_attribute *sysfs_io_units;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_phfrag	nvmev.h	/^	struct kobj_attribute *sysfs_phfrag;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_read_times	nvmev.h	/^	struct kobj_attribute *sysfs_read_times;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_root	nvmev.h	/^	struct kobject *sysfs_root;$/;"	m	struct:nvmev_dev	typeref:struct:kobject *
sysfs_stat	nvmev.h	/^	struct kobj_attribute *sysfs_stat;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sysfs_write_times	nvmev.h	/^	struct kobj_attribute *sysfs_write_times;$/;"	m	struct:nvmev_dev	typeref:struct:kobj_attribute *
sz	pci.h	/^			u32 sz : 20;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:20
szu	pci.h	/^			u32 szu : 4;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:4
task_struct	nvmev.h	/^	struct task_struct *task_struct;$/;"	m	struct:nvmev_io_worker	typeref:struct:task_struct *
tbir	pci.h	/^		u32 tbir : 3;$/;"	m	struct:pci_msix_cap::__anon1021c7171608	typeref:typename:u32:3
temp_sensor	nvme.h	/^	__le16 temp_sensor[8];$/;"	m	struct:nvme_smart_log	typeref:typename:__le16[8]
temperature	nvme.h	/^	__u8 temperature[2];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[2]
test_buf_size	dma.c	/^static unsigned int test_buf_size = 4096;$/;"	v	typeref:typename:unsigned int	file:
test_channel	dma.c	/^static char test_channel[CHANNEL_NAME_LEN];$/;"	v	typeref:typename:char[]	file:
test_device	dma.c	/^static char test_device[32];$/;"	v	typeref:typename:char[32]	file:
test_info	dma.c	/^} test_info = {$/;"	v	typeref:struct:ioat_dma_info
thread_name	nvmev.h	/^	char thread_name[32];$/;"	m	struct:nvmev_io_worker	typeref:typename:char[32]
threads	dma.c	/^	struct list_head threads;$/;"	m	struct:ioat_dma_chan	typeref:struct:list_head	file:
timeout	dma.c	/^	int timeout;$/;"	m	struct:ioat_dma_params	typeref:typename:int	file:
timeout	dma.c	/^static int timeout = 3000;$/;"	v	typeref:typename:int	file:
to	pci.h	/^			u16 to : 8;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7172a0a::__anon1021c7172b08	typeref:typename:u16:8
to	pci.h	/^		u32 to : 29;$/;"	m	struct:pci_msix_cap::__anon1021c7171608	typeref:typename:u32:29
total_cnt	zns_ftl.h	/^	__u32 total_cnt;$/;"	m	struct:zone_resource_info	typeref:typename:__u32
total_io	nvmev.h	/^	unsigned long long total_io;$/;"	m	struct:nvmev_sq_stat	typeref:typename:unsigned long long
total_written	append_only.c	/^static unsigned long long total_written;$/;"	v	typeref:typename:unsigned long long	file:
total_written	bitmap.c	/^static unsigned long long total_written;$/;"	v	typeref:typename:unsigned long long	file:
tp	pci.h	/^		u16 tp : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
tp	pci.h	/^		u32 tp : 2;$/;"	m	struct:pci_header::__anon1021c7170708	typeref:typename:u32:2
tpbem	pci.h	/^		u32 tpbem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
tpbes	pci.h	/^		u32 tpbes : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
tpbesev	pci.h	/^		u32 tpbesev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
tphcs	pci.h	/^		u32 tphcs : 2;$/;"	m	struct:pcie_cap::__anon1021c7172008	typeref:typename:u32:2
tpl1b0	pci.h	/^		u8 tpl1b0;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl1b1	pci.h	/^		u8 tpl1b1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl1b2	pci.h	/^		u8 tpl1b2;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl1b3	pci.h	/^		u8 tpl1b3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl2b0	pci.h	/^		u8 tpl2b0;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl2b1	pci.h	/^		u8 tpl2b1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl2b2	pci.h	/^		u8 tpl2b2;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl2b3	pci.h	/^		u8 tpl2b3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl3b0	pci.h	/^		u8 tpl3b0;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl3b1	pci.h	/^		u8 tpl3b1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl3b2	pci.h	/^		u8 tpl3b2;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl3b3	pci.h	/^		u8 tpl3b3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl4b0	pci.h	/^		u8 tpl4b0;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl4b1	pci.h	/^		u8 tpl4b1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl4b2	pci.h	/^		u8 tpl4b2;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tpl4b3	pci.h	/^		u8 tpl4b3;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172908	typeref:typename:u8
tplp	pci.h	/^		u32 tplp : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172708	typeref:typename:u32:1
transfer_4	ssd.h	/^#define transfer_4 /;"	d
transfer_8	ssd.h	/^#define transfer_8 /;"	d
transfer_size	dma.c	/^	unsigned int transfer_size;$/;"	m	struct:ioat_dma_params	typeref:typename:unsigned int	file:
transfer_size	dma.c	/^static unsigned int transfer_size = 1024;$/;"	v	typeref:typename:unsigned int	file:
ts	pci.h	/^		u16 ts : 11;$/;"	m	struct:pci_msix_cap::__anon1021c7171508	typeref:typename:u16:11
tt_blks	ssd.h	/^	unsigned long tt_blks; \/* total # of blocks in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
tt_lines	conv_ftl.h	/^	uint32_t tt_lines;$/;"	m	struct:line_mgmt	typeref:typename:uint32_t
tt_lines	ssd.h	/^	unsigned long tt_lines;$/;"	m	struct:ssdparams	typeref:typename:unsigned long
tt_luns	ssd.h	/^	unsigned long tt_luns; \/* total # of LUNs in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
tt_pgs	ssd.h	/^	unsigned long tt_pgs; \/* total # of pages in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
tt_pls	ssd.h	/^	unsigned long tt_pls; \/* total # of planes in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
tt_secs	ssd.h	/^	unsigned long tt_secs; \/* # of sectors in the SSD *\/$/;"	m	struct:ssdparams	typeref:typename:unsigned long
type	dma.c	/^	enum dma_transaction_type type;$/;"	m	struct:ioat_dma_thread	typeref:enum:dma_transaction_type	file:
type	nvme.h	/^	__u8 type;$/;"	m	struct:nvme_lba_range_type	typeref:typename:__u8
type	nvme_zns.h	/^	__u8 type : 4;$/;"	m	struct:zone_descriptor	typeref:typename:__u8:4
type	ssd.h	/^	int type;$/;"	m	struct:nand_cmd	typeref:typename:int
u_acq	pci.h	/^		u64 u_acq;$/;"	m	union:nvme_ctrl_regs::__anon1021c717360a	typeref:typename:u64
u_aqa	pci.h	/^		u32 u_aqa;$/;"	m	union:nvme_ctrl_regs::__anon1021c717320a	typeref:typename:u32
u_asq	pci.h	/^		u64 u_asq;$/;"	m	union:nvme_ctrl_regs::__anon1021c717340a	typeref:typename:u64
u_cap	pci.h	/^		u64 u_cap;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172a0a	typeref:typename:u64
u_cc	pci.h	/^		u32 u_cc;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172e0a	typeref:typename:u32
u_cmbloc	pci.h	/^		u32 u_cmbloc;$/;"	m	union:nvme_ctrl_regs::__anon1021c717380a	typeref:typename:u32
u_cmbsz	pci.h	/^		u32 u_cmbsz;$/;"	m	union:nvme_ctrl_regs::__anon1021c7173a0a	typeref:typename:u32
u_csts	pci.h	/^		u32 u_csts;$/;"	m	union:nvme_ctrl_regs::__anon1021c717300a	typeref:typename:u32
u_vs	pci.h	/^		u32 u_vs;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172c0a	typeref:typename:u32
ucm	pci.h	/^		u32 ucm : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ucs	pci.h	/^		u32 ucs : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
ucsev	pci.h	/^		u32 ucsev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
uiem	pci.h	/^		u32 uiem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
uies	pci.h	/^		u32 uies : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
uiesev	pci.h	/^		u32 uiesev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
unsafe_shutdowns	nvme.h	/^	__u8 unsafe_shutdowns[16];$/;"	m	struct:nvme_smart_log	typeref:typename:__u8[16]
update_mapping_entry	kv_ftl.c	/^static unsigned int update_mapping_entry(struct kv_ftl *kv_ftl, struct nvme_kv_command cmd)$/;"	f	typeref:typename:unsigned int	file:
urd	pci.h	/^		u16 urd : 1;$/;"	m	struct:pcie_cap::__anon1021c7171c08	typeref:typename:u16:1
urem	pci.h	/^		u32 urem : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172308	typeref:typename:u32:1
ures	pci.h	/^		u32 ures : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172208	typeref:typename:u32:1
uresev	pci.h	/^		u32 uresev : 1;$/;"	m	struct:pci_ext_cap_aer::__anon1021c7172408	typeref:typename:u32:1
urre	pci.h	/^		u16 urre : 1;$/;"	m	struct:pcie_cap::__anon1021c7171b08	typeref:typename:u16:1
valid_len	channel_model.h	/^	uint32_t valid_len;$/;"	m	struct:channel_model	typeref:typename:uint32_t
valid_lpn	conv_ftl.c	/^static inline bool valid_lpn(struct conv_ftl *conv_ftl, uint64_t lpn)$/;"	f	typeref:typename:bool	file:
valid_ppa	check_phfrag.c	/^static inline bool valid_ppa(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:bool	file:
valid_ppa	conv_ftl.c	/^static inline bool valid_ppa(struct conv_ftl *conv_ftl, struct ppa *ppa)$/;"	f	typeref:typename:bool	file:
value	nvme_kv.h	/^	__u8 value[4097];$/;"	m	struct:kv_batch_data	typeref:typename:__u8[4097]
valueSize	nvme_kv.h	/^	__u32 valueSize; \/\/ DW1  Value size$/;"	m	struct:sub_cmd_attribute	typeref:typename:__u32
valueSize	nvme_kv.h	/^	__u32 valueSize;$/;"	m	struct:kv_batch_data	typeref:typename:__u32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_append_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_batch_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_delete_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_exist_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_iter_read_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_retrieve_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__le32 value_len; \/* size in word *\/$/;"	m	struct:nvme_kv_store_command	typeref:typename:__le32
value_len	nvme_kv.h	/^	__u32 value_len;$/;"	m	struct:sub_payload_attribute	typeref:typename:__u32
ver	nvme.h	/^	__le32 ver;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le32
ver	pci.h	/^		u8 ver : 4;$/;"	m	struct:pcie_cap::__anon1021c7171908	typeref:typename:u8:4
vga	pci.h	/^		u8 vga : 1;$/;"	m	struct:pci_header::__anon1021c7170208	typeref:typename:u8:1
victim_line_cmp_pri	conv_ftl.c	/^static inline int victim_line_cmp_pri(pqueue_pri_t next, pqueue_pri_t curr)$/;"	f	typeref:typename:int	file:
victim_line_cmp_pri	save_load.c	/^static inline int victim_line_cmp_pri(pqueue_pri_t next, pqueue_pri_t curr)$/;"	f	typeref:typename:int	file:
victim_line_cnt	conv_ftl.h	/^	uint32_t victim_line_cnt;$/;"	m	struct:line_mgmt	typeref:typename:uint32_t
victim_line_get_pos	conv_ftl.c	/^static inline size_t victim_line_get_pos(void *a)$/;"	f	typeref:typename:size_t	file:
victim_line_get_pos	save_load.c	/^static inline size_t victim_line_get_pos(void *a)$/;"	f	typeref:typename:size_t	file:
victim_line_get_pri	conv_ftl.c	/^static inline pqueue_pri_t victim_line_get_pri(void *a)$/;"	f	typeref:typename:pqueue_pri_t	file:
victim_line_get_pri	save_load.c	/^static inline pqueue_pri_t victim_line_get_pri(void *a)$/;"	f	typeref:typename:pqueue_pri_t	file:
victim_line_pq	conv_ftl.h	/^	pqueue_t *victim_line_pq;$/;"	m	struct:line_mgmt	typeref:typename:pqueue_t *
victim_line_set_pos	conv_ftl.c	/^static inline void victim_line_set_pos(void *a, size_t pos)$/;"	f	typeref:typename:void	file:
victim_line_set_pos	save_load.c	/^static inline void victim_line_set_pos(void *a, size_t pos)$/;"	f	typeref:typename:void	file:
victim_line_set_pri	conv_ftl.c	/^static inline void victim_line_set_pri(void *a, pqueue_pri_t pri)$/;"	f	typeref:typename:void	file:
victim_line_set_pri	save_load.c	/^static inline void victim_line_set_pri(void *a, pqueue_pri_t pri)$/;"	f	typeref:typename:void	file:
vid	nvme.h	/^	__le16 vid;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
vid	pci.h	/^		u16 vid;$/;"	m	struct:pci_header::__anon1021c7170108	typeref:typename:u16
virtDev	nvmev.h	/^	void *virtDev;$/;"	m	struct:nvmev_dev	typeref:typename:void *
virt_bus	nvmev.h	/^	struct pci_bus *virt_bus;$/;"	m	struct:nvmev_dev	typeref:struct:pci_bus *
vpc	conv_ftl.h	/^	int vpc; \/* valid page count in this line *\/$/;"	m	struct:line	typeref:typename:int
vpc	ssd.h	/^	int vpc; \/* valid page count *\/$/;"	m	struct:nand_block	typeref:typename:int
vs	nvme.h	/^	__u32 vs; \/* Version *\/$/;"	m	struct:nvme_bar	typeref:typename:__u32
vs	nvme.h	/^	__u8 vs[1024];$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8[1024]
vs	nvme.h	/^	__u8 vs[3712];$/;"	m	struct:nvme_id_ns	typeref:typename:__u8[3712]
vs	nvme_zns.h	/^	__u8 vs[256];$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u8[256]
vs	pci.h	/^		u16 vs : 3;$/;"	m	struct:pci_pm_cap::__anon1021c7170b08	typeref:typename:u16:3
vs	pci.h	/^		} vs;$/;"	m	union:nvme_ctrl_regs::__anon1021c7172c0a	typeref:struct:nvme_ctrl_regs::__anon1021c7172c0a::__anon1021c7172d08
vs	pci.h	/^	uint32_t vs; \/* Version *\/$/;"	m	struct:__nvme_bar	typeref:typename:uint32_t
vwc	nvme.h	/^	__u8 vwc;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__u8
warning_temp_time	nvme.h	/^	__le32 warning_temp_time;$/;"	m	struct:nvme_smart_log	typeref:typename:__le32
wctemp	nvme.h	/^	__le16 wctemp;$/;"	m	struct:nvme_id_ctrl	typeref:typename:__le16
wds	pci.h	/^			u32 wds : 1;$/;"	m	struct:nvme_ctrl_regs::__anon1021c7173a0a::__anon1021c7173b08	typeref:typename:u32:1
wfc	conv_ftl.h	/^	struct write_flow_control wfc;$/;"	m	struct:conv_ftl	typeref:struct:write_flow_control
work_queue	nvmev.h	/^	struct nvmev_io_work *work_queue;$/;"	m	struct:nvmev_io_worker	typeref:struct:nvmev_io_work *
wp	conv_ftl.h	/^	struct write_pointer wp;$/;"	m	struct:conv_ftl	typeref:struct:write_pointer
wp	nvme_zns.h	/^	__u64 wp;$/;"	m	struct:zone_descriptor	typeref:typename:__u64
wp	ssd.h	/^	int wp; \/* current write pointer *\/$/;"	m	struct:nand_block	typeref:typename:int
write_buffer	nvmev.h	/^	void *write_buffer;$/;"	m	struct:nvmev_io_work	typeref:typename:void *
write_buffer	ssd.h	/^	struct buffer *write_buffer;$/;"	m	struct:ssd	typeref:struct:buffer *
write_buffer_size	ssd.h	/^	unsigned long long write_buffer_size;$/;"	m	struct:ssdparams	typeref:typename:unsigned long long
write_credits	conv_ftl.h	/^	uint32_t write_credits;$/;"	m	struct:write_flow_control	typeref:typename:uint32_t
write_delay	nvmev.h	/^	unsigned int write_delay; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
write_delay	nvmev.h	/^	unsigned int write_delay;$/;"	m	struct:params	typeref:typename:unsigned int
write_early_completion	ssd.h	/^	bool write_early_completion;$/;"	m	struct:ssdparams	typeref:typename:bool
write_flow_control	conv_ftl.h	/^struct write_flow_control {$/;"	s
write_lat	nvme.h	/^	__u8 write_lat;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
write_pointer	conv_ftl.h	/^struct write_pointer {$/;"	s
write_time	nvmev.h	/^	unsigned int write_time; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
write_time	nvmev.h	/^	unsigned int write_time;$/;"	m	struct:params	typeref:typename:unsigned int
write_times_attr	main.c	/^static struct kobj_attribute write_times_attr =$/;"	v	typeref:struct:kobj_attribute	file:
write_tput	nvme.h	/^	__u8 write_tput;$/;"	m	struct:nvme_id_power_state	typeref:typename:__u8
write_trailing	nvmev.h	/^	unsigned int write_trailing; \/\/ ns$/;"	m	struct:nvmev_config	typeref:typename:unsigned int
write_trailing	nvmev.h	/^	unsigned int write_trailing;$/;"	m	struct:params	typeref:typename:unsigned int
write_unit_size	ssd.h	/^	int write_unit_size;$/;"	m	struct:ssdparams	typeref:typename:int
xfer_lat	channel_model.h	/^	uint32_t xfer_lat; \/*XKB NAND CH transfer time in nanoseconds*\/$/;"	m	struct:channel_model	typeref:typename:uint32_t
xfer_size	ssd.h	/^	uint64_t xfer_size; \/\/ byte$/;"	m	struct:nand_cmd	typeref:typename:uint64_t
za	nvme_zns.h	/^		__u8 za; \/\/ zone attributes$/;"	m	union:zone_descriptor::__anon80cdf04b050a	typeref:typename:__u8
zai	nvme_zns.h	/^		__u8 zai; \/\/ zone attributes information$/;"	m	union:zone_descriptor::__anon80cdf04b070a	typeref:typename:__u8
zasl	nvme_zns.h	/^	__u8 zasl; \/\/ zone append size limit$/;"	m	struct:nvme_id_zns_ctrl	typeref:typename:__u8
zd	nvme_zns.h	/^	struct zone_descriptor zd[1];$/;"	m	struct:zone_report	typeref:struct:zone_descriptor[1]
zdef	nvme_zns.h	/^			__u8 zdef : 1; \/\/ zone descriptor extension valid$/;"	m	struct:zone_descriptor::__anon80cdf04b050a::__anon80cdf04b0608	typeref:typename:__u8:1
zdes	nvme.h	/^	__u8 zdes[8];$/;"	m	struct:nvme_lba_format_extension	typeref:typename:__u8[8]
zdes	nvme_zns.h	/^	__u8 zdes;$/;"	m	struct:nvme_zns_lbaf	typeref:typename:__u8
zero	nvme_kv.h	/^	__le32 zero; \/* should be zero *\/$/;"	m	struct:nvme_kv_iter_req_command	typeref:typename:__le32
zfc	nvme_zns.h	/^			__u8 zfc : 1; \/\/ zone finished by controller$/;"	m	struct:zone_descriptor::__anon80cdf04b050a::__anon80cdf04b0608	typeref:typename:__u8:1
zns	ssd_config.h	/^	struct zns_configs zns;$/;"	m	union:extra_configs	typeref:struct:zns_configs
zns_configs	ssd_config.h	/^struct zns_configs {$/;"	s
zns_flush	zns_ftl.c	/^static void zns_flush(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:void	file:
zns_ftl	zns_ftl.h	/^struct zns_ftl {$/;"	s
zns_init_ftl	zns_ftl.c	/^static void zns_init_ftl(struct zns_ftl *zns_ftl, struct znsparams *zpp, struct ssd *ssd,$/;"	f	typeref:typename:void	file:
zns_init_namespace	zns_ftl.c	/^void zns_init_namespace(struct nvmev_ns *ns, uint32_t id, uint64_t size, void *mapped_addr,$/;"	f	typeref:typename:void
zns_init_params	zns_ftl.c	/^static void zns_init_params(struct znsparams *zpp, struct ssdparams *spp, uint64_t capacity,$/;"	f	typeref:typename:void	file:
zns_proc_nvme_io_cmd	zns_ftl.c	/^bool zns_proc_nvme_io_cmd(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *r/;"	f	typeref:typename:bool
zns_read	zns_read_write.c	/^bool zns_read(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:bool
zns_remove_namespace	zns_ftl.c	/^void zns_remove_namespace(struct nvmev_ns *ns)$/;"	f	typeref:typename:void
zns_write	zns_read_write.c	/^bool zns_write(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:bool
zns_zmgmt_recv	zns_mgmt_recv.c	/^void zns_zmgmt_recv(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:void
zns_zmgmt_send	zns_mgmt_send.c	/^void zns_zmgmt_send(struct nvmev_ns *ns, struct nvmev_request *req, struct nvmev_result *ret)$/;"	f	typeref:typename:void
znsparams	zns_ftl.h	/^struct znsparams {$/;"	s
zoc	nvme_zns.h	/^	__u16 zoc; \/\/ zone operation characteristics$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u16
zone_capacity	nvme_zns.h	/^	__u64 zone_capacity;$/;"	m	struct:zone_descriptor	typeref:typename:__u64
zone_descriptor	nvme_zns.h	/^struct zone_descriptor {$/;"	s
zone_descs	zns_ftl.h	/^	struct zone_descriptor *zone_descs;$/;"	m	struct:zns_ftl	typeref:struct:zone_descriptor *
zone_report	nvme_zns.h	/^struct zone_report {$/;"	s
zone_resource_info	zns_ftl.h	/^struct zone_resource_info {$/;"	s
zone_resource_type	nvme_zns.h	/^enum zone_resource_type { ACTIVE_ZONE, OPEN_ZONE, ZRWA_ZONE, RES_TYPE_COUNT };$/;"	g
zone_send_action	nvme_zns.h	/^enum zone_send_action {$/;"	g
zone_size	zns_ftl.h	/^	uint32_t zone_size; \/\/bytes$/;"	m	struct:znsparams	typeref:typename:uint32_t
zone_state	nvme_zns.h	/^enum zone_state {$/;"	g
zone_to_elba	zns_ftl.h	/^static inline uint64_t zone_to_elba(struct zns_ftl *zns_ftl, uint32_t zid)$/;"	f	typeref:typename:uint64_t
zone_to_elpn	zns_ftl.h	/^static inline uint64_t zone_to_elpn(struct zns_ftl *zns_ftl, uint32_t zid)$/;"	f	typeref:typename:uint64_t
zone_to_slba	zns_ftl.h	/^static inline uint64_t zone_to_slba(struct zns_ftl *zns_ftl, uint32_t zid)$/;"	f	typeref:typename:uint64_t
zone_to_slpn	zns_ftl.h	/^static inline uint64_t zone_to_slpn(struct zns_ftl *zns_ftl, uint32_t zid)$/;"	f	typeref:typename:uint64_t
zone_wb_size	zns_ftl.h	/^	uint32_t zone_wb_size;$/;"	m	struct:znsparams	typeref:typename:uint32_t
zone_write_buffer	zns_ftl.h	/^	struct buffer *zone_write_buffer;$/;"	m	struct:zns_ftl	typeref:struct:buffer *
zp	zns_ftl.h	/^	struct znsparams zp;$/;"	m	struct:zns_ftl	typeref:struct:znsparams
zra	nvme_zns.h	/^			__u8 zra; \/\/ zone recive action 00h : report zones, 01h : extended report zones$/;"	m	struct:nvme_zone_mgmt_recv::__anon80cdf04b090a::__anon80cdf04b0a08	typeref:typename:__u8
zra_specific_features	nvme_zns.h	/^			__u16 zra_specific_features : 1;$/;"	m	struct:nvme_zone_mgmt_recv::__anon80cdf04b090a::__anon80cdf04b0a08	typeref:typename:__u16:1
zra_specific_field	nvme_zns.h	/^			__u8 zra_specific_field;$/;"	m	struct:nvme_zone_mgmt_recv::__anon80cdf04b090a::__anon80cdf04b0a08	typeref:typename:__u8
zrwa_buffer_size	zns_ftl.h	/^	uint32_t zrwa_buffer_size;$/;"	m	struct:znsparams	typeref:typename:uint32_t
zrwa_size	zns_ftl.h	/^	uint32_t zrwa_size;$/;"	m	struct:znsparams	typeref:typename:uint32_t
zrwacap	nvme_zns.h	/^	__u8 zrwacap; \/\/ zrwa capability (bit 0: explicit zrwa flush)$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__u8
zrwafg	nvme_zns.h	/^	__le16 zrwafg; \/\/ zrwa flush granularity (lbas)$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le16
zrwafg_size	zns_ftl.h	/^	uint32_t zrwafg_size;$/;"	m	struct:znsparams	typeref:typename:uint32_t
zrwasz	nvme_zns.h	/^	__le16 zrwasz; \/\/ zrwa size (lbas)$/;"	m	struct:nvme_id_zns_ns	typeref:typename:__le16
zrwav	nvme_zns.h	/^			__u8 zrwav : 1; \/\/zone random write area valid$/;"	m	struct:zone_descriptor::__anon80cdf04b050a::__anon80cdf04b0608	typeref:typename:__u8:1
zsa	nvme_zns.h	/^			__u32 zsa : 8; \/\/ zone send action$/;"	m	struct:nvme_zone_mgmt_send::__anon80cdf04b0b0a::__anon80cdf04b0c08	typeref:typename:__u32:8
zsaso	nvme_zns.h	/^			__u32 zsaso : 1; \/\/ Zone send action specific option$/;"	m	struct:nvme_zone_mgmt_send::__anon80cdf04b0b0a::__anon80cdf04b0c08	typeref:typename:__u32:1
zslba	nvme_zns.h	/^	__u64 zslba; \/\/ zone start logical block address$/;"	m	struct:zone_descriptor	typeref:typename:__u64
zsze	nvme.h	/^	__u8 zsze[8];$/;"	m	struct:nvme_lba_format_extension	typeref:typename:__u8[8]
zsze	nvme_zns.h	/^	__le64 zsze;$/;"	m	struct:nvme_zns_lbaf	typeref:typename:__le64
zwra_buffer	zns_ftl.h	/^	struct buffer *zwra_buffer;$/;"	m	struct:zns_ftl	typeref:struct:buffer *
