Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,2540
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005761782522313297
power__switching__total,0.00018173560965806246
power__leakage__total,8.804495905678777E-7
power__total,0.0007587943109683692
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26073072217012194
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26021802116284987
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11725584723952474
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.101140321203074
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117256
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.387882
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2609347534122428
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2617487967124963
timing__hold__ws__corner:nom_slow_1p08V_125C,0.631774928032566
timing__setup__ws__corner:nom_slow_1p08V_125C,14.133495662747098
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.631775
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.133495
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2603313471812935
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2605647715788227
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30598446864558004
timing__setup__ws__corner:nom_typ_1p20V_25C,14.750642014237723
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305984
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.173246
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2603313471812935
clock__skew__worst_setup,0.26021802116284987
timing__hold__ws,0.11725584723952474
timing__setup__ws,14.133495662747098
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117256
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.133495
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1140
design__instance__area__stdcell,17456.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.60316
design__instance__utilization__stdcell,0.60316
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,34
design__instance__area__class:inverter,188.698
design__instance__count__class:sequential_cell,96
design__instance__area__class:sequential_cell,4788.2
design__instance__count__class:multi_input_combinational_cell,764
design__instance__area__class:multi_input_combinational_cell,8253.71
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,209
design__instance__area__class:timing_repair_buffer,3679.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22917.8
design__violations,0
design__instance__count__class:clock_buffer,32
design__instance__area__class:clock_buffer,509.846
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,137
global_route__vias,7568
global_route__wirelength,39677
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1144
route__net__special,2
route__drc_errors__iter:0,326
route__wirelength__iter:0,25410
route__drc_errors__iter:1,82
route__wirelength__iter:1,25214
route__drc_errors__iter:2,47
route__wirelength__iter:2,25170
route__drc_errors__iter:3,0
route__wirelength__iter:3,25187
route__drc_errors,0
route__wirelength,25187
route__vias,6798
route__vias__singlecut,6798
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,312.485
design__instance__count__class:fill_cell,1400
design__instance__area__class:fill_cell,11485.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19968
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000318532
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000297449
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000105521
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000297449
design_powergrid__voltage__worst,0.000297449
design_powergrid__voltage__worst__net:VPWR,1.19968
design_powergrid__drop__worst,0.000318532
design_powergrid__drop__worst__net:VPWR,0.000318532
design_powergrid__voltage__worst__net:VGND,0.000297449
design_powergrid__drop__worst__net:VGND,0.000297449
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001140000000000000062762295360840880675823427736759185791015625
ir__drop__worst,0.0003190000000000000018700319071029980477760545909404754638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
