{"vcs1":{"timestamp_begin":1747916337.190694867, "rt":11.64, "ut":11.68, "st":0.67}}
{"vcselab":{"timestamp_begin":1747916348.910811993, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747916349.341039051, "rt":0.44, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747916336.531910488}
{"VCS_COMP_START_TIME": 1747916336.531910488}
{"VCS_COMP_END_TIME": 1747916349.929070639}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614692}}
{"vcselab": {"peak_mem": 183884}}
