The logic and circuit implemention in the circuit differs a little bit from the sysverilog due to the signal timing issues of the logisim evolution.