# Logic_Design_Lab_Final_project
NTHU verilog class final project
