Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 19 14:18:15 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (194)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (418)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (194)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk10hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (418)
--------------------------------------------------
 There are 418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  432          inf        0.000                      0                  432           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           432 Endpoints
Min Delay           432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_top_left_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.742ns  (logic 6.373ns (50.016%)  route 6.369ns (49.984%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDRE                         0.000     0.000 r  v_top_left_reg[6]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  v_top_left_reg[6]/Q
                         net (fo=10, routed)          1.472     1.990    v_top_left_reg[6]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.124     2.114 r  green_OBUF[3]_inst_i_165/O
                         net (fo=1, routed)           0.000     2.114    green_OBUF[3]_inst_i_165_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.664 r  green_OBUF[3]_inst_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.664    green_OBUF[3]_inst_i_153_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  green_OBUF[3]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000     2.778    green_OBUF[3]_inst_i_141_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.017 r  green_OBUF[3]_inst_i_129/O[2]
                         net (fo=1, routed)           0.982     3.998    green4[15]
    SLICE_X100Y44        LUT2 (Prop_lut2_I1_O)        0.302     4.300 r  green_OBUF[3]_inst_i_125/O
                         net (fo=1, routed)           0.000     4.300    green_OBUF[3]_inst_i_125_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.676 r  green_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.676    green_OBUF[3]_inst_i_96_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  green_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.793    green_OBUF[3]_inst_i_66_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  green_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.910    green_OBUF[3]_inst_i_36_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  green_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    green_OBUF[3]_inst_i_6_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  green_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.278     6.422    green_OBUF[3]_inst_i_2_n_0
    SLICE_X104Y46        LUT5 (Prop_lut5_I1_O)        0.124     6.546 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.638     9.184    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    12.742 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.742    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_top_left_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.591ns  (logic 6.362ns (50.527%)  route 6.229ns (49.473%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDRE                         0.000     0.000 r  v_top_left_reg[6]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  v_top_left_reg[6]/Q
                         net (fo=10, routed)          1.472     1.990    v_top_left_reg[6]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.124     2.114 r  green_OBUF[3]_inst_i_165/O
                         net (fo=1, routed)           0.000     2.114    green_OBUF[3]_inst_i_165_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.664 r  green_OBUF[3]_inst_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.664    green_OBUF[3]_inst_i_153_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  green_OBUF[3]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000     2.778    green_OBUF[3]_inst_i_141_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.017 r  green_OBUF[3]_inst_i_129/O[2]
                         net (fo=1, routed)           0.982     3.998    green4[15]
    SLICE_X100Y44        LUT2 (Prop_lut2_I1_O)        0.302     4.300 r  green_OBUF[3]_inst_i_125/O
                         net (fo=1, routed)           0.000     4.300    green_OBUF[3]_inst_i_125_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.676 r  green_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.676    green_OBUF[3]_inst_i_96_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  green_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.793    green_OBUF[3]_inst_i_66_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  green_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.910    green_OBUF[3]_inst_i_36_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  green_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    green_OBUF[3]_inst_i_6_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  green_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.278     6.422    green_OBUF[3]_inst_i_2_n_0
    SLICE_X104Y46        LUT5 (Prop_lut5_I1_O)        0.124     6.546 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.498     9.044    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    12.591 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.591    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_top_left_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.437ns  (logic 6.372ns (51.230%)  route 6.066ns (48.770%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDRE                         0.000     0.000 r  v_top_left_reg[6]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  v_top_left_reg[6]/Q
                         net (fo=10, routed)          1.472     1.990    v_top_left_reg[6]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.124     2.114 r  green_OBUF[3]_inst_i_165/O
                         net (fo=1, routed)           0.000     2.114    green_OBUF[3]_inst_i_165_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.664 r  green_OBUF[3]_inst_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.664    green_OBUF[3]_inst_i_153_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  green_OBUF[3]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000     2.778    green_OBUF[3]_inst_i_141_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.017 r  green_OBUF[3]_inst_i_129/O[2]
                         net (fo=1, routed)           0.982     3.998    green4[15]
    SLICE_X100Y44        LUT2 (Prop_lut2_I1_O)        0.302     4.300 r  green_OBUF[3]_inst_i_125/O
                         net (fo=1, routed)           0.000     4.300    green_OBUF[3]_inst_i_125_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.676 r  green_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.676    green_OBUF[3]_inst_i_96_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  green_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.793    green_OBUF[3]_inst_i_66_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  green_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.910    green_OBUF[3]_inst_i_36_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  green_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    green_OBUF[3]_inst_i_6_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  green_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.278     6.422    green_OBUF[3]_inst_i_2_n_0
    SLICE_X104Y46        LUT5 (Prop_lut5_I1_O)        0.124     6.546 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.334     8.881    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    12.437 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.437    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_top_left_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 6.362ns (51.817%)  route 5.916ns (48.183%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDRE                         0.000     0.000 r  v_top_left_reg[6]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  v_top_left_reg[6]/Q
                         net (fo=10, routed)          1.472     1.990    v_top_left_reg[6]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.124     2.114 r  green_OBUF[3]_inst_i_165/O
                         net (fo=1, routed)           0.000     2.114    green_OBUF[3]_inst_i_165_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.664 r  green_OBUF[3]_inst_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.664    green_OBUF[3]_inst_i_153_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  green_OBUF[3]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000     2.778    green_OBUF[3]_inst_i_141_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.017 r  green_OBUF[3]_inst_i_129/O[2]
                         net (fo=1, routed)           0.982     3.998    green4[15]
    SLICE_X100Y44        LUT2 (Prop_lut2_I1_O)        0.302     4.300 r  green_OBUF[3]_inst_i_125/O
                         net (fo=1, routed)           0.000     4.300    green_OBUF[3]_inst_i_125_n_0
    SLICE_X100Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.676 r  green_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.676    green_OBUF[3]_inst_i_96_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  green_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.793    green_OBUF[3]_inst_i_66_n_0
    SLICE_X100Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  green_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.910    green_OBUF[3]_inst_i_36_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  green_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.027    green_OBUF[3]_inst_i_6_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  green_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.278     6.422    green_OBUF[3]_inst_i_2_n_0
    SLICE_X104Y46        LUT5 (Prop_lut5_I1_O)        0.124     6.546 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.184     8.731    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    12.278 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.278    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.176ns  (logic 5.495ns (45.132%)  route 6.681ns (54.868%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.466     8.629    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    12.176 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.176    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 5.485ns (45.608%)  route 6.541ns (54.392%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.326     8.489    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    12.025 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.025    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.871ns  (logic 5.480ns (46.164%)  route 6.391ns (53.836%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.176     8.339    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    11.871 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.871    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.720ns  (logic 5.479ns (46.748%)  route 6.241ns (53.252%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.027     8.189    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    11.720 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.720    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.261ns  (logic 5.459ns (48.471%)  route 5.803ns (51.529%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.588     7.751    blue_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    11.261 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.261    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.130ns  (logic 5.477ns (49.208%)  route 5.653ns (50.792%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[0]/Q
                         net (fo=12, routed)          1.775     2.231    hcount[0]
    SLICE_X108Y53        LUT2 (Prop_lut2_I1_O)        0.124     2.355 r  red_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           0.520     2.875    red_OBUF[3]_inst_i_91_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.470 r  red_OBUF[3]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.470    red_OBUF[3]_inst_i_60_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.587    red_OBUF[3]_inst_i_32_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  red_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.704    red_OBUF[3]_inst_i_6_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.933 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=1, routed)           0.920     4.852    red211_in
    SLICE_X104Y46        LUT4 (Prop_lut4_I0_O)        0.310     5.162 r  red_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.438     7.601    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    11.130 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.130    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_clk10hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk10hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE                         0.000     0.000 r  comp_clk10hz/count_reg[0]/C
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp_clk10hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    comp_clk10hz/count_reg_n_0_[0]
    SLICE_X53Y43         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  comp_clk10hz/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    comp_clk10hz/count[0]_i_1__0_n_0
    SLICE_X53Y43         FDRE                                         r  comp_clk10hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk10hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk10hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE                         0.000     0.000 r  comp_clk10hz/pulse_reg/C
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk10hz/pulse_reg/Q
                         net (fo=2, routed)           0.168     0.309    comp_clk10hz/pulse_reg_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  comp_clk10hz/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    comp_clk10hz/pulse_i_1__0_n_0
    SLICE_X53Y46         FDRE                                         r  comp_clk10hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hcount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE                         0.000     0.000 r  hcount_reg[0]/C
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hcount_reg[0]/Q
                         net (fo=12, routed)          0.179     0.320    hcount[0]
    SLICE_X107Y52        LUT1 (Prop_lut1_I0_O)        0.042     0.362 r  hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    hcount[0]_i_1_n_0
    SLICE_X107Y52        FDRE                                         r  hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[24]/C
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    comp_clk50mhz/count[24]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp_clk50mhz/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    comp_clk50mhz/p_1_in[24]
    SLICE_X49Y47         FDRE                                         r  comp_clk50mhz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[8]/C
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    comp_clk50mhz/count[8]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  comp_clk50mhz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    comp_clk50mhz/p_1_in[8]
    SLICE_X49Y43         FDRE                                         r  comp_clk50mhz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[12]/C
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50mhz/count[12]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50mhz/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50mhz/p_1_in[12]
    SLICE_X49Y44         FDRE                                         r  comp_clk50mhz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[16]/C
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50mhz/count[16]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50mhz/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50mhz/p_1_in[16]
    SLICE_X49Y45         FDRE                                         r  comp_clk50mhz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[20]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50mhz/count[20]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50mhz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50mhz/p_1_in[20]
    SLICE_X49Y46         FDRE                                         r  comp_clk50mhz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[28]/C
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50mhz/count[28]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50mhz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50mhz/p_1_in[28]
    SLICE_X49Y48         FDRE                                         r  comp_clk50mhz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50mhz/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50mhz/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE                         0.000     0.000 r  comp_clk50mhz/count_reg[4]/C
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50mhz/count_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    comp_clk50mhz/count[4]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50mhz/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50mhz/p_1_in[4]
    SLICE_X49Y42         FDRE                                         r  comp_clk50mhz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





