
module dds_compiler_module(

	input clk,
	input reset_n,
	input enable,
	
	output [31:0] data_out,
	output data_out_valid

);


always @ (posedge clk)
begin
	
	if(!reset_n)
		data_out <= 0;
	
	else if(enable)
		data_out <= data_out + 1;


end

assign data_out_valid = 1;




endmodule


