library ieee;
use ieee.std_logic_1164.all;
entity myFreqDiv is
port(
inclk : in std_logic;
outclk : out std_logic
);
end myFreqDiv;
architecture bhv of myfreqdiv is

signal count: integer := 0;
signal temp: std_logic := '0';
begin
process( inclk )
begin

if (inclk'event and inclk='1')then
if( count = 25000000 ) then
count <= 0;
temp <= not temp;
else
count <= count + 1;
end if;
end if;
end process;
outclk <= temp;
end bhv;