xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,
AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,
UART_Engine.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/UART_Engine.vhd,
UART_Manager.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/UART_Manager.vhd,
AXI4Stream_UART_v1_0.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0.vhd,
AXI4Stream_UART_0.vhd,vhdl,xil_defaultlib,../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/sim/AXI4Stream_UART_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
