{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "dram_cas_n",
					"strict" : false
				},
				{
					"name" : "dram_cs_n",
					"strict" : false
				},
				{
					"name" : "dram_ras_n",
					"strict" : false
				},
				{
					"name" : "dram_we_n",
					"strict" : false
				},
				{
					"name" : "uart_TXD",
					"strict" : false
				},
				{
					"name" : "dram_addr[12]",
					"strict" : false
				},
				{
					"name" : "dram_addr[11]",
					"strict" : false
				},
				{
					"name" : "dram_addr[10]",
					"strict" : false
				},
				{
					"name" : "dram_addr[9]",
					"strict" : false
				},
				{
					"name" : "dram_addr[8]",
					"strict" : false
				},
				{
					"name" : "dram_addr[7]",
					"strict" : false
				},
				{
					"name" : "dram_addr[6]",
					"strict" : false
				},
				{
					"name" : "dram_addr[5]",
					"strict" : false
				},
				{
					"name" : "dram_addr[4]",
					"strict" : false
				},
				{
					"name" : "dram_addr[3]",
					"strict" : false
				},
				{
					"name" : "dram_addr[2]",
					"strict" : false
				},
				{
					"name" : "dram_addr[1]",
					"strict" : false
				},
				{
					"name" : "dram_addr[0]",
					"strict" : false
				},
				{
					"name" : "dram_ba[1]",
					"strict" : false
				},
				{
					"name" : "dram_ba[0]",
					"strict" : false
				},
				{
					"name" : "dram_dqm[1]",
					"strict" : false
				},
				{
					"name" : "dram_dqm[0]",
					"strict" : false
				},
				{
					"name" : "dram_dq[15]",
					"strict" : false
				},
				{
					"name" : "dram_dq[14]",
					"strict" : false
				},
				{
					"name" : "dram_dq[13]",
					"strict" : false
				},
				{
					"name" : "dram_dq[12]",
					"strict" : false
				},
				{
					"name" : "dram_dq[11]",
					"strict" : false
				},
				{
					"name" : "dram_dq[10]",
					"strict" : false
				},
				{
					"name" : "dram_dq[9]",
					"strict" : false
				},
				{
					"name" : "dram_dq[8]",
					"strict" : false
				},
				{
					"name" : "dram_dq[7]",
					"strict" : false
				},
				{
					"name" : "dram_dq[6]",
					"strict" : false
				},
				{
					"name" : "dram_dq[5]",
					"strict" : false
				},
				{
					"name" : "dram_dq[4]",
					"strict" : false
				},
				{
					"name" : "dram_dq[3]",
					"strict" : false
				},
				{
					"name" : "dram_dq[2]",
					"strict" : false
				},
				{
					"name" : "dram_dq[1]",
					"strict" : false
				},
				{
					"name" : "dram_dq[0]",
					"strict" : false
				},
				{
					"name" : "fpga_reset_n",
					"strict" : false
				},
				{
					"name" : "uart_RXD",
					"strict" : false
				}
			]
		}
	]
}