#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: finagle.wot.ece.northwestern.edu

# Mon Feb  2 23:07:46 2026

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv" (library work)
@I::"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv" (library work)
@I::"/home/gel8580/CE387/HW/HW4/edge_detect/sv/grayscale.sv" (library work)
@I::"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv" (library work)
Verilog syntax check successful!
File /home/gel8580/CE387/HW/HW4/edge_detect/sv/grayscale.sv changed - recompiling
Selecting top level module edge_detect_top
@N: CG364 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000011000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_24s_1024s_11s
Running optimization stage 1 on fifo_24s_1024s_11s .......
@N: CG364 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/grayscale.sv":2:7:2:15|Synthesizing module grayscale in library work.
Running optimization stage 1 on grayscale .......
@N: CG364 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_8s_1024s_11s
Running optimization stage 1 on fifo_8s_1024s_11s .......
@N: CG364 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":2:7:2:11|Synthesizing module sobel in library work.

	WIDTH=32'b00000000000000000000001011010000
	HEIGHT=32'b00000000000000000000001000011100
   Generated name = sobel_720s_540s
Running optimization stage 1 on sobel_720s_540s .......
@N: CG364 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":2:7:2:21|Synthesizing module edge_detect_top in library work.
Running optimization stage 1 on edge_detect_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  2 23:07:48 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  2 23:07:49 2026

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.edge_detect_top.verilog "
Compiling work_edge_detect_top_verilog as a separate process
Compilation of node work.edge_detect_top finished successfully.Real start time 0h:00m:01s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:02s

Distributed Compiler Report
***************************

DP Name                          Status      Start time     End Time       Total Real Time     Log File                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.edge_detect_top.verilog     Success     0h:00m:01s     0h:00m:03s     0h:00m:02s          /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
=========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  2 23:07:52 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  2 23:07:53 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  2 23:07:55 2026

###########################################################]
# Mon Feb  2 23:07:56 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top_scck.rpt 
Printing clock  summary report in "/home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_1[7:0] because it is equivalent to instance sob_inst.lb1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)



Clock Summary
******************

          Start                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------
0 -       System                    1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                            
0 -       edge_detect_top|clock     256.6 MHz     3.897         inferred     Autoconstr_clkgroup_0     351  
============================================================================================================



Clock Load Summary
***********************

                          Clock     Source          Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                     Load      Pin             Seq Example                    Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------
System                    0         -               -                              -                 -            
                                                                                                                  
edge_detect_top|clock     351       clock(port)     fifo_out.fifo_buf[7:0].CLK     -                 -            
==================================================================================================================

@W: MT529 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":63:4:63:12|Found inferred clock edge_detect_top|clock which controls 351 sequential elements including fifo_in.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

Encoding state machine state[2:0] (in view: work.sobel_720s_540s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 32MB peak: 119MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Feb  2 23:07:58 2026

###########################################################]
# Mon Feb  2 23:07:59 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/grayscale.sv":39:65:39:153|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N: MO231 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Found counter in view:work.sobel_720s_540s(verilog) instance out_cnt[31:0] 
@N: MO231 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Found counter in view:work.sobel_720s_540s(verilog) instance pix_cnt[31:0] 
Encoding state machine state[2:0] (in view: work.sobel_720s_540s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)

@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_24s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF135 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|RAM lb0[7:0] (in view: work.sobel_720s_540s(verilog)) is 720 words by 8 bits.
@N: MF246 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Hierarchically decompose RAM 'lb0[7:0]' 
@N: MF135 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|RAM lb1[7:0] (in view: work.sobel_720s_540s(verilog)) is 720 words by 8 bits.
@N: MF246 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Hierarchically decompose RAM 'lb1[7:0]' 
@W: FX107 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[23:0] (in view: work.fifo_24s_1024s_11s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[7:0] (in view: work.fifo_8s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF794 |RAM lb1[7:0] required 18 registers during mapping 
@N: MF794 |RAM lb0[7:0] required 51 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 131MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 131MB)

@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops0 because it is equivalent to instance sob_inst.lb0_flops0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops7 because it is equivalent to instance sob_inst.lb1_flops7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops1 because it is equivalent to instance sob_inst.lb0_flops1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops2 because it is equivalent to instance sob_inst.lb0_flops2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops6 because it is equivalent to instance sob_inst.lb1_flops6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops3 because it is equivalent to instance sob_inst.lb0_flops3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops4 because it is equivalent to instance sob_inst.lb0_flops4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops24 because it is equivalent to instance sob_inst.lb0_flops24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops14 because it is equivalent to instance sob_inst.lb0_flops14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops25 because it is equivalent to instance sob_inst.lb0_flops25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops5 because it is equivalent to instance sob_inst.lb0_flops5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops12 because it is equivalent to instance sob_inst.lb0_flops12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops16 because it is equivalent to instance sob_inst.lb1_flops16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops8 because it is equivalent to instance sob_inst.lb0_flops8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops17 because it is equivalent to instance sob_inst.lb0_flops17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops9 because it is equivalent to instance sob_inst.lb0_flops9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops13 because it is equivalent to instance sob_inst.lb0_flops13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops10 because it is equivalent to instance sob_inst.lb0_flops10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops11 because it is equivalent to instance sob_inst.lb0_flops11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops21 because it is equivalent to instance sob_inst.lb1_flops21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops15 because it is equivalent to instance sob_inst.lb0_flops15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops28 because it is equivalent to instance sob_inst.lb0_flops28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops18 because it is equivalent to instance sob_inst.lb0_flops18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops31 because it is equivalent to instance sob_inst.lb1_flops31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops30 because it is equivalent to instance sob_inst.lb1_flops30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Removing sequential instance sob_inst.lb0_flops23 because it is equivalent to instance sob_inst.lb1_flops23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops20 because it is equivalent to instance sob_inst.lb0_flops20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops19 because it is equivalent to instance sob_inst.lb0_flops19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops22 because it is equivalent to instance sob_inst.lb0_flops22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops26 because it is equivalent to instance sob_inst.lb0_flops26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops27 because it is equivalent to instance sob_inst.lb0_flops27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_flops29 because it is equivalent to instance sob_inst.lb0_flops29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams22 because it is equivalent to instance sob_inst.lb0_rams22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams24 because it is equivalent to instance sob_inst.lb0_rams24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams25 because it is equivalent to instance sob_inst.lb0_rams25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams26 because it is equivalent to instance sob_inst.lb0_rams26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams30 because it is equivalent to instance sob_inst.lb0_rams30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams0 because it is equivalent to instance sob_inst.lb0_rams0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams1 because it is equivalent to instance sob_inst.lb0_rams1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams3 because it is equivalent to instance sob_inst.lb0_rams3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams4 because it is equivalent to instance sob_inst.lb0_rams4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams5 because it is equivalent to instance sob_inst.lb0_rams5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams6 because it is equivalent to instance sob_inst.lb0_rams6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams7 because it is equivalent to instance sob_inst.lb0_rams7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams8 because it is equivalent to instance sob_inst.lb0_rams8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams9 because it is equivalent to instance sob_inst.lb0_rams9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams10 because it is equivalent to instance sob_inst.lb0_rams10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams11 because it is equivalent to instance sob_inst.lb0_rams11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams12 because it is equivalent to instance sob_inst.lb0_rams12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams15 because it is equivalent to instance sob_inst.lb0_rams15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams16 because it is equivalent to instance sob_inst.lb0_rams16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams17 because it is equivalent to instance sob_inst.lb0_rams17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams18 because it is equivalent to instance sob_inst.lb0_rams18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams19 because it is equivalent to instance sob_inst.lb0_rams19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams20 because it is equivalent to instance sob_inst.lb0_rams20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams21 because it is equivalent to instance sob_inst.lb0_rams21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams23 because it is equivalent to instance sob_inst.lb0_rams23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams27 because it is equivalent to instance sob_inst.lb0_rams27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams28 because it is equivalent to instance sob_inst.lb0_rams28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams29 because it is equivalent to instance sob_inst.lb0_rams29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams31 because it is equivalent to instance sob_inst.lb0_rams31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams2 because it is equivalent to instance sob_inst.lb0_rams2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams13 because it is equivalent to instance sob_inst.lb0_rams13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/sobel.sv":43:4:43:12|Removing sequential instance sob_inst.lb1_rams14 because it is equivalent to instance sob_inst.lb0_rams14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams0_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams0_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams0_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams0_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams0_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams1_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams1_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams1_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams1_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams1_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams2_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams2_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams2_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams2_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams2_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams3_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams3_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams3_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams3_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams3_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams4_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams4_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams4_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams4_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams4_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams5_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams5_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams5_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams5_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams5_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams6_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams6_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams6_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams6_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams6_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams7_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams7_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams7_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams7_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams7_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams8_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams8_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams8_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams8_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams8_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams9_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams9_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams9_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams9_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams9_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams10_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams10_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams10_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams10_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams10_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams11_8 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams11_9 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams11_10 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams11_11 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance sob_inst.lb0_rams11_12 (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synlog/edge_detect_top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams31 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams30 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams29 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams28 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams27 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams26 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams25 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams24 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams23 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams22 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams21 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams20 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams19 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams18 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams17 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams16 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams15 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams14 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams13 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams12 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams11 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams10 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams9 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams8 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams7 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams6 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams5 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams4 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams3 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams2 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams1 (in view: work.edge_detect_top(verilog)).
@N: FX702 :"/home/gel8580/CE387/HW/HW4/edge_detect/sv/edge_detect_top.sv":82:6:82:13|Found startup values on RAM instance sob_inst.lb0_rams0 (in view: work.edge_detect_top(verilog)).

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 131MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 131MB)

@N: MF794 |RAM lb1[7:0] required 8 registers during mapping 
@N: MF794 |RAM lb0[7:0] required 16 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 131MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 151MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 174MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 437 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     437        fifo_out.empty 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 174MB)

Writing Analyst data base /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/synwork/edge_detect_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 174MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 174MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/gel8580/CE387/HW/HW4/edge_detect/syn/rev_1/edge_detect_top_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 174MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 174MB)

@W: MT420 |Found inferred clock edge_detect_top|clock with period 11.42ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb  2 23:08:10 2026
#


Top view:               edge_detect_top
Requested Frequency:    87.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.016

                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------
edge_detect_top|clock     87.5 MHz      74.4 MHz      11.422        13.438        -2.016     inferred     Autoconstr_clkgroup_0
===============================================================================================================================





Clock Relationships
*******************

Clocks                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------
Starting               Ending                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------
edge_detect_top|clock  edge_detect_top|clock  |  11.422      -2.016  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: edge_detect_top|clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                    Arrival           
Instance             Reference                 Type                                Pin         Net               Time        Slack 
                     Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[16]     fifo1_dout_16     4.154       -2.016
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[8]      fifo1_dout_8      4.154       -2.005
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[17]     fifo1_dout_17     4.154       -1.950
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[9]      fifo1_dout_9      4.154       -1.944
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[18]     fifo1_dout_18     4.154       -1.884
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[10]     fifo1_dout_10     4.154       -1.878
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[19]     fifo1_dout_19     4.154       -1.818
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[11]     fifo1_dout_11     4.154       -1.812
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[20]     fifo1_dout_20     4.154       -1.752
fifo_in.fifo_buf     edge_detect_top|clock     synplicity_altsyncram_RAM_R_W_1     q_b[12]     fifo1_dout_12     4.154       -1.746
===================================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                             Required           
Instance                Reference                 Type       Pin     Net                     Time         Slack 
                        Clock                                                                                   
----------------------------------------------------------------------------------------------------------------
gs_inst.gs[0]           edge_detect_top|clock     dffeas     d       gs_1_0_0__g0_i_x4       11.949       -2.016
gs_inst.gs[1]           edge_detect_top|clock     dffeas     d       mult1_un68_sum_add3     11.949       -1.233
gs_inst.gs[2]           edge_detect_top|clock     dffeas     d       mult1_un61_sum_add3     11.949       -0.237
gs_inst.gs[3]           edge_detect_top|clock     dffeas     d       mult1_un54_sum_add3     11.949       0.791 
sob_inst.sob_res[0]     edge_detect_top|clock     dffeas     d       sob_res_1_0_0__g0_0     11.949       0.842 
sob_inst.sob_res[1]     edge_detect_top|clock     dffeas     d       sob_res_1_0_1__g0_0     11.949       0.842 
sob_inst.sob_res[2]     edge_detect_top|clock     dffeas     d       sob_res_1_0_2__g0_0     11.949       0.842 
sob_inst.sob_res[3]     edge_detect_top|clock     dffeas     d       sob_res_1_0_3__g0_0     11.949       0.842 
sob_inst.sob_res[4]     edge_detect_top|clock     dffeas     d       sob_res_1_0_4__g0_0     11.949       0.842 
sob_inst.sob_res[5]     edge_detect_top|clock     dffeas     d       sob_res_1_0_5__g0_0     11.949       0.842 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in.fifo_buf / q_b[16]
    Ending point:                            gs_inst.gs[0] / d
    The start point is clocked by            edge_detect_top|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect_top|clock [rising] on pin clk

Instance / Net                                                                                       Pin         Pin               Arrival     No. of    
Name                                                             Type                                Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf                                                 synplicity_altsyncram_RAM_R_W_1     q_b[16]     Out     4.154     4.154       -         
fifo1_dout_16                                                    Net                                 -           -       0.326     -           1         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               datab       In      -         4.480       -         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cin         In      -         4.989       -         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cin         In      -         5.055       -         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               cin         In      -         5.121       -         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb               cin         In      -         5.187       -         
gs_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb               cout        Out     0.066     5.253       -         
un2_gs_c_0_carry_4                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb               cin         In      -         5.253       -         
gs_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb               cout        Out     0.066     5.319       -         
un2_gs_c_0_carry_5                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb               cin         In      -         5.319       -         
gs_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb               cout        Out     0.066     5.385       -         
un2_gs_c_0_carry_6                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb               cin         In      -         5.385       -         
gs_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb               cout        Out     0.066     5.451       -         
un2_gs_c_0_add7_cout                                             Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb               cin         In      -         5.451       -         
gs_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb               combout     Out     0.000     5.451       -         
un2_gs_c_0[8]                                                    Net                                 -           -       0.652     -           1         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               datab       In      -         6.102       -         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cout        Out     0.509     6.611       -         
un2_gs_c_add8_cout                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               cin         In      -         6.611       -         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               combout     Out     0.000     6.611       -         
CO0                                                              Net                                 -           -       0.513     -           9         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               dataa       In      -         7.124       -         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                    Net                                 -           -       0.326     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               datad       In      -         7.887       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                            Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               datac       In      -         8.375       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                              Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               dataa       In      -         9.137       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cin         In      -         9.635       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                         Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               cin         In      -         9.701       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                           Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               dataa       In      -         10.147      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               cin         In      -         10.645      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                              Net                                 -           -       0.652     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               datab       In      -         11.297      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                              Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               dataa       In      -         12.187      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                              Net                                 -           -       0.432     -           2         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               datac       In      -         13.055      -         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                              Net                                 -           -       0.326     -           1         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               datad       In      -         13.810      -         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                Net                                 -           -       0.000     -           1         
gs_inst.gs[0]                                                    dffeas                              d           In      -         13.965      -         
=========================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in.fifo_buf / q_b[16]
    Ending point:                            gs_inst.gs[0] / d
    The start point is clocked by            edge_detect_top|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect_top|clock [rising] on pin clk

Instance / Net                                                                                       Pin         Pin               Arrival     No. of    
Name                                                             Type                                Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf                                                 synplicity_altsyncram_RAM_R_W_1     q_b[16]     Out     4.154     4.154       -         
fifo1_dout_16                                                    Net                                 -           -       0.326     -           1         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               datab       In      -         4.480       -         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cin         In      -         4.989       -         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               combout     Out     0.000     4.989       -         
un2_gs_c_0_add1                                                  Net                                 -           -       0.652     -           1         
gs_inst.un2_gs_c_add1                                            cycloneive_lcell_comb               datab       In      -         5.640       -         
gs_inst.un2_gs_c_add1                                            cycloneive_lcell_comb               cout        Out     0.509     6.149       -         
un2_gs_c_carry_1                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add2                                            cycloneive_lcell_comb               cin         In      -         6.149       -         
gs_inst.un2_gs_c_add2                                            cycloneive_lcell_comb               cout        Out     0.066     6.215       -         
un2_gs_c_carry_2                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               cin         In      -         6.215       -         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cin         In      -         6.281       -         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cin         In      -         6.347       -         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cin         In      -         6.413       -         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cin         In      -         6.479       -         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cin         In      -         6.545       -         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               cin         In      -         6.611       -         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               combout     Out     0.000     6.611       -         
CO0                                                              Net                                 -           -       0.513     -           9         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               dataa       In      -         7.124       -         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                    Net                                 -           -       0.326     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               datad       In      -         7.887       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                            Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               datac       In      -         8.375       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                              Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               dataa       In      -         9.137       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cin         In      -         9.635       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                         Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               cin         In      -         9.701       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                           Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               dataa       In      -         10.147      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               cin         In      -         10.645      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                              Net                                 -           -       0.652     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               datab       In      -         11.297      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                              Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               dataa       In      -         12.187      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                              Net                                 -           -       0.432     -           2         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               datac       In      -         13.055      -         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                              Net                                 -           -       0.326     -           1         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               datad       In      -         13.810      -         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                Net                                 -           -       0.000     -           1         
gs_inst.gs[0]                                                    dffeas                              d           In      -         13.965      -         
=========================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in.fifo_buf / q_b[16]
    Ending point:                            gs_inst.gs[0] / d
    The start point is clocked by            edge_detect_top|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect_top|clock [rising] on pin clk

Instance / Net                                                                                       Pin         Pin               Arrival     No. of    
Name                                                             Type                                Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf                                                 synplicity_altsyncram_RAM_R_W_1     q_b[16]     Out     4.154     4.154       -         
fifo1_dout_16                                                    Net                                 -           -       0.326     -           1         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               datab       In      -         4.480       -         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cin         In      -         4.989       -         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cin         In      -         5.055       -         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               combout     Out     0.000     5.055       -         
un2_gs_c_0_add2                                                  Net                                 -           -       0.652     -           1         
gs_inst.un2_gs_c_add2                                            cycloneive_lcell_comb               datab       In      -         5.706       -         
gs_inst.un2_gs_c_add2                                            cycloneive_lcell_comb               cout        Out     0.509     6.215       -         
un2_gs_c_carry_2                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               cin         In      -         6.215       -         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cin         In      -         6.281       -         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cin         In      -         6.347       -         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cin         In      -         6.413       -         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cin         In      -         6.479       -         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cin         In      -         6.545       -         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               cin         In      -         6.611       -         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               combout     Out     0.000     6.611       -         
CO0                                                              Net                                 -           -       0.513     -           9         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               dataa       In      -         7.124       -         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                    Net                                 -           -       0.326     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               datad       In      -         7.887       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                            Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               datac       In      -         8.375       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                              Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               dataa       In      -         9.137       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cin         In      -         9.635       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                         Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               cin         In      -         9.701       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                           Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               dataa       In      -         10.147      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               cin         In      -         10.645      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                              Net                                 -           -       0.652     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               datab       In      -         11.297      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                              Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               dataa       In      -         12.187      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                              Net                                 -           -       0.432     -           2         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               datac       In      -         13.055      -         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                              Net                                 -           -       0.326     -           1         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               datad       In      -         13.810      -         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                Net                                 -           -       0.000     -           1         
gs_inst.gs[0]                                                    dffeas                              d           In      -         13.965      -         
=========================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in.fifo_buf / q_b[16]
    Ending point:                            gs_inst.gs[0] / d
    The start point is clocked by            edge_detect_top|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect_top|clock [rising] on pin clk

Instance / Net                                                                                       Pin         Pin               Arrival     No. of    
Name                                                             Type                                Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf                                                 synplicity_altsyncram_RAM_R_W_1     q_b[16]     Out     4.154     4.154       -         
fifo1_dout_16                                                    Net                                 -           -       0.326     -           1         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               datab       In      -         4.480       -         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cin         In      -         4.989       -         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cin         In      -         5.055       -         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               cin         In      -         5.121       -         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               combout     Out     0.000     5.121       -         
un2_gs_c_0_add3                                                  Net                                 -           -       0.652     -           1         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               datab       In      -         5.772       -         
gs_inst.un2_gs_c_add3                                            cycloneive_lcell_comb               cout        Out     0.509     6.281       -         
un2_gs_c_carry_3                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cin         In      -         6.281       -         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cin         In      -         6.347       -         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cin         In      -         6.413       -         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cin         In      -         6.479       -         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cin         In      -         6.545       -         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               cin         In      -         6.611       -         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               combout     Out     0.000     6.611       -         
CO0                                                              Net                                 -           -       0.513     -           9         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               dataa       In      -         7.124       -         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                    Net                                 -           -       0.326     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               datad       In      -         7.887       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                            Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               datac       In      -         8.375       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                              Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               dataa       In      -         9.137       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cin         In      -         9.635       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                         Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               cin         In      -         9.701       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                           Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               dataa       In      -         10.147      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               cin         In      -         10.645      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                              Net                                 -           -       0.652     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               datab       In      -         11.297      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                              Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               dataa       In      -         12.187      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                              Net                                 -           -       0.432     -           2         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               datac       In      -         13.055      -         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                              Net                                 -           -       0.326     -           1         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               datad       In      -         13.810      -         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                Net                                 -           -       0.000     -           1         
gs_inst.gs[0]                                                    dffeas                              d           In      -         13.965      -         
=========================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in.fifo_buf / q_b[16]
    Ending point:                            gs_inst.gs[0] / d
    The start point is clocked by            edge_detect_top|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect_top|clock [rising] on pin clk

Instance / Net                                                                                       Pin         Pin               Arrival     No. of    
Name                                                             Type                                Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in.fifo_buf                                                 synplicity_altsyncram_RAM_R_W_1     q_b[16]     Out     4.154     4.154       -         
fifo1_dout_16                                                    Net                                 -           -       0.326     -           1         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               datab       In      -         4.480       -         
gs_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb               cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cin         In      -         4.989       -         
gs_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb               cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cin         In      -         5.055       -         
gs_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb               cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               cin         In      -         5.121       -         
gs_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb               cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb               cin         In      -         5.187       -         
gs_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb               combout     Out     0.000     5.187       -         
un2_gs_c_0_add4                                                  Net                                 -           -       0.652     -           1         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               datab       In      -         5.838       -         
gs_inst.un2_gs_c_add4                                            cycloneive_lcell_comb               cout        Out     0.509     6.347       -         
un2_gs_c_carry_4                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cin         In      -         6.347       -         
gs_inst.un2_gs_c_add5                                            cycloneive_lcell_comb               cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cin         In      -         6.413       -         
gs_inst.un2_gs_c_add6                                            cycloneive_lcell_comb               cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cin         In      -         6.479       -         
gs_inst.un2_gs_c_add7                                            cycloneive_lcell_comb               cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                 Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cin         In      -         6.545       -         
gs_inst.un2_gs_c_add8                                            cycloneive_lcell_comb               cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                               Net                                 -           -       0.000     -           1         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               cin         In      -         6.611       -         
gs_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb               combout     Out     0.000     6.611       -         
CO0                                                              Net                                 -           -       0.513     -           9         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               dataa       In      -         7.124       -         
gs_inst.un2_gs_c_add7_RNILNDA1                                   cycloneive_lcell_comb               combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                    Net                                 -           -       0.326     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               datad       In      -         7.887       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb               combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                            Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               datac       In      -         8.375       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb               combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                              Net                                 -           -       0.333     -           2         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               dataa       In      -         9.137       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cin         In      -         9.635       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb               cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                         Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               cin         In      -         9.701       -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb               combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                           Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               dataa       In      -         10.147      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb               cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                           Net                                 -           -       0.000     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               cin         In      -         10.645      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb               combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                              Net                                 -           -       0.652     -           1         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               datab       In      -         11.297      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb               combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                              Net                                 -           -       0.446     -           4         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               dataa       In      -         12.187      -         
gs_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb               combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                              Net                                 -           -       0.432     -           2         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               datac       In      -         13.055      -         
gs_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb               combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                              Net                                 -           -       0.326     -           1         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               datad       In      -         13.810      -         
gs_inst.gs_RNO[0]                                                cycloneive_lcell_comb               combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                Net                                 -           -       0.000     -           1         
gs_inst.gs[0]                                                    dffeas                              d           In      -         13.965      -         
=========================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 174MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 174MB)

##### START OF AREA REPORT #####[
Design view:work.edge_detect_top(verilog)
Selecting part EP4CE115F23C7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 921 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 312
		  3 input functions 	 105
		  <=2 input functions 	 504
Logic elements by mode
		  normal mode            482
		  arithmetic mode        439
Total registers 400 of 114480 ( 0%)
I/O pins 39 of 529 ( 7%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             200
Sload:           0
Sclr:            8
Total ESB:      53504 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:04s; Memory used current: 34MB peak: 174MB)

Process took 0h:00m:11s realtime, 0h:00m:04s cputime
# Mon Feb  2 23:08:10 2026

###########################################################]
