Report time       : mercredi 14 d√©cembre 2016, 22:10:32 (UTC+0100).
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|             28|             28|             28|              0|              0|              0|
|   Verilog|        NA|             82|             82|             82|              0|              0|              0|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
