
dummy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003490  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003670  08003670  00013670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003708  08003708  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003708  08003708  00013708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003710  08003710  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003710  08003710  00013710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  2000005c  08003774  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08003774  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd44  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d38  00000000  00000000  0002be13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002db50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000073b  00000000  00000000  0002e4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d1ad  00000000  00000000  0002ec0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c307  00000000  00000000  0004bdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6739  00000000  00000000  000580bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a5c  00000000  00000000  0010e7f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00111254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003658 	.word	0x08003658

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08003658 	.word	0x08003658

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	; 0x28
 80005c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d2:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d6:	4a2a      	ldr	r2, [pc, #168]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005d8:	f043 0304 	orr.w	r3, r3, #4
 80005dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005de:	4b28      	ldr	r3, [pc, #160]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ea:	4b25      	ldr	r3, [pc, #148]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ee:	4a24      	ldr	r2, [pc, #144]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005f0:	f043 0320 	orr.w	r3, r3, #32
 80005f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f6:	4b22      	ldr	r3, [pc, #136]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fa:	f003 0320 	and.w	r3, r3, #32
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000606:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060e:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061e:	4a18      	ldr	r2, [pc, #96]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000620:	f043 0302 	orr.w	r3, r3, #2
 8000624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000626:	4b16      	ldr	r3, [pc, #88]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	2120      	movs	r1, #32
 8000636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063a:	f000 fcfb 	bl	8001034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800063e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000644:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000648:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4619      	mov	r1, r3
 8000654:	480b      	ldr	r0, [pc, #44]	; (8000684 <MX_GPIO_Init+0xc8>)
 8000656:	f000 fb6b 	bl	8000d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800065a:	2320      	movs	r3, #32
 800065c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4619      	mov	r1, r3
 8000670:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000674:	f000 fb5c 	bl	8000d30 <HAL_GPIO_Init>

}
 8000678:	bf00      	nop
 800067a:	3728      	adds	r7, #40	; 0x28
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000
 8000684:	48000800 	.word	0x48000800

08000688 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	uint8_t msgSize = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	70fb      	strb	r3, [r7, #3]
	uint32_t time = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	607b      	str	r3, [r7, #4]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000696:	f000 f9d4 	bl	8000a42 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800069a:	f000 f823 	bl	80006e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800069e:	f7ff ff8d 	bl	80005bc <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 80006a2:	f000 f903 	bl	80008ac <MX_LPUART1_UART_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		msgSize = snprintf(uartTxBuffer,UART_TX_BUFFER_SIZE,"Hello world, temps = %d sec...\r\n", time);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a0b      	ldr	r2, [pc, #44]	; (80006d8 <main+0x50>)
 80006aa:	2140      	movs	r1, #64	; 0x40
 80006ac:	480b      	ldr	r0, [pc, #44]	; (80006dc <main+0x54>)
 80006ae:	f002 fb1b 	bl	8002ce8 <sniprintf>
 80006b2:	4603      	mov	r3, r0
 80006b4:	70fb      	strb	r3, [r7, #3]
		HAL_UART_Transmit(&hlpuart1, uartTxBuffer, msgSize, HAL_MAX_DELAY);
 80006b6:	78fb      	ldrb	r3, [r7, #3]
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006be:	4907      	ldr	r1, [pc, #28]	; (80006dc <main+0x54>)
 80006c0:	4807      	ldr	r0, [pc, #28]	; (80006e0 <main+0x58>)
 80006c2:	f001 fcf7 	bl	80020b4 <HAL_UART_Transmit>
		HAL_Delay(1000);
 80006c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ca:	f000 fa2b 	bl	8000b24 <HAL_Delay>
		time++;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	3301      	adds	r3, #1
 80006d2:	607b      	str	r3, [r7, #4]
		msgSize = snprintf(uartTxBuffer,UART_TX_BUFFER_SIZE,"Hello world, temps = %d sec...\r\n", time);
 80006d4:	e7e7      	b.n	80006a6 <main+0x1e>
 80006d6:	bf00      	nop
 80006d8:	08003670 	.word	0x08003670
 80006dc:	20000078 	.word	0x20000078
 80006e0:	200000bc 	.word	0x200000bc

080006e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b094      	sub	sp, #80	; 0x50
 80006e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0318 	add.w	r3, r7, #24
 80006ee:	2238      	movs	r2, #56	; 0x38
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fb2c 	bl	8002d50 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000706:	2000      	movs	r0, #0
 8000708:	f000 fcac 	bl	8001064 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800070c:	2301      	movs	r3, #1
 800070e:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000714:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000716:	2302      	movs	r3, #2
 8000718:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800071a:	2303      	movs	r3, #3
 800071c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800071e:	2306      	movs	r3, #6
 8000720:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000722:	2355      	movs	r3, #85	; 0x55
 8000724:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800072e:	2302      	movs	r3, #2
 8000730:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000732:	f107 0318 	add.w	r3, r7, #24
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fd48 	bl	80011cc <HAL_RCC_OscConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000742:	f000 f818 	bl	8000776 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000746:	230f      	movs	r3, #15
 8000748:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074a:	2303      	movs	r3, #3
 800074c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	2104      	movs	r1, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f001 f84c 	bl	80017fc <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x8a>
	{
		Error_Handler();
 800076a:	f000 f804 	bl	8000776 <Error_Handler>
	}
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	; 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800077a:	b672      	cpsid	i
}
 800077c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800077e:	e7fe      	b.n	800077e <Error_Handler+0x8>

08000780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <HAL_MspInit+0x44>)
 8000788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078a:	4a0e      	ldr	r2, [pc, #56]	; (80007c4 <HAL_MspInit+0x44>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6613      	str	r3, [r2, #96]	; 0x60
 8000792:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <HAL_MspInit+0x44>)
 8000794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <HAL_MspInit+0x44>)
 80007a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007a2:	4a08      	ldr	r2, [pc, #32]	; (80007c4 <HAL_MspInit+0x44>)
 80007a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a8:	6593      	str	r3, [r2, #88]	; 0x58
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_MspInit+0x44>)
 80007ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007b6:	f000 fcf9 	bl	80011ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000

080007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <NMI_Handler+0x4>

080007ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <HardFault_Handler+0x4>

080007d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <MemManage_Handler+0x4>

080007da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007da:	b480      	push	{r7}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007de:	e7fe      	b.n	80007de <BusFault_Handler+0x4>

080007e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <UsageFault_Handler+0x4>

080007e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr

08000802 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000806:	bf00      	nop
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000814:	f000 f968 	bl	8000ae8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}

0800081c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000824:	4a14      	ldr	r2, [pc, #80]	; (8000878 <_sbrk+0x5c>)
 8000826:	4b15      	ldr	r3, [pc, #84]	; (800087c <_sbrk+0x60>)
 8000828:	1ad3      	subs	r3, r2, r3
 800082a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000830:	4b13      	ldr	r3, [pc, #76]	; (8000880 <_sbrk+0x64>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d102      	bne.n	800083e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000838:	4b11      	ldr	r3, [pc, #68]	; (8000880 <_sbrk+0x64>)
 800083a:	4a12      	ldr	r2, [pc, #72]	; (8000884 <_sbrk+0x68>)
 800083c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800083e:	4b10      	ldr	r3, [pc, #64]	; (8000880 <_sbrk+0x64>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	429a      	cmp	r2, r3
 800084a:	d207      	bcs.n	800085c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800084c:	f002 fa88 	bl	8002d60 <__errno>
 8000850:	4603      	mov	r3, r0
 8000852:	220c      	movs	r2, #12
 8000854:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000856:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800085a:	e009      	b.n	8000870 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <_sbrk+0x64>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000862:	4b07      	ldr	r3, [pc, #28]	; (8000880 <_sbrk+0x64>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	4a05      	ldr	r2, [pc, #20]	; (8000880 <_sbrk+0x64>)
 800086c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800086e:	68fb      	ldr	r3, [r7, #12]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3718      	adds	r7, #24
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20008000 	.word	0x20008000
 800087c:	00000400 	.word	0x00000400
 8000880:	200000b8 	.word	0x200000b8
 8000884:	20000298 	.word	0x20000298

08000888 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <SystemInit+0x20>)
 800088e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000892:	4a05      	ldr	r2, [pc, #20]	; (80008a8 <SystemInit+0x20>)
 8000894:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000898:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80008b0:	4b21      	ldr	r3, [pc, #132]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008b2:	4a22      	ldr	r2, [pc, #136]	; (800093c <MX_LPUART1_UART_Init+0x90>)
 80008b4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80008b6:	4b20      	ldr	r3, [pc, #128]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b1e      	ldr	r3, [pc, #120]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b1c      	ldr	r3, [pc, #112]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b1b      	ldr	r3, [pc, #108]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b19      	ldr	r3, [pc, #100]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b18      	ldr	r3, [pc, #96]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008dc:	4b16      	ldr	r3, [pc, #88]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e2:	4b15      	ldr	r3, [pc, #84]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008ee:	4812      	ldr	r0, [pc, #72]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 80008f0:	f001 fb90 	bl	8002014 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80008fa:	f7ff ff3c 	bl	8000776 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fe:	2100      	movs	r1, #0
 8000900:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 8000902:	f002 f927 	bl	8002b54 <HAL_UARTEx_SetTxFifoThreshold>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800090c:	f7ff ff33 	bl	8000776 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000910:	2100      	movs	r1, #0
 8000912:	4809      	ldr	r0, [pc, #36]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 8000914:	f002 f95c 	bl	8002bd0 <HAL_UARTEx_SetRxFifoThreshold>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800091e:	f7ff ff2a 	bl	8000776 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000922:	4805      	ldr	r0, [pc, #20]	; (8000938 <MX_LPUART1_UART_Init+0x8c>)
 8000924:	f002 f8dd 	bl	8002ae2 <HAL_UARTEx_DisableFifoMode>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800092e:	f7ff ff22 	bl	8000776 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200000bc 	.word	0x200000bc
 800093c:	40008000 	.word	0x40008000

08000940 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b09a      	sub	sp, #104	; 0x68
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000958:	f107 0310 	add.w	r3, r7, #16
 800095c:	2244      	movs	r2, #68	; 0x44
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f002 f9f5 	bl	8002d50 <memset>
  if(uartHandle->Instance==LPUART1)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a1f      	ldr	r2, [pc, #124]	; (80009e8 <HAL_UART_MspInit+0xa8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d136      	bne.n	80009de <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000970:	2320      	movs	r3, #32
 8000972:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000978:	f107 0310 	add.w	r3, r7, #16
 800097c:	4618      	mov	r0, r3
 800097e:	f001 f959 	bl	8001c34 <HAL_RCCEx_PeriphCLKConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000988:	f7ff fef5 	bl	8000776 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800098c:	4b17      	ldr	r3, [pc, #92]	; (80009ec <HAL_UART_MspInit+0xac>)
 800098e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000990:	4a16      	ldr	r2, [pc, #88]	; (80009ec <HAL_UART_MspInit+0xac>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000998:	4b14      	ldr	r3, [pc, #80]	; (80009ec <HAL_UART_MspInit+0xac>)
 800099a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a4:	4b11      	ldr	r3, [pc, #68]	; (80009ec <HAL_UART_MspInit+0xac>)
 80009a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a8:	4a10      	ldr	r2, [pc, #64]	; (80009ec <HAL_UART_MspInit+0xac>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <HAL_UART_MspInit+0xac>)
 80009b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80009bc:	230c      	movs	r3, #12
 80009be:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c0:	2302      	movs	r3, #2
 80009c2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80009cc:	230c      	movs	r3, #12
 80009ce:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009d4:	4619      	mov	r1, r3
 80009d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009da:	f000 f9a9 	bl	8000d30 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80009de:	bf00      	nop
 80009e0:	3768      	adds	r7, #104	; 0x68
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40008000 	.word	0x40008000
 80009ec:	40021000 	.word	0x40021000

080009f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f0:	480d      	ldr	r0, [pc, #52]	; (8000a28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f4:	480d      	ldr	r0, [pc, #52]	; (8000a2c <LoopForever+0x6>)
  ldr r1, =_edata
 80009f6:	490e      	ldr	r1, [pc, #56]	; (8000a30 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f8:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <LoopForever+0xe>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009fc:	e002      	b.n	8000a04 <LoopCopyDataInit>

080009fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a02:	3304      	adds	r3, #4

08000a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a08:	d3f9      	bcc.n	80009fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a0c:	4c0b      	ldr	r4, [pc, #44]	; (8000a3c <LoopForever+0x16>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a10:	e001      	b.n	8000a16 <LoopFillZerobss>

08000a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a14:	3204      	adds	r2, #4

08000a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a18:	d3fb      	bcc.n	8000a12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a1a:	f7ff ff35 	bl	8000888 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a1e:	f002 f9a5 	bl	8002d6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a22:	f7ff fe31 	bl	8000688 <main>

08000a26 <LoopForever>:

LoopForever:
    b LoopForever
 8000a26:	e7fe      	b.n	8000a26 <LoopForever>
  ldr   r0, =_estack
 8000a28:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a30:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a34:	08003718 	.word	0x08003718
  ldr r2, =_sbss
 8000a38:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a3c:	20000298 	.word	0x20000298

08000a40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a40:	e7fe      	b.n	8000a40 <ADC1_2_IRQHandler>

08000a42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b082      	sub	sp, #8
 8000a46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a4c:	2003      	movs	r0, #3
 8000a4e:	f000 f93d 	bl	8000ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a52:	2000      	movs	r0, #0
 8000a54:	f000 f80e 	bl	8000a74 <HAL_InitTick>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d002      	beq.n	8000a64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	e001      	b.n	8000a68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a64:	f7ff fe8c 	bl	8000780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a68:	79fb      	ldrb	r3, [r7, #7]

}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a80:	4b16      	ldr	r3, [pc, #88]	; (8000adc <HAL_InitTick+0x68>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d022      	beq.n	8000ace <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a88:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <HAL_InitTick+0x6c>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b13      	ldr	r3, [pc, #76]	; (8000adc <HAL_InitTick+0x68>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 f93a 	bl	8000d16 <HAL_SYSTICK_Config>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d10f      	bne.n	8000ac8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b0f      	cmp	r3, #15
 8000aac:	d809      	bhi.n	8000ac2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	6879      	ldr	r1, [r7, #4]
 8000ab2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ab6:	f000 f914 	bl	8000ce2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000aba:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <HAL_InitTick+0x70>)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6013      	str	r3, [r2, #0]
 8000ac0:	e007      	b.n	8000ad2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	73fb      	strb	r3, [r7, #15]
 8000ac6:	e004      	b.n	8000ad2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	73fb      	strb	r3, [r7, #15]
 8000acc:	e001      	b.n	8000ad2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3710      	adds	r7, #16
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	20000000 	.word	0x20000000
 8000ae4:	20000004 	.word	0x20000004

08000ae8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aec:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <HAL_IncTick+0x1c>)
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	4b05      	ldr	r3, [pc, #20]	; (8000b08 <HAL_IncTick+0x20>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4413      	add	r3, r2
 8000af6:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <HAL_IncTick+0x1c>)
 8000af8:	6013      	str	r3, [r2, #0]
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	2000014c 	.word	0x2000014c
 8000b08:	20000008 	.word	0x20000008

08000b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <HAL_GetTick+0x14>)
 8000b12:	681b      	ldr	r3, [r3, #0]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	2000014c 	.word	0x2000014c

08000b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b2c:	f7ff ffee 	bl	8000b0c <HAL_GetTick>
 8000b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b3c:	d004      	beq.n	8000b48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b3e:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <HAL_Delay+0x40>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	4413      	add	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b48:	bf00      	nop
 8000b4a:	f7ff ffdf 	bl	8000b0c <HAL_GetTick>
 8000b4e:	4602      	mov	r2, r0
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	1ad3      	subs	r3, r2, r3
 8000b54:	68fa      	ldr	r2, [r7, #12]
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d8f7      	bhi.n	8000b4a <HAL_Delay+0x26>
  {
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000008 	.word	0x20000008

08000b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	60d3      	str	r3, [r2, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb4:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	f003 0307 	and.w	r3, r3, #7
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	6039      	str	r1, [r7, #0]
 8000bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	db0a      	blt.n	8000bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	490c      	ldr	r1, [pc, #48]	; (8000c18 <__NVIC_SetPriority+0x4c>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	0112      	lsls	r2, r2, #4
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	440b      	add	r3, r1
 8000bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf4:	e00a      	b.n	8000c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4908      	ldr	r1, [pc, #32]	; (8000c1c <__NVIC_SetPriority+0x50>)
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	f003 030f 	and.w	r3, r3, #15
 8000c02:	3b04      	subs	r3, #4
 8000c04:	0112      	lsls	r2, r2, #4
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	440b      	add	r3, r1
 8000c0a:	761a      	strb	r2, [r3, #24]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000e100 	.word	0xe000e100
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b089      	sub	sp, #36	; 0x24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c34:	69fb      	ldr	r3, [r7, #28]
 8000c36:	f1c3 0307 	rsb	r3, r3, #7
 8000c3a:	2b04      	cmp	r3, #4
 8000c3c:	bf28      	it	cs
 8000c3e:	2304      	movcs	r3, #4
 8000c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	3304      	adds	r3, #4
 8000c46:	2b06      	cmp	r3, #6
 8000c48:	d902      	bls.n	8000c50 <NVIC_EncodePriority+0x30>
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3b03      	subs	r3, #3
 8000c4e:	e000      	b.n	8000c52 <NVIC_EncodePriority+0x32>
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	43da      	mvns	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	401a      	ands	r2, r3
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c72:	43d9      	mvns	r1, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c78:	4313      	orrs	r3, r2
         );
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3724      	adds	r7, #36	; 0x24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c98:	d301      	bcc.n	8000c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e00f      	b.n	8000cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <SysTick_Config+0x40>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca6:	210f      	movs	r1, #15
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cac:	f7ff ff8e 	bl	8000bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb6:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb8:	2207      	movs	r2, #7
 8000cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff ff47 	bl	8000b68 <__NVIC_SetPriorityGrouping>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b086      	sub	sp, #24
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf0:	f7ff ff5e 	bl	8000bb0 <__NVIC_GetPriorityGrouping>
 8000cf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	6978      	ldr	r0, [r7, #20]
 8000cfc:	f7ff ff90 	bl	8000c20 <NVIC_EncodePriority>
 8000d00:	4602      	mov	r2, r0
 8000d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d06:	4611      	mov	r1, r2
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff5f 	bl	8000bcc <__NVIC_SetPriority>
}
 8000d0e:	bf00      	nop
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff ffb2 	bl	8000c88 <SysTick_Config>
 8000d24:	4603      	mov	r3, r0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b087      	sub	sp, #28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d3e:	e15a      	b.n	8000ff6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	2101      	movs	r1, #1
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f000 814c 	beq.w	8000ff0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f003 0303 	and.w	r3, r3, #3
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d005      	beq.n	8000d70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d130      	bne.n	8000dd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000da6:	2201      	movs	r2, #1
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	091b      	lsrs	r3, r3, #4
 8000dbc:	f003 0201 	and.w	r2, r3, #1
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f003 0303 	and.w	r3, r3, #3
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d017      	beq.n	8000e0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	2203      	movs	r2, #3
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	689a      	ldr	r2, [r3, #8]
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 0303 	and.w	r3, r3, #3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d123      	bne.n	8000e62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	08da      	lsrs	r2, r3, #3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	3208      	adds	r2, #8
 8000e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	220f      	movs	r2, #15
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	691a      	ldr	r2, [r3, #16]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	08da      	lsrs	r2, r3, #3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3208      	adds	r2, #8
 8000e5c:	6939      	ldr	r1, [r7, #16]
 8000e5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f003 0203 	and.w	r2, r3, #3
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 80a6 	beq.w	8000ff0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea4:	4b5b      	ldr	r3, [pc, #364]	; (8001014 <HAL_GPIO_Init+0x2e4>)
 8000ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ea8:	4a5a      	ldr	r2, [pc, #360]	; (8001014 <HAL_GPIO_Init+0x2e4>)
 8000eaa:	f043 0301 	orr.w	r3, r3, #1
 8000eae:	6613      	str	r3, [r2, #96]	; 0x60
 8000eb0:	4b58      	ldr	r3, [pc, #352]	; (8001014 <HAL_GPIO_Init+0x2e4>)
 8000eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb4:	f003 0301 	and.w	r3, r3, #1
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ebc:	4a56      	ldr	r2, [pc, #344]	; (8001018 <HAL_GPIO_Init+0x2e8>)
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	089b      	lsrs	r3, r3, #2
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	f003 0303 	and.w	r3, r3, #3
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	220f      	movs	r2, #15
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ee6:	d01f      	beq.n	8000f28 <HAL_GPIO_Init+0x1f8>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4a4c      	ldr	r2, [pc, #304]	; (800101c <HAL_GPIO_Init+0x2ec>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d019      	beq.n	8000f24 <HAL_GPIO_Init+0x1f4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a4b      	ldr	r2, [pc, #300]	; (8001020 <HAL_GPIO_Init+0x2f0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d013      	beq.n	8000f20 <HAL_GPIO_Init+0x1f0>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a4a      	ldr	r2, [pc, #296]	; (8001024 <HAL_GPIO_Init+0x2f4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d00d      	beq.n	8000f1c <HAL_GPIO_Init+0x1ec>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a49      	ldr	r2, [pc, #292]	; (8001028 <HAL_GPIO_Init+0x2f8>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d007      	beq.n	8000f18 <HAL_GPIO_Init+0x1e8>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a48      	ldr	r2, [pc, #288]	; (800102c <HAL_GPIO_Init+0x2fc>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d101      	bne.n	8000f14 <HAL_GPIO_Init+0x1e4>
 8000f10:	2305      	movs	r3, #5
 8000f12:	e00a      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f14:	2306      	movs	r3, #6
 8000f16:	e008      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f18:	2304      	movs	r3, #4
 8000f1a:	e006      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e004      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f20:	2302      	movs	r3, #2
 8000f22:	e002      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f24:	2301      	movs	r3, #1
 8000f26:	e000      	b.n	8000f2a <HAL_GPIO_Init+0x1fa>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	f002 0203 	and.w	r2, r2, #3
 8000f30:	0092      	lsls	r2, r2, #2
 8000f32:	4093      	lsls	r3, r2
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f3a:	4937      	ldr	r1, [pc, #220]	; (8001018 <HAL_GPIO_Init+0x2e8>)
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	089b      	lsrs	r3, r3, #2
 8000f40:	3302      	adds	r3, #2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f48:	4b39      	ldr	r3, [pc, #228]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f6c:	4a30      	ldr	r2, [pc, #192]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f72:	4b2f      	ldr	r3, [pc, #188]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f96:	4a26      	ldr	r2, [pc, #152]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000f9c:	4b24      	ldr	r3, [pc, #144]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fc0:	4a1b      	ldr	r2, [pc, #108]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fea:	4a11      	ldr	r2, [pc, #68]	; (8001030 <HAL_GPIO_Init+0x300>)
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8001000:	2b00      	cmp	r3, #0
 8001002:	f47f ae9d 	bne.w	8000d40 <HAL_GPIO_Init+0x10>
  }
}
 8001006:	bf00      	nop
 8001008:	bf00      	nop
 800100a:	371c      	adds	r7, #28
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	40021000 	.word	0x40021000
 8001018:	40010000 	.word	0x40010000
 800101c:	48000400 	.word	0x48000400
 8001020:	48000800 	.word	0x48000800
 8001024:	48000c00 	.word	0x48000c00
 8001028:	48001000 	.word	0x48001000
 800102c:	48001400 	.word	0x48001400
 8001030:	40010400 	.word	0x40010400

08001034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	807b      	strh	r3, [r7, #2]
 8001040:	4613      	mov	r3, r2
 8001042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800104a:	887a      	ldrh	r2, [r7, #2]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001050:	e002      	b.n	8001058 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001052:	887a      	ldrh	r2, [r7, #2]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d141      	bne.n	80010f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001072:	4b4b      	ldr	r3, [pc, #300]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800107a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800107e:	d131      	bne.n	80010e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001080:	4b47      	ldr	r3, [pc, #284]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001082:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001086:	4a46      	ldr	r2, [pc, #280]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800108c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001090:	4b43      	ldr	r3, [pc, #268]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001098:	4a41      	ldr	r2, [pc, #260]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800109a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800109e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010a0:	4b40      	ldr	r3, [pc, #256]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2232      	movs	r2, #50	; 0x32
 80010a6:	fb02 f303 	mul.w	r3, r2, r3
 80010aa:	4a3f      	ldr	r2, [pc, #252]	; (80011a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80010ac:	fba2 2303 	umull	r2, r3, r2, r3
 80010b0:	0c9b      	lsrs	r3, r3, #18
 80010b2:	3301      	adds	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010b6:	e002      	b.n	80010be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010be:	4b38      	ldr	r3, [pc, #224]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ca:	d102      	bne.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f2      	bne.n	80010b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010d2:	4b33      	ldr	r3, [pc, #204]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010de:	d158      	bne.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e057      	b.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010e4:	4b2e      	ldr	r3, [pc, #184]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010ea:	4a2d      	ldr	r2, [pc, #180]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80010f4:	e04d      	b.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010fc:	d141      	bne.n	8001182 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010fe:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800110a:	d131      	bne.n	8001170 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800110c:	4b24      	ldr	r3, [pc, #144]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800110e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001112:	4a23      	ldr	r2, [pc, #140]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001118:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800111c:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001124:	4a1e      	ldr	r2, [pc, #120]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001126:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800112a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800112c:	4b1d      	ldr	r3, [pc, #116]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2232      	movs	r2, #50	; 0x32
 8001132:	fb02 f303 	mul.w	r3, r2, r3
 8001136:	4a1c      	ldr	r2, [pc, #112]	; (80011a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001138:	fba2 2303 	umull	r2, r3, r2, r3
 800113c:	0c9b      	lsrs	r3, r3, #18
 800113e:	3301      	adds	r3, #1
 8001140:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001142:	e002      	b.n	800114a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3b01      	subs	r3, #1
 8001148:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001156:	d102      	bne.n	800115e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f2      	bne.n	8001144 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800116a:	d112      	bne.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e011      	b.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001170:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001172:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800117c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001180:	e007      	b.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001182:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800118a:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800118c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001190:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	40007000 	.word	0x40007000
 80011a4:	20000000 	.word	0x20000000
 80011a8:	431bde83 	.word	0x431bde83

080011ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80011b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011ba:	6093      	str	r3, [r2, #8]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40007000 	.word	0x40007000

080011cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e306      	b.n	80017ec <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d075      	beq.n	80012d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ea:	4b97      	ldr	r3, [pc, #604]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011f4:	4b94      	ldr	r3, [pc, #592]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	2b0c      	cmp	r3, #12
 8001202:	d102      	bne.n	800120a <HAL_RCC_OscConfig+0x3e>
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2b03      	cmp	r3, #3
 8001208:	d002      	beq.n	8001210 <HAL_RCC_OscConfig+0x44>
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	2b08      	cmp	r3, #8
 800120e:	d10b      	bne.n	8001228 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001210:	4b8d      	ldr	r3, [pc, #564]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d05b      	beq.n	80012d4 <HAL_RCC_OscConfig+0x108>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d157      	bne.n	80012d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e2e1      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001230:	d106      	bne.n	8001240 <HAL_RCC_OscConfig+0x74>
 8001232:	4b85      	ldr	r3, [pc, #532]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a84      	ldr	r2, [pc, #528]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e01d      	b.n	800127c <HAL_RCC_OscConfig+0xb0>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001248:	d10c      	bne.n	8001264 <HAL_RCC_OscConfig+0x98>
 800124a:	4b7f      	ldr	r3, [pc, #508]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001254:	6013      	str	r3, [r2, #0]
 8001256:	4b7c      	ldr	r3, [pc, #496]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a7b      	ldr	r2, [pc, #492]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800125c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	e00b      	b.n	800127c <HAL_RCC_OscConfig+0xb0>
 8001264:	4b78      	ldr	r3, [pc, #480]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a77      	ldr	r2, [pc, #476]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800126a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b75      	ldr	r3, [pc, #468]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a74      	ldr	r2, [pc, #464]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001276:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800127a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d013      	beq.n	80012ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001284:	f7ff fc42 	bl	8000b0c <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800128c:	f7ff fc3e 	bl	8000b0c <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b64      	cmp	r3, #100	; 0x64
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e2a6      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800129e:	4b6a      	ldr	r3, [pc, #424]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0f0      	beq.n	800128c <HAL_RCC_OscConfig+0xc0>
 80012aa:	e014      	b.n	80012d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ac:	f7ff fc2e 	bl	8000b0c <HAL_GetTick>
 80012b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b4:	f7ff fc2a 	bl	8000b0c <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b64      	cmp	r3, #100	; 0x64
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e292      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c6:	4b60      	ldr	r3, [pc, #384]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1f0      	bne.n	80012b4 <HAL_RCC_OscConfig+0xe8>
 80012d2:	e000      	b.n	80012d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d075      	beq.n	80013ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e2:	4b59      	ldr	r3, [pc, #356]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f003 030c 	and.w	r3, r3, #12
 80012ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ec:	4b56      	ldr	r3, [pc, #344]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	f003 0303 	and.w	r3, r3, #3
 80012f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2b0c      	cmp	r3, #12
 80012fa:	d102      	bne.n	8001302 <HAL_RCC_OscConfig+0x136>
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d002      	beq.n	8001308 <HAL_RCC_OscConfig+0x13c>
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	2b04      	cmp	r3, #4
 8001306:	d11f      	bne.n	8001348 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001308:	4b4f      	ldr	r3, [pc, #316]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_OscConfig+0x154>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e265      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001320:	4b49      	ldr	r3, [pc, #292]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	061b      	lsls	r3, r3, #24
 800132e:	4946      	ldr	r1, [pc, #280]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001330:	4313      	orrs	r3, r2
 8001332:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001334:	4b45      	ldr	r3, [pc, #276]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fb9b 	bl	8000a74 <HAL_InitTick>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d043      	beq.n	80013cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e251      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d023      	beq.n	8001398 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001350:	4b3d      	ldr	r3, [pc, #244]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a3c      	ldr	r2, [pc, #240]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800135a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135c:	f7ff fbd6 	bl	8000b0c <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001364:	f7ff fbd2 	bl	8000b0c <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e23a      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001376:	4b34      	ldr	r3, [pc, #208]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0f0      	beq.n	8001364 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001382:	4b31      	ldr	r3, [pc, #196]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	061b      	lsls	r3, r3, #24
 8001390:	492d      	ldr	r1, [pc, #180]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001392:	4313      	orrs	r3, r2
 8001394:	604b      	str	r3, [r1, #4]
 8001396:	e01a      	b.n	80013ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001398:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a2a      	ldr	r2, [pc, #168]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800139e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a4:	f7ff fbb2 	bl	8000b0c <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ac:	f7ff fbae 	bl	8000b0c <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e216      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013be:	4b22      	ldr	r3, [pc, #136]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x1e0>
 80013ca:	e000      	b.n	80013ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d041      	beq.n	800145e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d01c      	beq.n	800141c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013e2:	4b19      	ldr	r3, [pc, #100]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80013e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013e8:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f2:	f7ff fb8b 	bl	8000b0c <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013f8:	e008      	b.n	800140c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fa:	f7ff fb87 	bl	8000b0c <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b02      	cmp	r3, #2
 8001406:	d901      	bls.n	800140c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e1ef      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800140e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0ef      	beq.n	80013fa <HAL_RCC_OscConfig+0x22e>
 800141a:	e020      	b.n	800145e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800141c:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800141e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001422:	4a09      	ldr	r2, [pc, #36]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 8001424:	f023 0301 	bic.w	r3, r3, #1
 8001428:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800142c:	f7ff fb6e 	bl	8000b0c <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001432:	e00d      	b.n	8001450 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001434:	f7ff fb6a 	bl	8000b0c <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d906      	bls.n	8001450 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e1d2      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000
 800144c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001450:	4b8c      	ldr	r3, [pc, #560]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001452:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1ea      	bne.n	8001434 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0304 	and.w	r3, r3, #4
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 80a6 	beq.w	80015b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800146c:	2300      	movs	r3, #0
 800146e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001470:	4b84      	ldr	r3, [pc, #528]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_RCC_OscConfig+0x2b4>
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <HAL_RCC_OscConfig+0x2b6>
 8001480:	2300      	movs	r3, #0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00d      	beq.n	80014a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	4b7f      	ldr	r3, [pc, #508]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	4a7e      	ldr	r2, [pc, #504]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001490:	6593      	str	r3, [r2, #88]	; 0x58
 8001492:	4b7c      	ldr	r3, [pc, #496]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800149e:	2301      	movs	r3, #1
 80014a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a2:	4b79      	ldr	r3, [pc, #484]	; (8001688 <HAL_RCC_OscConfig+0x4bc>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d118      	bne.n	80014e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014ae:	4b76      	ldr	r3, [pc, #472]	; (8001688 <HAL_RCC_OscConfig+0x4bc>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a75      	ldr	r2, [pc, #468]	; (8001688 <HAL_RCC_OscConfig+0x4bc>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ba:	f7ff fb27 	bl	8000b0c <HAL_GetTick>
 80014be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c0:	e008      	b.n	80014d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c2:	f7ff fb23 	bl	8000b0c <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e18b      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014d4:	4b6c      	ldr	r3, [pc, #432]	; (8001688 <HAL_RCC_OscConfig+0x4bc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d0f0      	beq.n	80014c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d108      	bne.n	80014fa <HAL_RCC_OscConfig+0x32e>
 80014e8:	4b66      	ldr	r3, [pc, #408]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80014ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014ee:	4a65      	ldr	r2, [pc, #404]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014f8:	e024      	b.n	8001544 <HAL_RCC_OscConfig+0x378>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b05      	cmp	r3, #5
 8001500:	d110      	bne.n	8001524 <HAL_RCC_OscConfig+0x358>
 8001502:	4b60      	ldr	r3, [pc, #384]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001504:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001508:	4a5e      	ldr	r2, [pc, #376]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001512:	4b5c      	ldr	r3, [pc, #368]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001518:	4a5a      	ldr	r2, [pc, #360]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001522:	e00f      	b.n	8001544 <HAL_RCC_OscConfig+0x378>
 8001524:	4b57      	ldr	r3, [pc, #348]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800152a:	4a56      	ldr	r2, [pc, #344]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800152c:	f023 0301 	bic.w	r3, r3, #1
 8001530:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001534:	4b53      	ldr	r3, [pc, #332]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800153a:	4a52      	ldr	r2, [pc, #328]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800153c:	f023 0304 	bic.w	r3, r3, #4
 8001540:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d016      	beq.n	800157a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800154c:	f7ff fade 	bl	8000b0c <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001552:	e00a      	b.n	800156a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001554:	f7ff fada 	bl	8000b0c <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001562:	4293      	cmp	r3, r2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e140      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800156a:	4b46      	ldr	r3, [pc, #280]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800156c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0ed      	beq.n	8001554 <HAL_RCC_OscConfig+0x388>
 8001578:	e015      	b.n	80015a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800157a:	f7ff fac7 	bl	8000b0c <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001580:	e00a      	b.n	8001598 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001582:	f7ff fac3 	bl	8000b0c <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001590:	4293      	cmp	r3, r2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e129      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001598:	4b3a      	ldr	r3, [pc, #232]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800159a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ed      	bne.n	8001582 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015a6:	7ffb      	ldrb	r3, [r7, #31]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d105      	bne.n	80015b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ac:	4b35      	ldr	r3, [pc, #212]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80015ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b0:	4a34      	ldr	r2, [pc, #208]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80015b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015b6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0320 	and.w	r3, r3, #32
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d03c      	beq.n	800163e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d01c      	beq.n	8001606 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015cc:	4b2d      	ldr	r3, [pc, #180]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80015ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015d2:	4a2c      	ldr	r2, [pc, #176]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015dc:	f7ff fa96 	bl	8000b0c <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015e4:	f7ff fa92 	bl	8000b0c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e0fa      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015f6:	4b23      	ldr	r3, [pc, #140]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 80015f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d0ef      	beq.n	80015e4 <HAL_RCC_OscConfig+0x418>
 8001604:	e01b      	b.n	800163e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001606:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001608:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800160c:	4a1d      	ldr	r2, [pc, #116]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800160e:	f023 0301 	bic.w	r3, r3, #1
 8001612:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001616:	f7ff fa79 	bl	8000b0c <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800161e:	f7ff fa75 	bl	8000b0c <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e0dd      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001632:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1ef      	bne.n	800161e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 80d1 	beq.w	80017ea <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f003 030c 	and.w	r3, r3, #12
 8001650:	2b0c      	cmp	r3, #12
 8001652:	f000 808b 	beq.w	800176c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d15e      	bne.n	800171c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a08      	ldr	r2, [pc, #32]	; (8001684 <HAL_RCC_OscConfig+0x4b8>)
 8001664:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166a:	f7ff fa4f 	bl	8000b0c <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001670:	e00c      	b.n	800168c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001672:	f7ff fa4b 	bl	8000b0c <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d905      	bls.n	800168c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e0b3      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
 8001684:	40021000 	.word	0x40021000
 8001688:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800168c:	4b59      	ldr	r3, [pc, #356]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1ec      	bne.n	8001672 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001698:	4b56      	ldr	r3, [pc, #344]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	4b56      	ldr	r3, [pc, #344]	; (80017f8 <HAL_RCC_OscConfig+0x62c>)
 800169e:	4013      	ands	r3, r2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6a11      	ldr	r1, [r2, #32]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016a8:	3a01      	subs	r2, #1
 80016aa:	0112      	lsls	r2, r2, #4
 80016ac:	4311      	orrs	r1, r2
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80016b2:	0212      	lsls	r2, r2, #8
 80016b4:	4311      	orrs	r1, r2
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016ba:	0852      	lsrs	r2, r2, #1
 80016bc:	3a01      	subs	r2, #1
 80016be:	0552      	lsls	r2, r2, #21
 80016c0:	4311      	orrs	r1, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016c6:	0852      	lsrs	r2, r2, #1
 80016c8:	3a01      	subs	r2, #1
 80016ca:	0652      	lsls	r2, r2, #25
 80016cc:	4311      	orrs	r1, r2
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016d2:	06d2      	lsls	r2, r2, #27
 80016d4:	430a      	orrs	r2, r1
 80016d6:	4947      	ldr	r1, [pc, #284]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016dc:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a44      	ldr	r2, [pc, #272]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 80016e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016e8:	4b42      	ldr	r3, [pc, #264]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a41      	ldr	r2, [pc, #260]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 80016ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f4:	f7ff fa0a 	bl	8000b0c <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7ff fa06 	bl	8000b0c <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e06e      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800170e:	4b39      	ldr	r3, [pc, #228]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f0      	beq.n	80016fc <HAL_RCC_OscConfig+0x530>
 800171a:	e066      	b.n	80017ea <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800171c:	4b35      	ldr	r3, [pc, #212]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a34      	ldr	r2, [pc, #208]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 8001722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001726:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001728:	4b32      	ldr	r3, [pc, #200]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	4a31      	ldr	r2, [pc, #196]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800172e:	f023 0303 	bic.w	r3, r3, #3
 8001732:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001734:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	4a2e      	ldr	r2, [pc, #184]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800173a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800173e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001742:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001744:	f7ff f9e2 	bl	8000b0c <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174c:	f7ff f9de 	bl	8000b0c <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e046      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800175e:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f0      	bne.n	800174c <HAL_RCC_OscConfig+0x580>
 800176a:	e03e      	b.n	80017ea <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d101      	bne.n	8001778 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e039      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001778:	4b1e      	ldr	r3, [pc, #120]	; (80017f4 <HAL_RCC_OscConfig+0x628>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f003 0203 	and.w	r2, r3, #3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	429a      	cmp	r2, r3
 800178a:	d12c      	bne.n	80017e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001796:	3b01      	subs	r3, #1
 8001798:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800179a:	429a      	cmp	r2, r3
 800179c:	d123      	bne.n	80017e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d11b      	bne.n	80017e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d113      	bne.n	80017e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c8:	085b      	lsrs	r3, r3, #1
 80017ca:	3b01      	subs	r3, #1
 80017cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d109      	bne.n	80017e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017dc:	085b      	lsrs	r3, r3, #1
 80017de:	3b01      	subs	r3, #1
 80017e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d001      	beq.n	80017ea <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e000      	b.n	80017ec <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3720      	adds	r7, #32
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000
 80017f8:	019f800c 	.word	0x019f800c

080017fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e11e      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001814:	4b91      	ldr	r3, [pc, #580]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 030f 	and.w	r3, r3, #15
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	d910      	bls.n	8001844 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001822:	4b8e      	ldr	r3, [pc, #568]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f023 020f 	bic.w	r2, r3, #15
 800182a:	498c      	ldr	r1, [pc, #560]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	4313      	orrs	r3, r2
 8001830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001832:	4b8a      	ldr	r3, [pc, #552]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e106      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	2b00      	cmp	r3, #0
 800184e:	d073      	beq.n	8001938 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d129      	bne.n	80018ac <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001858:	4b81      	ldr	r3, [pc, #516]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d101      	bne.n	8001868 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e0f4      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001868:	f000 f99e 	bl	8001ba8 <RCC_GetSysClockFreqFromPLLSource>
 800186c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4a7c      	ldr	r2, [pc, #496]	; (8001a64 <HAL_RCC_ClockConfig+0x268>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d93f      	bls.n	80018f6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001876:	4b7a      	ldr	r3, [pc, #488]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d009      	beq.n	8001896 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800188a:	2b00      	cmp	r3, #0
 800188c:	d033      	beq.n	80018f6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001892:	2b00      	cmp	r3, #0
 8001894:	d12f      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001896:	4b72      	ldr	r3, [pc, #456]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800189e:	4a70      	ldr	r2, [pc, #448]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80018a6:	2380      	movs	r3, #128	; 0x80
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	e024      	b.n	80018f6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d107      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018b4:	4b6a      	ldr	r3, [pc, #424]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d109      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0c6      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c4:	4b66      	ldr	r3, [pc, #408]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0be      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80018d4:	f000 f8ce 	bl	8001a74 <HAL_RCC_GetSysClockFreq>
 80018d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	4a61      	ldr	r2, [pc, #388]	; (8001a64 <HAL_RCC_ClockConfig+0x268>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d909      	bls.n	80018f6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018e2:	4b5f      	ldr	r3, [pc, #380]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018ea:	4a5d      	ldr	r2, [pc, #372]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018f0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018f6:	4b5a      	ldr	r3, [pc, #360]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f023 0203 	bic.w	r2, r3, #3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	4957      	ldr	r1, [pc, #348]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001904:	4313      	orrs	r3, r2
 8001906:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001908:	f7ff f900 	bl	8000b0c <HAL_GetTick>
 800190c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800190e:	e00a      	b.n	8001926 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001910:	f7ff f8fc 	bl	8000b0c <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f241 3288 	movw	r2, #5000	; 0x1388
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e095      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001926:	4b4e      	ldr	r3, [pc, #312]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 020c 	and.w	r2, r3, #12
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	429a      	cmp	r2, r3
 8001936:	d1eb      	bne.n	8001910 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d023      	beq.n	800198c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	2b00      	cmp	r3, #0
 800194e:	d005      	beq.n	800195c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001950:	4b43      	ldr	r3, [pc, #268]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	4a42      	ldr	r2, [pc, #264]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001956:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800195a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b00      	cmp	r3, #0
 8001966:	d007      	beq.n	8001978 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001968:	4b3d      	ldr	r3, [pc, #244]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001970:	4a3b      	ldr	r2, [pc, #236]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001972:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001976:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001978:	4b39      	ldr	r3, [pc, #228]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	4936      	ldr	r1, [pc, #216]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001986:	4313      	orrs	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
 800198a:	e008      	b.n	800199e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	2b80      	cmp	r3, #128	; 0x80
 8001990:	d105      	bne.n	800199e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001992:	4b33      	ldr	r3, [pc, #204]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	4a32      	ldr	r2, [pc, #200]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001998:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800199c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800199e:	4b2f      	ldr	r3, [pc, #188]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d21d      	bcs.n	80019e8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ac:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f023 020f 	bic.w	r2, r3, #15
 80019b4:	4929      	ldr	r1, [pc, #164]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019bc:	f7ff f8a6 	bl	8000b0c <HAL_GetTick>
 80019c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c2:	e00a      	b.n	80019da <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c4:	f7ff f8a2 	bl	8000b0c <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e03b      	b.n	8001a52 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019da:	4b20      	ldr	r3, [pc, #128]	; (8001a5c <HAL_RCC_ClockConfig+0x260>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	683a      	ldr	r2, [r7, #0]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d1ed      	bne.n	80019c4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d008      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f4:	4b1a      	ldr	r3, [pc, #104]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4917      	ldr	r1, [pc, #92]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d009      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a12:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	490f      	ldr	r1, [pc, #60]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a26:	f000 f825 	bl	8001a74 <HAL_RCC_GetSysClockFreq>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <HAL_RCC_ClockConfig+0x264>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	490c      	ldr	r1, [pc, #48]	; (8001a68 <HAL_RCC_ClockConfig+0x26c>)
 8001a38:	5ccb      	ldrb	r3, [r1, r3]
 8001a3a:	f003 031f 	and.w	r3, r3, #31
 8001a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a42:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <HAL_RCC_ClockConfig+0x270>)
 8001a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_RCC_ClockConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff f812 	bl	8000a74 <HAL_InitTick>
 8001a50:	4603      	mov	r3, r0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40022000 	.word	0x40022000
 8001a60:	40021000 	.word	0x40021000
 8001a64:	04c4b400 	.word	0x04c4b400
 8001a68:	08003694 	.word	0x08003694
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	20000004 	.word	0x20000004

08001a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a7a:	4b2c      	ldr	r3, [pc, #176]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	d102      	bne.n	8001a8c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a86:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	e047      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a8c:	4b27      	ldr	r3, [pc, #156]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f003 030c 	and.w	r3, r3, #12
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d102      	bne.n	8001a9e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a98:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	e03e      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
 8001aa6:	2b0c      	cmp	r3, #12
 8001aa8:	d136      	bne.n	8001b18 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aaa:	4b20      	ldr	r3, [pc, #128]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	091b      	lsrs	r3, r3, #4
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3301      	adds	r3, #1
 8001ac0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d10c      	bne.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ac8:	4a1a      	ldr	r2, [pc, #104]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad0:	4a16      	ldr	r2, [pc, #88]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad2:	68d2      	ldr	r2, [r2, #12]
 8001ad4:	0a12      	lsrs	r2, r2, #8
 8001ad6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ada:	fb02 f303 	mul.w	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
      break;
 8001ae0:	e00c      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ae2:	4a13      	ldr	r2, [pc, #76]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aea:	4a10      	ldr	r2, [pc, #64]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aec:	68d2      	ldr	r2, [r2, #12]
 8001aee:	0a12      	lsrs	r2, r2, #8
 8001af0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	617b      	str	r3, [r7, #20]
      break;
 8001afa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0e5b      	lsrs	r3, r3, #25
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	3301      	adds	r3, #1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	e001      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b1c:	693b      	ldr	r3, [r7, #16]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	371c      	adds	r7, #28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	00f42400 	.word	0x00f42400
 8001b34:	016e3600 	.word	0x016e3600

08001b38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b3c:	4b03      	ldr	r3, [pc, #12]	; (8001b4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	20000000 	.word	0x20000000

08001b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b54:	f7ff fff0 	bl	8001b38 <HAL_RCC_GetHCLKFreq>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	4904      	ldr	r1, [pc, #16]	; (8001b78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b66:	5ccb      	ldrb	r3, [r1, r3]
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40021000 	.word	0x40021000
 8001b78:	080036a4 	.word	0x080036a4

08001b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b80:	f7ff ffda 	bl	8001b38 <HAL_RCC_GetHCLKFreq>
 8001b84:	4602      	mov	r2, r0
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	0adb      	lsrs	r3, r3, #11
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	4904      	ldr	r1, [pc, #16]	; (8001ba4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b92:	5ccb      	ldrb	r3, [r1, r3]
 8001b94:	f003 031f 	and.w	r3, r3, #31
 8001b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	080036a4 	.word	0x080036a4

08001ba8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b087      	sub	sp, #28
 8001bac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bae:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bb8:	4b1b      	ldr	r3, [pc, #108]	; (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	091b      	lsrs	r3, r3, #4
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d10c      	bne.n	8001be6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bcc:	4a17      	ldr	r2, [pc, #92]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd4:	4a14      	ldr	r2, [pc, #80]	; (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bd6:	68d2      	ldr	r2, [r2, #12]
 8001bd8:	0a12      	lsrs	r2, r2, #8
 8001bda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bde:	fb02 f303 	mul.w	r3, r2, r3
 8001be2:	617b      	str	r3, [r7, #20]
    break;
 8001be4:	e00c      	b.n	8001c00 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001be6:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bee:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bf0:	68d2      	ldr	r2, [r2, #12]
 8001bf2:	0a12      	lsrs	r2, r2, #8
 8001bf4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bf8:	fb02 f303 	mul.w	r3, r2, r3
 8001bfc:	617b      	str	r3, [r7, #20]
    break;
 8001bfe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c00:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	0e5b      	lsrs	r3, r3, #25
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c18:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c1a:	687b      	ldr	r3, [r7, #4]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	371c      	adds	r7, #28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	016e3600 	.word	0x016e3600
 8001c30:	00f42400 	.word	0x00f42400

08001c34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c40:	2300      	movs	r3, #0
 8001c42:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 8098 	beq.w	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10d      	bne.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c62:	4b40      	ldr	r3, [pc, #256]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c66:	4a3f      	ldr	r2, [pc, #252]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c7e:	4b3a      	ldr	r3, [pc, #232]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a39      	ldr	r2, [pc, #228]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c8a:	f7fe ff3f 	bl	8000b0c <HAL_GetTick>
 8001c8e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c90:	e009      	b.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c92:	f7fe ff3b 	bl	8000b0c <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d902      	bls.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	74fb      	strb	r3, [r7, #19]
        break;
 8001ca4:	e005      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ca6:	4b30      	ldr	r3, [pc, #192]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0ef      	beq.n	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001cb2:	7cfb      	ldrb	r3, [r7, #19]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d159      	bne.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cc2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d01e      	beq.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d019      	beq.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cd4:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cde:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ce0:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ce6:	4a1f      	ldr	r2, [pc, #124]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cf0:	4b1c      	ldr	r3, [pc, #112]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf6:	4a1b      	ldr	r2, [pc, #108]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d00:	4a18      	ldr	r2, [pc, #96]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d016      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d12:	f7fe fefb 	bl	8000b0c <HAL_GetTick>
 8001d16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d18:	e00b      	b.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d1a:	f7fe fef7 	bl	8000b0c <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d902      	bls.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	74fb      	strb	r3, [r7, #19]
            break;
 8001d30:	e006      	b.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d32:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0ec      	beq.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d40:	7cfb      	ldrb	r3, [r7, #19]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10b      	bne.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d46:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	4903      	ldr	r1, [pc, #12]	; (8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001d5c:	e008      	b.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d5e:	7cfb      	ldrb	r3, [r7, #19]
 8001d60:	74bb      	strb	r3, [r7, #18]
 8001d62:	e005      	b.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d6c:	7cfb      	ldrb	r3, [r7, #19]
 8001d6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d70:	7c7b      	ldrb	r3, [r7, #17]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d105      	bne.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d76:	4ba6      	ldr	r3, [pc, #664]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7a:	4aa5      	ldr	r2, [pc, #660]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00a      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d8e:	4ba0      	ldr	r3, [pc, #640]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d94:	f023 0203 	bic.w	r2, r3, #3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	499c      	ldr	r1, [pc, #624]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d00a      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001db0:	4b97      	ldr	r3, [pc, #604]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db6:	f023 020c 	bic.w	r2, r3, #12
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	4994      	ldr	r1, [pc, #592]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00a      	beq.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001dd2:	4b8f      	ldr	r3, [pc, #572]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	498b      	ldr	r1, [pc, #556]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00a      	beq.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001df4:	4b86      	ldr	r3, [pc, #536]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	4983      	ldr	r1, [pc, #524]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d00a      	beq.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e16:	4b7e      	ldr	r3, [pc, #504]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e1c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	497a      	ldr	r1, [pc, #488]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00a      	beq.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e38:	4b75      	ldr	r3, [pc, #468]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	4972      	ldr	r1, [pc, #456]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00a      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e5a:	4b6d      	ldr	r3, [pc, #436]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	4969      	ldr	r1, [pc, #420]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d00a      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e7c:	4b64      	ldr	r3, [pc, #400]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4961      	ldr	r1, [pc, #388]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00a      	beq.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e9e:	4b5c      	ldr	r3, [pc, #368]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	4958      	ldr	r1, [pc, #352]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d015      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ec0:	4b53      	ldr	r3, [pc, #332]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	4950      	ldr	r1, [pc, #320]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ede:	d105      	bne.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ee0:	4b4b      	ldr	r3, [pc, #300]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	4a4a      	ldr	r2, [pc, #296]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001eea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d015      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001ef8:	4b45      	ldr	r3, [pc, #276]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001efe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f06:	4942      	ldr	r1, [pc, #264]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f16:	d105      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f18:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	4a3c      	ldr	r2, [pc, #240]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f22:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d015      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001f30:	4b37      	ldr	r3, [pc, #220]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f36:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4934      	ldr	r1, [pc, #208]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f4e:	d105      	bne.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f50:	4b2f      	ldr	r3, [pc, #188]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	4a2e      	ldr	r2, [pc, #184]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f5a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d015      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f68:	4b29      	ldr	r3, [pc, #164]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f76:	4926      	ldr	r1, [pc, #152]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f86:	d105      	bne.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f88:	4b21      	ldr	r3, [pc, #132]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	4a20      	ldr	r2, [pc, #128]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f92:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d015      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fa6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fae:	4918      	ldr	r1, [pc, #96]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fbe:	d105      	bne.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fc0:	4b13      	ldr	r3, [pc, #76]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4a12      	ldr	r2, [pc, #72]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d015      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fde:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe6:	490a      	ldr	r1, [pc, #40]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ff6:	d105      	bne.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001ff8:	4b05      	ldr	r3, [pc, #20]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4a04      	ldr	r2, [pc, #16]	; (8002010 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002002:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002004:	7cbb      	ldrb	r3, [r7, #18]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40021000 	.word	0x40021000

08002014 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e042      	b.n	80020ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800202c:	2b00      	cmp	r3, #0
 800202e:	d106      	bne.n	800203e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7fe fc81 	bl	8000940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2224      	movs	r2, #36	; 0x24
 8002042:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f022 0201 	bic.w	r2, r2, #1
 8002054:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f8c2 	bl	80021e0 <UART_SetConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b01      	cmp	r3, #1
 8002060:	d101      	bne.n	8002066 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e022      	b.n	80020ac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 fb82 	bl	8002778 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002082:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002092:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f042 0201 	orr.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 fc09 	bl	80028bc <UART_CheckIdleState>
 80020aa:	4603      	mov	r3, r0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	; 0x28
 80020b8:	af02      	add	r7, sp, #8
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	4613      	mov	r3, r2
 80020c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	f040 8083 	bne.w	80021d6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <HAL_UART_Transmit+0x28>
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e07b      	b.n	80021d8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_UART_Transmit+0x3a>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e074      	b.n	80021d8 <HAL_UART_Transmit+0x124>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2221      	movs	r2, #33	; 0x21
 8002102:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002106:	f7fe fd01 	bl	8000b0c <HAL_GetTick>
 800210a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	88fa      	ldrh	r2, [r7, #6]
 8002110:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	88fa      	ldrh	r2, [r7, #6]
 8002118:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002124:	d108      	bne.n	8002138 <HAL_UART_Transmit+0x84>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d104      	bne.n	8002138 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	61bb      	str	r3, [r7, #24]
 8002136:	e003      	b.n	8002140 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800213c:	2300      	movs	r3, #0
 800213e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8002148:	e02c      	b.n	80021a4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2200      	movs	r2, #0
 8002152:	2180      	movs	r1, #128	; 0x80
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 fbfc 	bl	8002952 <UART_WaitOnFlagUntilTimeout>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e039      	b.n	80021d8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10b      	bne.n	8002182 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	461a      	mov	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002178:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	3302      	adds	r3, #2
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	e007      	b.n	8002192 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	781a      	ldrb	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	3301      	adds	r3, #1
 8002190:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002198:	b29b      	uxth	r3, r3
 800219a:	3b01      	subs	r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1cc      	bne.n	800214a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2200      	movs	r2, #0
 80021b8:	2140      	movs	r1, #64	; 0x40
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 fbc9 	bl	8002952 <UART_WaitOnFlagUntilTimeout>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e006      	b.n	80021d8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2220      	movs	r2, #32
 80021ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	e000      	b.n	80021d8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80021d6:	2302      	movs	r3, #2
  }
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3720      	adds	r7, #32
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021e4:	b08c      	sub	sp, #48	; 0x30
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	431a      	orrs	r2, r3
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	431a      	orrs	r2, r3
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	4313      	orrs	r3, r2
 8002206:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	4bab      	ldr	r3, [pc, #684]	; (80024bc <UART_SetConfig+0x2dc>)
 8002210:	4013      	ands	r3, r2
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002218:	430b      	orrs	r3, r1
 800221a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4aa0      	ldr	r2, [pc, #640]	; (80024c0 <UART_SetConfig+0x2e0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d004      	beq.n	800224c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002248:	4313      	orrs	r3, r2
 800224a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8002256:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002260:	430b      	orrs	r3, r1
 8002262:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226a:	f023 010f 	bic.w	r1, r3, #15
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a91      	ldr	r2, [pc, #580]	; (80024c4 <UART_SetConfig+0x2e4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d125      	bne.n	80022d0 <UART_SetConfig+0xf0>
 8002284:	4b90      	ldr	r3, [pc, #576]	; (80024c8 <UART_SetConfig+0x2e8>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b03      	cmp	r3, #3
 8002290:	d81a      	bhi.n	80022c8 <UART_SetConfig+0xe8>
 8002292:	a201      	add	r2, pc, #4	; (adr r2, 8002298 <UART_SetConfig+0xb8>)
 8002294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002298:	080022a9 	.word	0x080022a9
 800229c:	080022b9 	.word	0x080022b9
 80022a0:	080022b1 	.word	0x080022b1
 80022a4:	080022c1 	.word	0x080022c1
 80022a8:	2301      	movs	r3, #1
 80022aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022ae:	e0d6      	b.n	800245e <UART_SetConfig+0x27e>
 80022b0:	2302      	movs	r3, #2
 80022b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022b6:	e0d2      	b.n	800245e <UART_SetConfig+0x27e>
 80022b8:	2304      	movs	r3, #4
 80022ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022be:	e0ce      	b.n	800245e <UART_SetConfig+0x27e>
 80022c0:	2308      	movs	r3, #8
 80022c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022c6:	e0ca      	b.n	800245e <UART_SetConfig+0x27e>
 80022c8:	2310      	movs	r3, #16
 80022ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022ce:	e0c6      	b.n	800245e <UART_SetConfig+0x27e>
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a7d      	ldr	r2, [pc, #500]	; (80024cc <UART_SetConfig+0x2ec>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d138      	bne.n	800234c <UART_SetConfig+0x16c>
 80022da:	4b7b      	ldr	r3, [pc, #492]	; (80024c8 <UART_SetConfig+0x2e8>)
 80022dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e0:	f003 030c 	and.w	r3, r3, #12
 80022e4:	2b0c      	cmp	r3, #12
 80022e6:	d82d      	bhi.n	8002344 <UART_SetConfig+0x164>
 80022e8:	a201      	add	r2, pc, #4	; (adr r2, 80022f0 <UART_SetConfig+0x110>)
 80022ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ee:	bf00      	nop
 80022f0:	08002325 	.word	0x08002325
 80022f4:	08002345 	.word	0x08002345
 80022f8:	08002345 	.word	0x08002345
 80022fc:	08002345 	.word	0x08002345
 8002300:	08002335 	.word	0x08002335
 8002304:	08002345 	.word	0x08002345
 8002308:	08002345 	.word	0x08002345
 800230c:	08002345 	.word	0x08002345
 8002310:	0800232d 	.word	0x0800232d
 8002314:	08002345 	.word	0x08002345
 8002318:	08002345 	.word	0x08002345
 800231c:	08002345 	.word	0x08002345
 8002320:	0800233d 	.word	0x0800233d
 8002324:	2300      	movs	r3, #0
 8002326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800232a:	e098      	b.n	800245e <UART_SetConfig+0x27e>
 800232c:	2302      	movs	r3, #2
 800232e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002332:	e094      	b.n	800245e <UART_SetConfig+0x27e>
 8002334:	2304      	movs	r3, #4
 8002336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800233a:	e090      	b.n	800245e <UART_SetConfig+0x27e>
 800233c:	2308      	movs	r3, #8
 800233e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002342:	e08c      	b.n	800245e <UART_SetConfig+0x27e>
 8002344:	2310      	movs	r3, #16
 8002346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800234a:	e088      	b.n	800245e <UART_SetConfig+0x27e>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a5f      	ldr	r2, [pc, #380]	; (80024d0 <UART_SetConfig+0x2f0>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d125      	bne.n	80023a2 <UART_SetConfig+0x1c2>
 8002356:	4b5c      	ldr	r3, [pc, #368]	; (80024c8 <UART_SetConfig+0x2e8>)
 8002358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002360:	2b30      	cmp	r3, #48	; 0x30
 8002362:	d016      	beq.n	8002392 <UART_SetConfig+0x1b2>
 8002364:	2b30      	cmp	r3, #48	; 0x30
 8002366:	d818      	bhi.n	800239a <UART_SetConfig+0x1ba>
 8002368:	2b20      	cmp	r3, #32
 800236a:	d00a      	beq.n	8002382 <UART_SetConfig+0x1a2>
 800236c:	2b20      	cmp	r3, #32
 800236e:	d814      	bhi.n	800239a <UART_SetConfig+0x1ba>
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <UART_SetConfig+0x19a>
 8002374:	2b10      	cmp	r3, #16
 8002376:	d008      	beq.n	800238a <UART_SetConfig+0x1aa>
 8002378:	e00f      	b.n	800239a <UART_SetConfig+0x1ba>
 800237a:	2300      	movs	r3, #0
 800237c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002380:	e06d      	b.n	800245e <UART_SetConfig+0x27e>
 8002382:	2302      	movs	r3, #2
 8002384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002388:	e069      	b.n	800245e <UART_SetConfig+0x27e>
 800238a:	2304      	movs	r3, #4
 800238c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002390:	e065      	b.n	800245e <UART_SetConfig+0x27e>
 8002392:	2308      	movs	r3, #8
 8002394:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002398:	e061      	b.n	800245e <UART_SetConfig+0x27e>
 800239a:	2310      	movs	r3, #16
 800239c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023a0:	e05d      	b.n	800245e <UART_SetConfig+0x27e>
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a4b      	ldr	r2, [pc, #300]	; (80024d4 <UART_SetConfig+0x2f4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d125      	bne.n	80023f8 <UART_SetConfig+0x218>
 80023ac:	4b46      	ldr	r3, [pc, #280]	; (80024c8 <UART_SetConfig+0x2e8>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80023b6:	2bc0      	cmp	r3, #192	; 0xc0
 80023b8:	d016      	beq.n	80023e8 <UART_SetConfig+0x208>
 80023ba:	2bc0      	cmp	r3, #192	; 0xc0
 80023bc:	d818      	bhi.n	80023f0 <UART_SetConfig+0x210>
 80023be:	2b80      	cmp	r3, #128	; 0x80
 80023c0:	d00a      	beq.n	80023d8 <UART_SetConfig+0x1f8>
 80023c2:	2b80      	cmp	r3, #128	; 0x80
 80023c4:	d814      	bhi.n	80023f0 <UART_SetConfig+0x210>
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <UART_SetConfig+0x1f0>
 80023ca:	2b40      	cmp	r3, #64	; 0x40
 80023cc:	d008      	beq.n	80023e0 <UART_SetConfig+0x200>
 80023ce:	e00f      	b.n	80023f0 <UART_SetConfig+0x210>
 80023d0:	2300      	movs	r3, #0
 80023d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023d6:	e042      	b.n	800245e <UART_SetConfig+0x27e>
 80023d8:	2302      	movs	r3, #2
 80023da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023de:	e03e      	b.n	800245e <UART_SetConfig+0x27e>
 80023e0:	2304      	movs	r3, #4
 80023e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023e6:	e03a      	b.n	800245e <UART_SetConfig+0x27e>
 80023e8:	2308      	movs	r3, #8
 80023ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023ee:	e036      	b.n	800245e <UART_SetConfig+0x27e>
 80023f0:	2310      	movs	r3, #16
 80023f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023f6:	e032      	b.n	800245e <UART_SetConfig+0x27e>
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a30      	ldr	r2, [pc, #192]	; (80024c0 <UART_SetConfig+0x2e0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d12a      	bne.n	8002458 <UART_SetConfig+0x278>
 8002402:	4b31      	ldr	r3, [pc, #196]	; (80024c8 <UART_SetConfig+0x2e8>)
 8002404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002408:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800240c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002410:	d01a      	beq.n	8002448 <UART_SetConfig+0x268>
 8002412:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002416:	d81b      	bhi.n	8002450 <UART_SetConfig+0x270>
 8002418:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800241c:	d00c      	beq.n	8002438 <UART_SetConfig+0x258>
 800241e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002422:	d815      	bhi.n	8002450 <UART_SetConfig+0x270>
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <UART_SetConfig+0x250>
 8002428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800242c:	d008      	beq.n	8002440 <UART_SetConfig+0x260>
 800242e:	e00f      	b.n	8002450 <UART_SetConfig+0x270>
 8002430:	2300      	movs	r3, #0
 8002432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002436:	e012      	b.n	800245e <UART_SetConfig+0x27e>
 8002438:	2302      	movs	r3, #2
 800243a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800243e:	e00e      	b.n	800245e <UART_SetConfig+0x27e>
 8002440:	2304      	movs	r3, #4
 8002442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002446:	e00a      	b.n	800245e <UART_SetConfig+0x27e>
 8002448:	2308      	movs	r3, #8
 800244a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800244e:	e006      	b.n	800245e <UART_SetConfig+0x27e>
 8002450:	2310      	movs	r3, #16
 8002452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002456:	e002      	b.n	800245e <UART_SetConfig+0x27e>
 8002458:	2310      	movs	r3, #16
 800245a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a17      	ldr	r2, [pc, #92]	; (80024c0 <UART_SetConfig+0x2e0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	f040 80a8 	bne.w	80025ba <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800246a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800246e:	2b08      	cmp	r3, #8
 8002470:	d834      	bhi.n	80024dc <UART_SetConfig+0x2fc>
 8002472:	a201      	add	r2, pc, #4	; (adr r2, 8002478 <UART_SetConfig+0x298>)
 8002474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002478:	0800249d 	.word	0x0800249d
 800247c:	080024dd 	.word	0x080024dd
 8002480:	080024a5 	.word	0x080024a5
 8002484:	080024dd 	.word	0x080024dd
 8002488:	080024ab 	.word	0x080024ab
 800248c:	080024dd 	.word	0x080024dd
 8002490:	080024dd 	.word	0x080024dd
 8002494:	080024dd 	.word	0x080024dd
 8002498:	080024b3 	.word	0x080024b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800249c:	f7ff fb58 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 80024a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80024a2:	e021      	b.n	80024e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024a4:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <UART_SetConfig+0x2f8>)
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80024a8:	e01e      	b.n	80024e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024aa:	f7ff fae3 	bl	8001a74 <HAL_RCC_GetSysClockFreq>
 80024ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80024b0:	e01a      	b.n	80024e8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80024b8:	e016      	b.n	80024e8 <UART_SetConfig+0x308>
 80024ba:	bf00      	nop
 80024bc:	cfff69f3 	.word	0xcfff69f3
 80024c0:	40008000 	.word	0x40008000
 80024c4:	40013800 	.word	0x40013800
 80024c8:	40021000 	.word	0x40021000
 80024cc:	40004400 	.word	0x40004400
 80024d0:	40004800 	.word	0x40004800
 80024d4:	40004c00 	.word	0x40004c00
 80024d8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80024e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 812a 	beq.w	8002744 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	4a9e      	ldr	r2, [pc, #632]	; (8002770 <UART_SetConfig+0x590>)
 80024f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024fa:	461a      	mov	r2, r3
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8002502:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	4613      	mov	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	429a      	cmp	r2, r3
 8002512:	d305      	bcc.n	8002520 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	429a      	cmp	r2, r3
 800251e:	d903      	bls.n	8002528 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002526:	e10d      	b.n	8002744 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252a:	2200      	movs	r2, #0
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	60fa      	str	r2, [r7, #12]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	4a8e      	ldr	r2, [pc, #568]	; (8002770 <UART_SetConfig+0x590>)
 8002536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800253a:	b29b      	uxth	r3, r3
 800253c:	2200      	movs	r2, #0
 800253e:	603b      	str	r3, [r7, #0]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002546:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800254a:	f7fd feb9 	bl	80002c0 <__aeabi_uldivmod>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4610      	mov	r0, r2
 8002554:	4619      	mov	r1, r3
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	020b      	lsls	r3, r1, #8
 8002560:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002564:	0202      	lsls	r2, r0, #8
 8002566:	6979      	ldr	r1, [r7, #20]
 8002568:	6849      	ldr	r1, [r1, #4]
 800256a:	0849      	lsrs	r1, r1, #1
 800256c:	2000      	movs	r0, #0
 800256e:	460c      	mov	r4, r1
 8002570:	4605      	mov	r5, r0
 8002572:	eb12 0804 	adds.w	r8, r2, r4
 8002576:	eb43 0905 	adc.w	r9, r3, r5
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	469a      	mov	sl, r3
 8002582:	4693      	mov	fp, r2
 8002584:	4652      	mov	r2, sl
 8002586:	465b      	mov	r3, fp
 8002588:	4640      	mov	r0, r8
 800258a:	4649      	mov	r1, r9
 800258c:	f7fd fe98 	bl	80002c0 <__aeabi_uldivmod>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4613      	mov	r3, r2
 8002596:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002598:	6a3b      	ldr	r3, [r7, #32]
 800259a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800259e:	d308      	bcc.n	80025b2 <UART_SetConfig+0x3d2>
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025a6:	d204      	bcs.n	80025b2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	60da      	str	r2, [r3, #12]
 80025b0:	e0c8      	b.n	8002744 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80025b8:	e0c4      	b.n	8002744 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025c2:	d167      	bne.n	8002694 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80025c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d828      	bhi.n	800261e <UART_SetConfig+0x43e>
 80025cc:	a201      	add	r2, pc, #4	; (adr r2, 80025d4 <UART_SetConfig+0x3f4>)
 80025ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d2:	bf00      	nop
 80025d4:	080025f9 	.word	0x080025f9
 80025d8:	08002601 	.word	0x08002601
 80025dc:	08002609 	.word	0x08002609
 80025e0:	0800261f 	.word	0x0800261f
 80025e4:	0800260f 	.word	0x0800260f
 80025e8:	0800261f 	.word	0x0800261f
 80025ec:	0800261f 	.word	0x0800261f
 80025f0:	0800261f 	.word	0x0800261f
 80025f4:	08002617 	.word	0x08002617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025f8:	f7ff faaa 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 80025fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80025fe:	e014      	b.n	800262a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002600:	f7ff fabc 	bl	8001b7c <HAL_RCC_GetPCLK2Freq>
 8002604:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002606:	e010      	b.n	800262a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002608:	4b5a      	ldr	r3, [pc, #360]	; (8002774 <UART_SetConfig+0x594>)
 800260a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800260c:	e00d      	b.n	800262a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800260e:	f7ff fa31 	bl	8001a74 <HAL_RCC_GetSysClockFreq>
 8002612:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002614:	e009      	b.n	800262a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800261c:	e005      	b.n	800262a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800261e:	2300      	movs	r3, #0
 8002620:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8002628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800262a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262c:	2b00      	cmp	r3, #0
 800262e:	f000 8089 	beq.w	8002744 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002636:	4a4e      	ldr	r2, [pc, #312]	; (8002770 <UART_SetConfig+0x590>)
 8002638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800263c:	461a      	mov	r2, r3
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	fbb3 f3f2 	udiv	r3, r3, r2
 8002644:	005a      	lsls	r2, r3, #1
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	085b      	lsrs	r3, r3, #1
 800264c:	441a      	add	r2, r3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	d916      	bls.n	800268c <UART_SetConfig+0x4ac>
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002664:	d212      	bcs.n	800268c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	b29b      	uxth	r3, r3
 800266a:	f023 030f 	bic.w	r3, r3, #15
 800266e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	085b      	lsrs	r3, r3, #1
 8002674:	b29b      	uxth	r3, r3
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	b29a      	uxth	r2, r3
 800267c:	8bfb      	ldrh	r3, [r7, #30]
 800267e:	4313      	orrs	r3, r2
 8002680:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	8bfa      	ldrh	r2, [r7, #30]
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	e05b      	b.n	8002744 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002692:	e057      	b.n	8002744 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002694:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002698:	2b08      	cmp	r3, #8
 800269a:	d828      	bhi.n	80026ee <UART_SetConfig+0x50e>
 800269c:	a201      	add	r2, pc, #4	; (adr r2, 80026a4 <UART_SetConfig+0x4c4>)
 800269e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a2:	bf00      	nop
 80026a4:	080026c9 	.word	0x080026c9
 80026a8:	080026d1 	.word	0x080026d1
 80026ac:	080026d9 	.word	0x080026d9
 80026b0:	080026ef 	.word	0x080026ef
 80026b4:	080026df 	.word	0x080026df
 80026b8:	080026ef 	.word	0x080026ef
 80026bc:	080026ef 	.word	0x080026ef
 80026c0:	080026ef 	.word	0x080026ef
 80026c4:	080026e7 	.word	0x080026e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026c8:	f7ff fa42 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 80026cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026ce:	e014      	b.n	80026fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026d0:	f7ff fa54 	bl	8001b7c <HAL_RCC_GetPCLK2Freq>
 80026d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026d6:	e010      	b.n	80026fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026d8:	4b26      	ldr	r3, [pc, #152]	; (8002774 <UART_SetConfig+0x594>)
 80026da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80026dc:	e00d      	b.n	80026fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026de:	f7ff f9c9 	bl	8001a74 <HAL_RCC_GetSysClockFreq>
 80026e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026e4:	e009      	b.n	80026fa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80026ec:	e005      	b.n	80026fa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80026f8:	bf00      	nop
    }

    if (pclk != 0U)
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d021      	beq.n	8002744 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	4a1a      	ldr	r2, [pc, #104]	; (8002770 <UART_SetConfig+0x590>)
 8002706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800270a:	461a      	mov	r2, r3
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	441a      	add	r2, r3
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	2b0f      	cmp	r3, #15
 8002728:	d909      	bls.n	800273e <UART_SetConfig+0x55e>
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002730:	d205      	bcs.n	800273e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	b29a      	uxth	r2, r3
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60da      	str	r2, [r3, #12]
 800273c:	e002      	b.n	8002744 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2201      	movs	r2, #1
 8002748:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2201      	movs	r2, #1
 8002750:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2200      	movs	r2, #0
 8002758:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2200      	movs	r2, #0
 800275e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8002760:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8002764:	4618      	mov	r0, r3
 8002766:	3730      	adds	r7, #48	; 0x30
 8002768:	46bd      	mov	sp, r7
 800276a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800276e:	bf00      	nop
 8002770:	080036ac 	.word	0x080036ac
 8002774:	00f42400 	.word	0x00f42400

08002778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00a      	beq.n	80027a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	430a      	orrs	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00a      	beq.n	80027e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00a      	beq.n	8002808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	430a      	orrs	r2, r1
 8002806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	f003 0310 	and.w	r3, r3, #16
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00a      	beq.n	800282a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	f003 0320 	and.w	r3, r3, #32
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00a      	beq.n	800284c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01a      	beq.n	800288e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002876:	d10a      	bne.n	800288e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]
  }
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028cc:	f7fe f91e 	bl	8000b0c <HAL_GetTick>
 80028d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d10e      	bne.n	80028fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f82f 	bl	8002952 <UART_WaitOnFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e025      	b.n	800294a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b04      	cmp	r3, #4
 800290a:	d10e      	bne.n	800292a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800290c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f819 	bl	8002952 <UART_WaitOnFlagUntilTimeout>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e00f      	b.n	800294a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2220      	movs	r2, #32
 800292e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2220      	movs	r2, #32
 8002936:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b09c      	sub	sp, #112	; 0x70
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	603b      	str	r3, [r7, #0]
 800295e:	4613      	mov	r3, r2
 8002960:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002962:	e0a9      	b.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002966:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800296a:	f000 80a5 	beq.w	8002ab8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800296e:	f7fe f8cd 	bl	8000b0c <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800297a:	429a      	cmp	r2, r3
 800297c:	d302      	bcc.n	8002984 <UART_WaitOnFlagUntilTimeout+0x32>
 800297e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002980:	2b00      	cmp	r3, #0
 8002982:	d140      	bne.n	8002a06 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800298c:	e853 3f00 	ldrex	r3, [r3]
 8002990:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002994:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002998:	667b      	str	r3, [r7, #100]	; 0x64
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80029a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80029aa:	e841 2300 	strex	r3, r2, [r1]
 80029ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80029b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1e6      	bne.n	8002984 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3308      	adds	r3, #8
 80029bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029c0:	e853 3f00 	ldrex	r3, [r3]
 80029c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80029c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	663b      	str	r3, [r7, #96]	; 0x60
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	3308      	adds	r3, #8
 80029d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80029d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80029dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029de:	e841 2300 	strex	r3, r2, [r1]
 80029e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80029e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1e5      	bne.n	80029b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e069      	b.n	8002ada <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d051      	beq.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a22:	d149      	bne.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a2c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	e853 3f00 	ldrex	r3, [r3]
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a54:	e841 2300 	strex	r3, r2, [r1]
 8002a58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1e6      	bne.n	8002a2e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3308      	adds	r3, #8
 8002a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	e853 3f00 	ldrex	r3, [r3]
 8002a6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f023 0301 	bic.w	r3, r3, #1
 8002a76:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3308      	adds	r3, #8
 8002a7e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002a80:	623a      	str	r2, [r7, #32]
 8002a82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a84:	69f9      	ldr	r1, [r7, #28]
 8002a86:	6a3a      	ldr	r2, [r7, #32]
 8002a88:	e841 2300 	strex	r3, r2, [r1]
 8002a8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e5      	bne.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e010      	b.n	8002ada <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69da      	ldr	r2, [r3, #28]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	f43f af46 	beq.w	8002964 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3770      	adds	r7, #112	; 0x70
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b085      	sub	sp, #20
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_UARTEx_DisableFifoMode+0x16>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e027      	b.n	8002b48 <HAL_UARTEx_DisableFifoMode+0x66>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2224      	movs	r2, #36	; 0x24
 8002b04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0201 	bic.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002b26:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002b68:	2302      	movs	r3, #2
 8002b6a:	e02d      	b.n	8002bc8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2224      	movs	r2, #36	; 0x24
 8002b78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f84f 	bl	8002c4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e02d      	b.n	8002c44 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2224      	movs	r2, #36	; 0x24
 8002bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f811 	bl	8002c4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d108      	bne.n	8002c6e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002c6c:	e031      	b.n	8002cd2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002c6e:	2308      	movs	r3, #8
 8002c70:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002c72:	2308      	movs	r3, #8
 8002c74:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	0e5b      	lsrs	r3, r3, #25
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	f003 0307 	and.w	r3, r3, #7
 8002c84:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	0f5b      	lsrs	r3, r3, #29
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c96:	7bbb      	ldrb	r3, [r7, #14]
 8002c98:	7b3a      	ldrb	r2, [r7, #12]
 8002c9a:	4911      	ldr	r1, [pc, #68]	; (8002ce0 <UARTEx_SetNbDataToProcess+0x94>)
 8002c9c:	5c8a      	ldrb	r2, [r1, r2]
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002ca2:	7b3a      	ldrb	r2, [r7, #12]
 8002ca4:	490f      	ldr	r1, [pc, #60]	; (8002ce4 <UARTEx_SetNbDataToProcess+0x98>)
 8002ca6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002ca8:	fb93 f3f2 	sdiv	r3, r3, r2
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	7b7a      	ldrb	r2, [r7, #13]
 8002cb8:	4909      	ldr	r1, [pc, #36]	; (8002ce0 <UARTEx_SetNbDataToProcess+0x94>)
 8002cba:	5c8a      	ldrb	r2, [r1, r2]
 8002cbc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002cc0:	7b7a      	ldrb	r2, [r7, #13]
 8002cc2:	4908      	ldr	r1, [pc, #32]	; (8002ce4 <UARTEx_SetNbDataToProcess+0x98>)
 8002cc4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002cc6:	fb93 f3f2 	sdiv	r3, r3, r2
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8002cd2:	bf00      	nop
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	080036c4 	.word	0x080036c4
 8002ce4:	080036cc 	.word	0x080036cc

08002ce8 <sniprintf>:
 8002ce8:	b40c      	push	{r2, r3}
 8002cea:	b530      	push	{r4, r5, lr}
 8002cec:	4b17      	ldr	r3, [pc, #92]	; (8002d4c <sniprintf+0x64>)
 8002cee:	1e0c      	subs	r4, r1, #0
 8002cf0:	681d      	ldr	r5, [r3, #0]
 8002cf2:	b09d      	sub	sp, #116	; 0x74
 8002cf4:	da08      	bge.n	8002d08 <sniprintf+0x20>
 8002cf6:	238b      	movs	r3, #139	; 0x8b
 8002cf8:	602b      	str	r3, [r5, #0]
 8002cfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cfe:	b01d      	add	sp, #116	; 0x74
 8002d00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002d04:	b002      	add	sp, #8
 8002d06:	4770      	bx	lr
 8002d08:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002d0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002d10:	bf14      	ite	ne
 8002d12:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8002d16:	4623      	moveq	r3, r4
 8002d18:	9304      	str	r3, [sp, #16]
 8002d1a:	9307      	str	r3, [sp, #28]
 8002d1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d20:	9002      	str	r0, [sp, #8]
 8002d22:	9006      	str	r0, [sp, #24]
 8002d24:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002d28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002d2a:	ab21      	add	r3, sp, #132	; 0x84
 8002d2c:	a902      	add	r1, sp, #8
 8002d2e:	4628      	mov	r0, r5
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	f000 f993 	bl	800305c <_svfiprintf_r>
 8002d36:	1c43      	adds	r3, r0, #1
 8002d38:	bfbc      	itt	lt
 8002d3a:	238b      	movlt	r3, #139	; 0x8b
 8002d3c:	602b      	strlt	r3, [r5, #0]
 8002d3e:	2c00      	cmp	r4, #0
 8002d40:	d0dd      	beq.n	8002cfe <sniprintf+0x16>
 8002d42:	9b02      	ldr	r3, [sp, #8]
 8002d44:	2200      	movs	r2, #0
 8002d46:	701a      	strb	r2, [r3, #0]
 8002d48:	e7d9      	b.n	8002cfe <sniprintf+0x16>
 8002d4a:	bf00      	nop
 8002d4c:	20000058 	.word	0x20000058

08002d50 <memset>:
 8002d50:	4402      	add	r2, r0
 8002d52:	4603      	mov	r3, r0
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d100      	bne.n	8002d5a <memset+0xa>
 8002d58:	4770      	bx	lr
 8002d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d5e:	e7f9      	b.n	8002d54 <memset+0x4>

08002d60 <__errno>:
 8002d60:	4b01      	ldr	r3, [pc, #4]	; (8002d68 <__errno+0x8>)
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	20000058 	.word	0x20000058

08002d6c <__libc_init_array>:
 8002d6c:	b570      	push	{r4, r5, r6, lr}
 8002d6e:	4d0d      	ldr	r5, [pc, #52]	; (8002da4 <__libc_init_array+0x38>)
 8002d70:	4c0d      	ldr	r4, [pc, #52]	; (8002da8 <__libc_init_array+0x3c>)
 8002d72:	1b64      	subs	r4, r4, r5
 8002d74:	10a4      	asrs	r4, r4, #2
 8002d76:	2600      	movs	r6, #0
 8002d78:	42a6      	cmp	r6, r4
 8002d7a:	d109      	bne.n	8002d90 <__libc_init_array+0x24>
 8002d7c:	4d0b      	ldr	r5, [pc, #44]	; (8002dac <__libc_init_array+0x40>)
 8002d7e:	4c0c      	ldr	r4, [pc, #48]	; (8002db0 <__libc_init_array+0x44>)
 8002d80:	f000 fc6a 	bl	8003658 <_init>
 8002d84:	1b64      	subs	r4, r4, r5
 8002d86:	10a4      	asrs	r4, r4, #2
 8002d88:	2600      	movs	r6, #0
 8002d8a:	42a6      	cmp	r6, r4
 8002d8c:	d105      	bne.n	8002d9a <__libc_init_array+0x2e>
 8002d8e:	bd70      	pop	{r4, r5, r6, pc}
 8002d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d94:	4798      	blx	r3
 8002d96:	3601      	adds	r6, #1
 8002d98:	e7ee      	b.n	8002d78 <__libc_init_array+0xc>
 8002d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d9e:	4798      	blx	r3
 8002da0:	3601      	adds	r6, #1
 8002da2:	e7f2      	b.n	8002d8a <__libc_init_array+0x1e>
 8002da4:	08003710 	.word	0x08003710
 8002da8:	08003710 	.word	0x08003710
 8002dac:	08003710 	.word	0x08003710
 8002db0:	08003714 	.word	0x08003714

08002db4 <__retarget_lock_acquire_recursive>:
 8002db4:	4770      	bx	lr

08002db6 <__retarget_lock_release_recursive>:
 8002db6:	4770      	bx	lr

08002db8 <_free_r>:
 8002db8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002dba:	2900      	cmp	r1, #0
 8002dbc:	d044      	beq.n	8002e48 <_free_r+0x90>
 8002dbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dc2:	9001      	str	r0, [sp, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f1a1 0404 	sub.w	r4, r1, #4
 8002dca:	bfb8      	it	lt
 8002dcc:	18e4      	addlt	r4, r4, r3
 8002dce:	f000 f8df 	bl	8002f90 <__malloc_lock>
 8002dd2:	4a1e      	ldr	r2, [pc, #120]	; (8002e4c <_free_r+0x94>)
 8002dd4:	9801      	ldr	r0, [sp, #4]
 8002dd6:	6813      	ldr	r3, [r2, #0]
 8002dd8:	b933      	cbnz	r3, 8002de8 <_free_r+0x30>
 8002dda:	6063      	str	r3, [r4, #4]
 8002ddc:	6014      	str	r4, [r2, #0]
 8002dde:	b003      	add	sp, #12
 8002de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002de4:	f000 b8da 	b.w	8002f9c <__malloc_unlock>
 8002de8:	42a3      	cmp	r3, r4
 8002dea:	d908      	bls.n	8002dfe <_free_r+0x46>
 8002dec:	6825      	ldr	r5, [r4, #0]
 8002dee:	1961      	adds	r1, r4, r5
 8002df0:	428b      	cmp	r3, r1
 8002df2:	bf01      	itttt	eq
 8002df4:	6819      	ldreq	r1, [r3, #0]
 8002df6:	685b      	ldreq	r3, [r3, #4]
 8002df8:	1949      	addeq	r1, r1, r5
 8002dfa:	6021      	streq	r1, [r4, #0]
 8002dfc:	e7ed      	b.n	8002dda <_free_r+0x22>
 8002dfe:	461a      	mov	r2, r3
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	b10b      	cbz	r3, 8002e08 <_free_r+0x50>
 8002e04:	42a3      	cmp	r3, r4
 8002e06:	d9fa      	bls.n	8002dfe <_free_r+0x46>
 8002e08:	6811      	ldr	r1, [r2, #0]
 8002e0a:	1855      	adds	r5, r2, r1
 8002e0c:	42a5      	cmp	r5, r4
 8002e0e:	d10b      	bne.n	8002e28 <_free_r+0x70>
 8002e10:	6824      	ldr	r4, [r4, #0]
 8002e12:	4421      	add	r1, r4
 8002e14:	1854      	adds	r4, r2, r1
 8002e16:	42a3      	cmp	r3, r4
 8002e18:	6011      	str	r1, [r2, #0]
 8002e1a:	d1e0      	bne.n	8002dde <_free_r+0x26>
 8002e1c:	681c      	ldr	r4, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	6053      	str	r3, [r2, #4]
 8002e22:	440c      	add	r4, r1
 8002e24:	6014      	str	r4, [r2, #0]
 8002e26:	e7da      	b.n	8002dde <_free_r+0x26>
 8002e28:	d902      	bls.n	8002e30 <_free_r+0x78>
 8002e2a:	230c      	movs	r3, #12
 8002e2c:	6003      	str	r3, [r0, #0]
 8002e2e:	e7d6      	b.n	8002dde <_free_r+0x26>
 8002e30:	6825      	ldr	r5, [r4, #0]
 8002e32:	1961      	adds	r1, r4, r5
 8002e34:	428b      	cmp	r3, r1
 8002e36:	bf04      	itt	eq
 8002e38:	6819      	ldreq	r1, [r3, #0]
 8002e3a:	685b      	ldreq	r3, [r3, #4]
 8002e3c:	6063      	str	r3, [r4, #4]
 8002e3e:	bf04      	itt	eq
 8002e40:	1949      	addeq	r1, r1, r5
 8002e42:	6021      	streq	r1, [r4, #0]
 8002e44:	6054      	str	r4, [r2, #4]
 8002e46:	e7ca      	b.n	8002dde <_free_r+0x26>
 8002e48:	b003      	add	sp, #12
 8002e4a:	bd30      	pop	{r4, r5, pc}
 8002e4c:	20000290 	.word	0x20000290

08002e50 <sbrk_aligned>:
 8002e50:	b570      	push	{r4, r5, r6, lr}
 8002e52:	4e0e      	ldr	r6, [pc, #56]	; (8002e8c <sbrk_aligned+0x3c>)
 8002e54:	460c      	mov	r4, r1
 8002e56:	6831      	ldr	r1, [r6, #0]
 8002e58:	4605      	mov	r5, r0
 8002e5a:	b911      	cbnz	r1, 8002e62 <sbrk_aligned+0x12>
 8002e5c:	f000 fba6 	bl	80035ac <_sbrk_r>
 8002e60:	6030      	str	r0, [r6, #0]
 8002e62:	4621      	mov	r1, r4
 8002e64:	4628      	mov	r0, r5
 8002e66:	f000 fba1 	bl	80035ac <_sbrk_r>
 8002e6a:	1c43      	adds	r3, r0, #1
 8002e6c:	d00a      	beq.n	8002e84 <sbrk_aligned+0x34>
 8002e6e:	1cc4      	adds	r4, r0, #3
 8002e70:	f024 0403 	bic.w	r4, r4, #3
 8002e74:	42a0      	cmp	r0, r4
 8002e76:	d007      	beq.n	8002e88 <sbrk_aligned+0x38>
 8002e78:	1a21      	subs	r1, r4, r0
 8002e7a:	4628      	mov	r0, r5
 8002e7c:	f000 fb96 	bl	80035ac <_sbrk_r>
 8002e80:	3001      	adds	r0, #1
 8002e82:	d101      	bne.n	8002e88 <sbrk_aligned+0x38>
 8002e84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002e88:	4620      	mov	r0, r4
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}
 8002e8c:	20000294 	.word	0x20000294

08002e90 <_malloc_r>:
 8002e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e94:	1ccd      	adds	r5, r1, #3
 8002e96:	f025 0503 	bic.w	r5, r5, #3
 8002e9a:	3508      	adds	r5, #8
 8002e9c:	2d0c      	cmp	r5, #12
 8002e9e:	bf38      	it	cc
 8002ea0:	250c      	movcc	r5, #12
 8002ea2:	2d00      	cmp	r5, #0
 8002ea4:	4607      	mov	r7, r0
 8002ea6:	db01      	blt.n	8002eac <_malloc_r+0x1c>
 8002ea8:	42a9      	cmp	r1, r5
 8002eaa:	d905      	bls.n	8002eb8 <_malloc_r+0x28>
 8002eac:	230c      	movs	r3, #12
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	2600      	movs	r6, #0
 8002eb2:	4630      	mov	r0, r6
 8002eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002f8c <_malloc_r+0xfc>
 8002ebc:	f000 f868 	bl	8002f90 <__malloc_lock>
 8002ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8002ec4:	461c      	mov	r4, r3
 8002ec6:	bb5c      	cbnz	r4, 8002f20 <_malloc_r+0x90>
 8002ec8:	4629      	mov	r1, r5
 8002eca:	4638      	mov	r0, r7
 8002ecc:	f7ff ffc0 	bl	8002e50 <sbrk_aligned>
 8002ed0:	1c43      	adds	r3, r0, #1
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	d155      	bne.n	8002f82 <_malloc_r+0xf2>
 8002ed6:	f8d8 4000 	ldr.w	r4, [r8]
 8002eda:	4626      	mov	r6, r4
 8002edc:	2e00      	cmp	r6, #0
 8002ede:	d145      	bne.n	8002f6c <_malloc_r+0xdc>
 8002ee0:	2c00      	cmp	r4, #0
 8002ee2:	d048      	beq.n	8002f76 <_malloc_r+0xe6>
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	4631      	mov	r1, r6
 8002ee8:	4638      	mov	r0, r7
 8002eea:	eb04 0903 	add.w	r9, r4, r3
 8002eee:	f000 fb5d 	bl	80035ac <_sbrk_r>
 8002ef2:	4581      	cmp	r9, r0
 8002ef4:	d13f      	bne.n	8002f76 <_malloc_r+0xe6>
 8002ef6:	6821      	ldr	r1, [r4, #0]
 8002ef8:	1a6d      	subs	r5, r5, r1
 8002efa:	4629      	mov	r1, r5
 8002efc:	4638      	mov	r0, r7
 8002efe:	f7ff ffa7 	bl	8002e50 <sbrk_aligned>
 8002f02:	3001      	adds	r0, #1
 8002f04:	d037      	beq.n	8002f76 <_malloc_r+0xe6>
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	442b      	add	r3, r5
 8002f0a:	6023      	str	r3, [r4, #0]
 8002f0c:	f8d8 3000 	ldr.w	r3, [r8]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d038      	beq.n	8002f86 <_malloc_r+0xf6>
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	42a2      	cmp	r2, r4
 8002f18:	d12b      	bne.n	8002f72 <_malloc_r+0xe2>
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	e00f      	b.n	8002f40 <_malloc_r+0xb0>
 8002f20:	6822      	ldr	r2, [r4, #0]
 8002f22:	1b52      	subs	r2, r2, r5
 8002f24:	d41f      	bmi.n	8002f66 <_malloc_r+0xd6>
 8002f26:	2a0b      	cmp	r2, #11
 8002f28:	d917      	bls.n	8002f5a <_malloc_r+0xca>
 8002f2a:	1961      	adds	r1, r4, r5
 8002f2c:	42a3      	cmp	r3, r4
 8002f2e:	6025      	str	r5, [r4, #0]
 8002f30:	bf18      	it	ne
 8002f32:	6059      	strne	r1, [r3, #4]
 8002f34:	6863      	ldr	r3, [r4, #4]
 8002f36:	bf08      	it	eq
 8002f38:	f8c8 1000 	streq.w	r1, [r8]
 8002f3c:	5162      	str	r2, [r4, r5]
 8002f3e:	604b      	str	r3, [r1, #4]
 8002f40:	4638      	mov	r0, r7
 8002f42:	f104 060b 	add.w	r6, r4, #11
 8002f46:	f000 f829 	bl	8002f9c <__malloc_unlock>
 8002f4a:	f026 0607 	bic.w	r6, r6, #7
 8002f4e:	1d23      	adds	r3, r4, #4
 8002f50:	1af2      	subs	r2, r6, r3
 8002f52:	d0ae      	beq.n	8002eb2 <_malloc_r+0x22>
 8002f54:	1b9b      	subs	r3, r3, r6
 8002f56:	50a3      	str	r3, [r4, r2]
 8002f58:	e7ab      	b.n	8002eb2 <_malloc_r+0x22>
 8002f5a:	42a3      	cmp	r3, r4
 8002f5c:	6862      	ldr	r2, [r4, #4]
 8002f5e:	d1dd      	bne.n	8002f1c <_malloc_r+0x8c>
 8002f60:	f8c8 2000 	str.w	r2, [r8]
 8002f64:	e7ec      	b.n	8002f40 <_malloc_r+0xb0>
 8002f66:	4623      	mov	r3, r4
 8002f68:	6864      	ldr	r4, [r4, #4]
 8002f6a:	e7ac      	b.n	8002ec6 <_malloc_r+0x36>
 8002f6c:	4634      	mov	r4, r6
 8002f6e:	6876      	ldr	r6, [r6, #4]
 8002f70:	e7b4      	b.n	8002edc <_malloc_r+0x4c>
 8002f72:	4613      	mov	r3, r2
 8002f74:	e7cc      	b.n	8002f10 <_malloc_r+0x80>
 8002f76:	230c      	movs	r3, #12
 8002f78:	603b      	str	r3, [r7, #0]
 8002f7a:	4638      	mov	r0, r7
 8002f7c:	f000 f80e 	bl	8002f9c <__malloc_unlock>
 8002f80:	e797      	b.n	8002eb2 <_malloc_r+0x22>
 8002f82:	6025      	str	r5, [r4, #0]
 8002f84:	e7dc      	b.n	8002f40 <_malloc_r+0xb0>
 8002f86:	605b      	str	r3, [r3, #4]
 8002f88:	deff      	udf	#255	; 0xff
 8002f8a:	bf00      	nop
 8002f8c:	20000290 	.word	0x20000290

08002f90 <__malloc_lock>:
 8002f90:	4801      	ldr	r0, [pc, #4]	; (8002f98 <__malloc_lock+0x8>)
 8002f92:	f7ff bf0f 	b.w	8002db4 <__retarget_lock_acquire_recursive>
 8002f96:	bf00      	nop
 8002f98:	2000028c 	.word	0x2000028c

08002f9c <__malloc_unlock>:
 8002f9c:	4801      	ldr	r0, [pc, #4]	; (8002fa4 <__malloc_unlock+0x8>)
 8002f9e:	f7ff bf0a 	b.w	8002db6 <__retarget_lock_release_recursive>
 8002fa2:	bf00      	nop
 8002fa4:	2000028c 	.word	0x2000028c

08002fa8 <__ssputs_r>:
 8002fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fac:	688e      	ldr	r6, [r1, #8]
 8002fae:	461f      	mov	r7, r3
 8002fb0:	42be      	cmp	r6, r7
 8002fb2:	680b      	ldr	r3, [r1, #0]
 8002fb4:	4682      	mov	sl, r0
 8002fb6:	460c      	mov	r4, r1
 8002fb8:	4690      	mov	r8, r2
 8002fba:	d82c      	bhi.n	8003016 <__ssputs_r+0x6e>
 8002fbc:	898a      	ldrh	r2, [r1, #12]
 8002fbe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002fc2:	d026      	beq.n	8003012 <__ssputs_r+0x6a>
 8002fc4:	6965      	ldr	r5, [r4, #20]
 8002fc6:	6909      	ldr	r1, [r1, #16]
 8002fc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fcc:	eba3 0901 	sub.w	r9, r3, r1
 8002fd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fd4:	1c7b      	adds	r3, r7, #1
 8002fd6:	444b      	add	r3, r9
 8002fd8:	106d      	asrs	r5, r5, #1
 8002fda:	429d      	cmp	r5, r3
 8002fdc:	bf38      	it	cc
 8002fde:	461d      	movcc	r5, r3
 8002fe0:	0553      	lsls	r3, r2, #21
 8002fe2:	d527      	bpl.n	8003034 <__ssputs_r+0x8c>
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	f7ff ff53 	bl	8002e90 <_malloc_r>
 8002fea:	4606      	mov	r6, r0
 8002fec:	b360      	cbz	r0, 8003048 <__ssputs_r+0xa0>
 8002fee:	6921      	ldr	r1, [r4, #16]
 8002ff0:	464a      	mov	r2, r9
 8002ff2:	f000 faeb 	bl	80035cc <memcpy>
 8002ff6:	89a3      	ldrh	r3, [r4, #12]
 8002ff8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003000:	81a3      	strh	r3, [r4, #12]
 8003002:	6126      	str	r6, [r4, #16]
 8003004:	6165      	str	r5, [r4, #20]
 8003006:	444e      	add	r6, r9
 8003008:	eba5 0509 	sub.w	r5, r5, r9
 800300c:	6026      	str	r6, [r4, #0]
 800300e:	60a5      	str	r5, [r4, #8]
 8003010:	463e      	mov	r6, r7
 8003012:	42be      	cmp	r6, r7
 8003014:	d900      	bls.n	8003018 <__ssputs_r+0x70>
 8003016:	463e      	mov	r6, r7
 8003018:	6820      	ldr	r0, [r4, #0]
 800301a:	4632      	mov	r2, r6
 800301c:	4641      	mov	r1, r8
 800301e:	f000 faab 	bl	8003578 <memmove>
 8003022:	68a3      	ldr	r3, [r4, #8]
 8003024:	1b9b      	subs	r3, r3, r6
 8003026:	60a3      	str	r3, [r4, #8]
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	4433      	add	r3, r6
 800302c:	6023      	str	r3, [r4, #0]
 800302e:	2000      	movs	r0, #0
 8003030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003034:	462a      	mov	r2, r5
 8003036:	f000 fad7 	bl	80035e8 <_realloc_r>
 800303a:	4606      	mov	r6, r0
 800303c:	2800      	cmp	r0, #0
 800303e:	d1e0      	bne.n	8003002 <__ssputs_r+0x5a>
 8003040:	6921      	ldr	r1, [r4, #16]
 8003042:	4650      	mov	r0, sl
 8003044:	f7ff feb8 	bl	8002db8 <_free_r>
 8003048:	230c      	movs	r3, #12
 800304a:	f8ca 3000 	str.w	r3, [sl]
 800304e:	89a3      	ldrh	r3, [r4, #12]
 8003050:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003054:	81a3      	strh	r3, [r4, #12]
 8003056:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800305a:	e7e9      	b.n	8003030 <__ssputs_r+0x88>

0800305c <_svfiprintf_r>:
 800305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003060:	4698      	mov	r8, r3
 8003062:	898b      	ldrh	r3, [r1, #12]
 8003064:	061b      	lsls	r3, r3, #24
 8003066:	b09d      	sub	sp, #116	; 0x74
 8003068:	4607      	mov	r7, r0
 800306a:	460d      	mov	r5, r1
 800306c:	4614      	mov	r4, r2
 800306e:	d50e      	bpl.n	800308e <_svfiprintf_r+0x32>
 8003070:	690b      	ldr	r3, [r1, #16]
 8003072:	b963      	cbnz	r3, 800308e <_svfiprintf_r+0x32>
 8003074:	2140      	movs	r1, #64	; 0x40
 8003076:	f7ff ff0b 	bl	8002e90 <_malloc_r>
 800307a:	6028      	str	r0, [r5, #0]
 800307c:	6128      	str	r0, [r5, #16]
 800307e:	b920      	cbnz	r0, 800308a <_svfiprintf_r+0x2e>
 8003080:	230c      	movs	r3, #12
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003088:	e0d0      	b.n	800322c <_svfiprintf_r+0x1d0>
 800308a:	2340      	movs	r3, #64	; 0x40
 800308c:	616b      	str	r3, [r5, #20]
 800308e:	2300      	movs	r3, #0
 8003090:	9309      	str	r3, [sp, #36]	; 0x24
 8003092:	2320      	movs	r3, #32
 8003094:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003098:	f8cd 800c 	str.w	r8, [sp, #12]
 800309c:	2330      	movs	r3, #48	; 0x30
 800309e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003244 <_svfiprintf_r+0x1e8>
 80030a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030a6:	f04f 0901 	mov.w	r9, #1
 80030aa:	4623      	mov	r3, r4
 80030ac:	469a      	mov	sl, r3
 80030ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030b2:	b10a      	cbz	r2, 80030b8 <_svfiprintf_r+0x5c>
 80030b4:	2a25      	cmp	r2, #37	; 0x25
 80030b6:	d1f9      	bne.n	80030ac <_svfiprintf_r+0x50>
 80030b8:	ebba 0b04 	subs.w	fp, sl, r4
 80030bc:	d00b      	beq.n	80030d6 <_svfiprintf_r+0x7a>
 80030be:	465b      	mov	r3, fp
 80030c0:	4622      	mov	r2, r4
 80030c2:	4629      	mov	r1, r5
 80030c4:	4638      	mov	r0, r7
 80030c6:	f7ff ff6f 	bl	8002fa8 <__ssputs_r>
 80030ca:	3001      	adds	r0, #1
 80030cc:	f000 80a9 	beq.w	8003222 <_svfiprintf_r+0x1c6>
 80030d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030d2:	445a      	add	r2, fp
 80030d4:	9209      	str	r2, [sp, #36]	; 0x24
 80030d6:	f89a 3000 	ldrb.w	r3, [sl]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 80a1 	beq.w	8003222 <_svfiprintf_r+0x1c6>
 80030e0:	2300      	movs	r3, #0
 80030e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030ea:	f10a 0a01 	add.w	sl, sl, #1
 80030ee:	9304      	str	r3, [sp, #16]
 80030f0:	9307      	str	r3, [sp, #28]
 80030f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030f6:	931a      	str	r3, [sp, #104]	; 0x68
 80030f8:	4654      	mov	r4, sl
 80030fa:	2205      	movs	r2, #5
 80030fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003100:	4850      	ldr	r0, [pc, #320]	; (8003244 <_svfiprintf_r+0x1e8>)
 8003102:	f7fd f88d 	bl	8000220 <memchr>
 8003106:	9a04      	ldr	r2, [sp, #16]
 8003108:	b9d8      	cbnz	r0, 8003142 <_svfiprintf_r+0xe6>
 800310a:	06d0      	lsls	r0, r2, #27
 800310c:	bf44      	itt	mi
 800310e:	2320      	movmi	r3, #32
 8003110:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003114:	0711      	lsls	r1, r2, #28
 8003116:	bf44      	itt	mi
 8003118:	232b      	movmi	r3, #43	; 0x2b
 800311a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800311e:	f89a 3000 	ldrb.w	r3, [sl]
 8003122:	2b2a      	cmp	r3, #42	; 0x2a
 8003124:	d015      	beq.n	8003152 <_svfiprintf_r+0xf6>
 8003126:	9a07      	ldr	r2, [sp, #28]
 8003128:	4654      	mov	r4, sl
 800312a:	2000      	movs	r0, #0
 800312c:	f04f 0c0a 	mov.w	ip, #10
 8003130:	4621      	mov	r1, r4
 8003132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003136:	3b30      	subs	r3, #48	; 0x30
 8003138:	2b09      	cmp	r3, #9
 800313a:	d94d      	bls.n	80031d8 <_svfiprintf_r+0x17c>
 800313c:	b1b0      	cbz	r0, 800316c <_svfiprintf_r+0x110>
 800313e:	9207      	str	r2, [sp, #28]
 8003140:	e014      	b.n	800316c <_svfiprintf_r+0x110>
 8003142:	eba0 0308 	sub.w	r3, r0, r8
 8003146:	fa09 f303 	lsl.w	r3, r9, r3
 800314a:	4313      	orrs	r3, r2
 800314c:	9304      	str	r3, [sp, #16]
 800314e:	46a2      	mov	sl, r4
 8003150:	e7d2      	b.n	80030f8 <_svfiprintf_r+0x9c>
 8003152:	9b03      	ldr	r3, [sp, #12]
 8003154:	1d19      	adds	r1, r3, #4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	9103      	str	r1, [sp, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	bfbb      	ittet	lt
 800315e:	425b      	neglt	r3, r3
 8003160:	f042 0202 	orrlt.w	r2, r2, #2
 8003164:	9307      	strge	r3, [sp, #28]
 8003166:	9307      	strlt	r3, [sp, #28]
 8003168:	bfb8      	it	lt
 800316a:	9204      	strlt	r2, [sp, #16]
 800316c:	7823      	ldrb	r3, [r4, #0]
 800316e:	2b2e      	cmp	r3, #46	; 0x2e
 8003170:	d10c      	bne.n	800318c <_svfiprintf_r+0x130>
 8003172:	7863      	ldrb	r3, [r4, #1]
 8003174:	2b2a      	cmp	r3, #42	; 0x2a
 8003176:	d134      	bne.n	80031e2 <_svfiprintf_r+0x186>
 8003178:	9b03      	ldr	r3, [sp, #12]
 800317a:	1d1a      	adds	r2, r3, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	9203      	str	r2, [sp, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	bfb8      	it	lt
 8003184:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003188:	3402      	adds	r4, #2
 800318a:	9305      	str	r3, [sp, #20]
 800318c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003254 <_svfiprintf_r+0x1f8>
 8003190:	7821      	ldrb	r1, [r4, #0]
 8003192:	2203      	movs	r2, #3
 8003194:	4650      	mov	r0, sl
 8003196:	f7fd f843 	bl	8000220 <memchr>
 800319a:	b138      	cbz	r0, 80031ac <_svfiprintf_r+0x150>
 800319c:	9b04      	ldr	r3, [sp, #16]
 800319e:	eba0 000a 	sub.w	r0, r0, sl
 80031a2:	2240      	movs	r2, #64	; 0x40
 80031a4:	4082      	lsls	r2, r0
 80031a6:	4313      	orrs	r3, r2
 80031a8:	3401      	adds	r4, #1
 80031aa:	9304      	str	r3, [sp, #16]
 80031ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031b0:	4825      	ldr	r0, [pc, #148]	; (8003248 <_svfiprintf_r+0x1ec>)
 80031b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031b6:	2206      	movs	r2, #6
 80031b8:	f7fd f832 	bl	8000220 <memchr>
 80031bc:	2800      	cmp	r0, #0
 80031be:	d038      	beq.n	8003232 <_svfiprintf_r+0x1d6>
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <_svfiprintf_r+0x1f0>)
 80031c2:	bb1b      	cbnz	r3, 800320c <_svfiprintf_r+0x1b0>
 80031c4:	9b03      	ldr	r3, [sp, #12]
 80031c6:	3307      	adds	r3, #7
 80031c8:	f023 0307 	bic.w	r3, r3, #7
 80031cc:	3308      	adds	r3, #8
 80031ce:	9303      	str	r3, [sp, #12]
 80031d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031d2:	4433      	add	r3, r6
 80031d4:	9309      	str	r3, [sp, #36]	; 0x24
 80031d6:	e768      	b.n	80030aa <_svfiprintf_r+0x4e>
 80031d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80031dc:	460c      	mov	r4, r1
 80031de:	2001      	movs	r0, #1
 80031e0:	e7a6      	b.n	8003130 <_svfiprintf_r+0xd4>
 80031e2:	2300      	movs	r3, #0
 80031e4:	3401      	adds	r4, #1
 80031e6:	9305      	str	r3, [sp, #20]
 80031e8:	4619      	mov	r1, r3
 80031ea:	f04f 0c0a 	mov.w	ip, #10
 80031ee:	4620      	mov	r0, r4
 80031f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031f4:	3a30      	subs	r2, #48	; 0x30
 80031f6:	2a09      	cmp	r2, #9
 80031f8:	d903      	bls.n	8003202 <_svfiprintf_r+0x1a6>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0c6      	beq.n	800318c <_svfiprintf_r+0x130>
 80031fe:	9105      	str	r1, [sp, #20]
 8003200:	e7c4      	b.n	800318c <_svfiprintf_r+0x130>
 8003202:	fb0c 2101 	mla	r1, ip, r1, r2
 8003206:	4604      	mov	r4, r0
 8003208:	2301      	movs	r3, #1
 800320a:	e7f0      	b.n	80031ee <_svfiprintf_r+0x192>
 800320c:	ab03      	add	r3, sp, #12
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	462a      	mov	r2, r5
 8003212:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <_svfiprintf_r+0x1f4>)
 8003214:	a904      	add	r1, sp, #16
 8003216:	4638      	mov	r0, r7
 8003218:	f3af 8000 	nop.w
 800321c:	1c42      	adds	r2, r0, #1
 800321e:	4606      	mov	r6, r0
 8003220:	d1d6      	bne.n	80031d0 <_svfiprintf_r+0x174>
 8003222:	89ab      	ldrh	r3, [r5, #12]
 8003224:	065b      	lsls	r3, r3, #25
 8003226:	f53f af2d 	bmi.w	8003084 <_svfiprintf_r+0x28>
 800322a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800322c:	b01d      	add	sp, #116	; 0x74
 800322e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003232:	ab03      	add	r3, sp, #12
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	462a      	mov	r2, r5
 8003238:	4b05      	ldr	r3, [pc, #20]	; (8003250 <_svfiprintf_r+0x1f4>)
 800323a:	a904      	add	r1, sp, #16
 800323c:	4638      	mov	r0, r7
 800323e:	f000 f879 	bl	8003334 <_printf_i>
 8003242:	e7eb      	b.n	800321c <_svfiprintf_r+0x1c0>
 8003244:	080036d4 	.word	0x080036d4
 8003248:	080036de 	.word	0x080036de
 800324c:	00000000 	.word	0x00000000
 8003250:	08002fa9 	.word	0x08002fa9
 8003254:	080036da 	.word	0x080036da

08003258 <_printf_common>:
 8003258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800325c:	4616      	mov	r6, r2
 800325e:	4699      	mov	r9, r3
 8003260:	688a      	ldr	r2, [r1, #8]
 8003262:	690b      	ldr	r3, [r1, #16]
 8003264:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003268:	4293      	cmp	r3, r2
 800326a:	bfb8      	it	lt
 800326c:	4613      	movlt	r3, r2
 800326e:	6033      	str	r3, [r6, #0]
 8003270:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003274:	4607      	mov	r7, r0
 8003276:	460c      	mov	r4, r1
 8003278:	b10a      	cbz	r2, 800327e <_printf_common+0x26>
 800327a:	3301      	adds	r3, #1
 800327c:	6033      	str	r3, [r6, #0]
 800327e:	6823      	ldr	r3, [r4, #0]
 8003280:	0699      	lsls	r1, r3, #26
 8003282:	bf42      	ittt	mi
 8003284:	6833      	ldrmi	r3, [r6, #0]
 8003286:	3302      	addmi	r3, #2
 8003288:	6033      	strmi	r3, [r6, #0]
 800328a:	6825      	ldr	r5, [r4, #0]
 800328c:	f015 0506 	ands.w	r5, r5, #6
 8003290:	d106      	bne.n	80032a0 <_printf_common+0x48>
 8003292:	f104 0a19 	add.w	sl, r4, #25
 8003296:	68e3      	ldr	r3, [r4, #12]
 8003298:	6832      	ldr	r2, [r6, #0]
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	42ab      	cmp	r3, r5
 800329e:	dc26      	bgt.n	80032ee <_printf_common+0x96>
 80032a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032a4:	1e13      	subs	r3, r2, #0
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	bf18      	it	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	0692      	lsls	r2, r2, #26
 80032ae:	d42b      	bmi.n	8003308 <_printf_common+0xb0>
 80032b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032b4:	4649      	mov	r1, r9
 80032b6:	4638      	mov	r0, r7
 80032b8:	47c0      	blx	r8
 80032ba:	3001      	adds	r0, #1
 80032bc:	d01e      	beq.n	80032fc <_printf_common+0xa4>
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	6922      	ldr	r2, [r4, #16]
 80032c2:	f003 0306 	and.w	r3, r3, #6
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	bf02      	ittt	eq
 80032ca:	68e5      	ldreq	r5, [r4, #12]
 80032cc:	6833      	ldreq	r3, [r6, #0]
 80032ce:	1aed      	subeq	r5, r5, r3
 80032d0:	68a3      	ldr	r3, [r4, #8]
 80032d2:	bf0c      	ite	eq
 80032d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032d8:	2500      	movne	r5, #0
 80032da:	4293      	cmp	r3, r2
 80032dc:	bfc4      	itt	gt
 80032de:	1a9b      	subgt	r3, r3, r2
 80032e0:	18ed      	addgt	r5, r5, r3
 80032e2:	2600      	movs	r6, #0
 80032e4:	341a      	adds	r4, #26
 80032e6:	42b5      	cmp	r5, r6
 80032e8:	d11a      	bne.n	8003320 <_printf_common+0xc8>
 80032ea:	2000      	movs	r0, #0
 80032ec:	e008      	b.n	8003300 <_printf_common+0xa8>
 80032ee:	2301      	movs	r3, #1
 80032f0:	4652      	mov	r2, sl
 80032f2:	4649      	mov	r1, r9
 80032f4:	4638      	mov	r0, r7
 80032f6:	47c0      	blx	r8
 80032f8:	3001      	adds	r0, #1
 80032fa:	d103      	bne.n	8003304 <_printf_common+0xac>
 80032fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003304:	3501      	adds	r5, #1
 8003306:	e7c6      	b.n	8003296 <_printf_common+0x3e>
 8003308:	18e1      	adds	r1, r4, r3
 800330a:	1c5a      	adds	r2, r3, #1
 800330c:	2030      	movs	r0, #48	; 0x30
 800330e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003312:	4422      	add	r2, r4
 8003314:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003318:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800331c:	3302      	adds	r3, #2
 800331e:	e7c7      	b.n	80032b0 <_printf_common+0x58>
 8003320:	2301      	movs	r3, #1
 8003322:	4622      	mov	r2, r4
 8003324:	4649      	mov	r1, r9
 8003326:	4638      	mov	r0, r7
 8003328:	47c0      	blx	r8
 800332a:	3001      	adds	r0, #1
 800332c:	d0e6      	beq.n	80032fc <_printf_common+0xa4>
 800332e:	3601      	adds	r6, #1
 8003330:	e7d9      	b.n	80032e6 <_printf_common+0x8e>
	...

08003334 <_printf_i>:
 8003334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003338:	7e0f      	ldrb	r7, [r1, #24]
 800333a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800333c:	2f78      	cmp	r7, #120	; 0x78
 800333e:	4691      	mov	r9, r2
 8003340:	4680      	mov	r8, r0
 8003342:	460c      	mov	r4, r1
 8003344:	469a      	mov	sl, r3
 8003346:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800334a:	d807      	bhi.n	800335c <_printf_i+0x28>
 800334c:	2f62      	cmp	r7, #98	; 0x62
 800334e:	d80a      	bhi.n	8003366 <_printf_i+0x32>
 8003350:	2f00      	cmp	r7, #0
 8003352:	f000 80d4 	beq.w	80034fe <_printf_i+0x1ca>
 8003356:	2f58      	cmp	r7, #88	; 0x58
 8003358:	f000 80c0 	beq.w	80034dc <_printf_i+0x1a8>
 800335c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003360:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003364:	e03a      	b.n	80033dc <_printf_i+0xa8>
 8003366:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800336a:	2b15      	cmp	r3, #21
 800336c:	d8f6      	bhi.n	800335c <_printf_i+0x28>
 800336e:	a101      	add	r1, pc, #4	; (adr r1, 8003374 <_printf_i+0x40>)
 8003370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003374:	080033cd 	.word	0x080033cd
 8003378:	080033e1 	.word	0x080033e1
 800337c:	0800335d 	.word	0x0800335d
 8003380:	0800335d 	.word	0x0800335d
 8003384:	0800335d 	.word	0x0800335d
 8003388:	0800335d 	.word	0x0800335d
 800338c:	080033e1 	.word	0x080033e1
 8003390:	0800335d 	.word	0x0800335d
 8003394:	0800335d 	.word	0x0800335d
 8003398:	0800335d 	.word	0x0800335d
 800339c:	0800335d 	.word	0x0800335d
 80033a0:	080034e5 	.word	0x080034e5
 80033a4:	0800340d 	.word	0x0800340d
 80033a8:	0800349f 	.word	0x0800349f
 80033ac:	0800335d 	.word	0x0800335d
 80033b0:	0800335d 	.word	0x0800335d
 80033b4:	08003507 	.word	0x08003507
 80033b8:	0800335d 	.word	0x0800335d
 80033bc:	0800340d 	.word	0x0800340d
 80033c0:	0800335d 	.word	0x0800335d
 80033c4:	0800335d 	.word	0x0800335d
 80033c8:	080034a7 	.word	0x080034a7
 80033cc:	682b      	ldr	r3, [r5, #0]
 80033ce:	1d1a      	adds	r2, r3, #4
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	602a      	str	r2, [r5, #0]
 80033d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033dc:	2301      	movs	r3, #1
 80033de:	e09f      	b.n	8003520 <_printf_i+0x1ec>
 80033e0:	6820      	ldr	r0, [r4, #0]
 80033e2:	682b      	ldr	r3, [r5, #0]
 80033e4:	0607      	lsls	r7, r0, #24
 80033e6:	f103 0104 	add.w	r1, r3, #4
 80033ea:	6029      	str	r1, [r5, #0]
 80033ec:	d501      	bpl.n	80033f2 <_printf_i+0xbe>
 80033ee:	681e      	ldr	r6, [r3, #0]
 80033f0:	e003      	b.n	80033fa <_printf_i+0xc6>
 80033f2:	0646      	lsls	r6, r0, #25
 80033f4:	d5fb      	bpl.n	80033ee <_printf_i+0xba>
 80033f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80033fa:	2e00      	cmp	r6, #0
 80033fc:	da03      	bge.n	8003406 <_printf_i+0xd2>
 80033fe:	232d      	movs	r3, #45	; 0x2d
 8003400:	4276      	negs	r6, r6
 8003402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003406:	485a      	ldr	r0, [pc, #360]	; (8003570 <_printf_i+0x23c>)
 8003408:	230a      	movs	r3, #10
 800340a:	e012      	b.n	8003432 <_printf_i+0xfe>
 800340c:	682b      	ldr	r3, [r5, #0]
 800340e:	6820      	ldr	r0, [r4, #0]
 8003410:	1d19      	adds	r1, r3, #4
 8003412:	6029      	str	r1, [r5, #0]
 8003414:	0605      	lsls	r5, r0, #24
 8003416:	d501      	bpl.n	800341c <_printf_i+0xe8>
 8003418:	681e      	ldr	r6, [r3, #0]
 800341a:	e002      	b.n	8003422 <_printf_i+0xee>
 800341c:	0641      	lsls	r1, r0, #25
 800341e:	d5fb      	bpl.n	8003418 <_printf_i+0xe4>
 8003420:	881e      	ldrh	r6, [r3, #0]
 8003422:	4853      	ldr	r0, [pc, #332]	; (8003570 <_printf_i+0x23c>)
 8003424:	2f6f      	cmp	r7, #111	; 0x6f
 8003426:	bf0c      	ite	eq
 8003428:	2308      	moveq	r3, #8
 800342a:	230a      	movne	r3, #10
 800342c:	2100      	movs	r1, #0
 800342e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003432:	6865      	ldr	r5, [r4, #4]
 8003434:	60a5      	str	r5, [r4, #8]
 8003436:	2d00      	cmp	r5, #0
 8003438:	bfa2      	ittt	ge
 800343a:	6821      	ldrge	r1, [r4, #0]
 800343c:	f021 0104 	bicge.w	r1, r1, #4
 8003440:	6021      	strge	r1, [r4, #0]
 8003442:	b90e      	cbnz	r6, 8003448 <_printf_i+0x114>
 8003444:	2d00      	cmp	r5, #0
 8003446:	d04b      	beq.n	80034e0 <_printf_i+0x1ac>
 8003448:	4615      	mov	r5, r2
 800344a:	fbb6 f1f3 	udiv	r1, r6, r3
 800344e:	fb03 6711 	mls	r7, r3, r1, r6
 8003452:	5dc7      	ldrb	r7, [r0, r7]
 8003454:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003458:	4637      	mov	r7, r6
 800345a:	42bb      	cmp	r3, r7
 800345c:	460e      	mov	r6, r1
 800345e:	d9f4      	bls.n	800344a <_printf_i+0x116>
 8003460:	2b08      	cmp	r3, #8
 8003462:	d10b      	bne.n	800347c <_printf_i+0x148>
 8003464:	6823      	ldr	r3, [r4, #0]
 8003466:	07de      	lsls	r6, r3, #31
 8003468:	d508      	bpl.n	800347c <_printf_i+0x148>
 800346a:	6923      	ldr	r3, [r4, #16]
 800346c:	6861      	ldr	r1, [r4, #4]
 800346e:	4299      	cmp	r1, r3
 8003470:	bfde      	ittt	le
 8003472:	2330      	movle	r3, #48	; 0x30
 8003474:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003478:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800347c:	1b52      	subs	r2, r2, r5
 800347e:	6122      	str	r2, [r4, #16]
 8003480:	f8cd a000 	str.w	sl, [sp]
 8003484:	464b      	mov	r3, r9
 8003486:	aa03      	add	r2, sp, #12
 8003488:	4621      	mov	r1, r4
 800348a:	4640      	mov	r0, r8
 800348c:	f7ff fee4 	bl	8003258 <_printf_common>
 8003490:	3001      	adds	r0, #1
 8003492:	d14a      	bne.n	800352a <_printf_i+0x1f6>
 8003494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003498:	b004      	add	sp, #16
 800349a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	f043 0320 	orr.w	r3, r3, #32
 80034a4:	6023      	str	r3, [r4, #0]
 80034a6:	4833      	ldr	r0, [pc, #204]	; (8003574 <_printf_i+0x240>)
 80034a8:	2778      	movs	r7, #120	; 0x78
 80034aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80034ae:	6823      	ldr	r3, [r4, #0]
 80034b0:	6829      	ldr	r1, [r5, #0]
 80034b2:	061f      	lsls	r7, r3, #24
 80034b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80034b8:	d402      	bmi.n	80034c0 <_printf_i+0x18c>
 80034ba:	065f      	lsls	r7, r3, #25
 80034bc:	bf48      	it	mi
 80034be:	b2b6      	uxthmi	r6, r6
 80034c0:	07df      	lsls	r7, r3, #31
 80034c2:	bf48      	it	mi
 80034c4:	f043 0320 	orrmi.w	r3, r3, #32
 80034c8:	6029      	str	r1, [r5, #0]
 80034ca:	bf48      	it	mi
 80034cc:	6023      	strmi	r3, [r4, #0]
 80034ce:	b91e      	cbnz	r6, 80034d8 <_printf_i+0x1a4>
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	f023 0320 	bic.w	r3, r3, #32
 80034d6:	6023      	str	r3, [r4, #0]
 80034d8:	2310      	movs	r3, #16
 80034da:	e7a7      	b.n	800342c <_printf_i+0xf8>
 80034dc:	4824      	ldr	r0, [pc, #144]	; (8003570 <_printf_i+0x23c>)
 80034de:	e7e4      	b.n	80034aa <_printf_i+0x176>
 80034e0:	4615      	mov	r5, r2
 80034e2:	e7bd      	b.n	8003460 <_printf_i+0x12c>
 80034e4:	682b      	ldr	r3, [r5, #0]
 80034e6:	6826      	ldr	r6, [r4, #0]
 80034e8:	6961      	ldr	r1, [r4, #20]
 80034ea:	1d18      	adds	r0, r3, #4
 80034ec:	6028      	str	r0, [r5, #0]
 80034ee:	0635      	lsls	r5, r6, #24
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	d501      	bpl.n	80034f8 <_printf_i+0x1c4>
 80034f4:	6019      	str	r1, [r3, #0]
 80034f6:	e002      	b.n	80034fe <_printf_i+0x1ca>
 80034f8:	0670      	lsls	r0, r6, #25
 80034fa:	d5fb      	bpl.n	80034f4 <_printf_i+0x1c0>
 80034fc:	8019      	strh	r1, [r3, #0]
 80034fe:	2300      	movs	r3, #0
 8003500:	6123      	str	r3, [r4, #16]
 8003502:	4615      	mov	r5, r2
 8003504:	e7bc      	b.n	8003480 <_printf_i+0x14c>
 8003506:	682b      	ldr	r3, [r5, #0]
 8003508:	1d1a      	adds	r2, r3, #4
 800350a:	602a      	str	r2, [r5, #0]
 800350c:	681d      	ldr	r5, [r3, #0]
 800350e:	6862      	ldr	r2, [r4, #4]
 8003510:	2100      	movs	r1, #0
 8003512:	4628      	mov	r0, r5
 8003514:	f7fc fe84 	bl	8000220 <memchr>
 8003518:	b108      	cbz	r0, 800351e <_printf_i+0x1ea>
 800351a:	1b40      	subs	r0, r0, r5
 800351c:	6060      	str	r0, [r4, #4]
 800351e:	6863      	ldr	r3, [r4, #4]
 8003520:	6123      	str	r3, [r4, #16]
 8003522:	2300      	movs	r3, #0
 8003524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003528:	e7aa      	b.n	8003480 <_printf_i+0x14c>
 800352a:	6923      	ldr	r3, [r4, #16]
 800352c:	462a      	mov	r2, r5
 800352e:	4649      	mov	r1, r9
 8003530:	4640      	mov	r0, r8
 8003532:	47d0      	blx	sl
 8003534:	3001      	adds	r0, #1
 8003536:	d0ad      	beq.n	8003494 <_printf_i+0x160>
 8003538:	6823      	ldr	r3, [r4, #0]
 800353a:	079b      	lsls	r3, r3, #30
 800353c:	d413      	bmi.n	8003566 <_printf_i+0x232>
 800353e:	68e0      	ldr	r0, [r4, #12]
 8003540:	9b03      	ldr	r3, [sp, #12]
 8003542:	4298      	cmp	r0, r3
 8003544:	bfb8      	it	lt
 8003546:	4618      	movlt	r0, r3
 8003548:	e7a6      	b.n	8003498 <_printf_i+0x164>
 800354a:	2301      	movs	r3, #1
 800354c:	4632      	mov	r2, r6
 800354e:	4649      	mov	r1, r9
 8003550:	4640      	mov	r0, r8
 8003552:	47d0      	blx	sl
 8003554:	3001      	adds	r0, #1
 8003556:	d09d      	beq.n	8003494 <_printf_i+0x160>
 8003558:	3501      	adds	r5, #1
 800355a:	68e3      	ldr	r3, [r4, #12]
 800355c:	9903      	ldr	r1, [sp, #12]
 800355e:	1a5b      	subs	r3, r3, r1
 8003560:	42ab      	cmp	r3, r5
 8003562:	dcf2      	bgt.n	800354a <_printf_i+0x216>
 8003564:	e7eb      	b.n	800353e <_printf_i+0x20a>
 8003566:	2500      	movs	r5, #0
 8003568:	f104 0619 	add.w	r6, r4, #25
 800356c:	e7f5      	b.n	800355a <_printf_i+0x226>
 800356e:	bf00      	nop
 8003570:	080036e5 	.word	0x080036e5
 8003574:	080036f6 	.word	0x080036f6

08003578 <memmove>:
 8003578:	4288      	cmp	r0, r1
 800357a:	b510      	push	{r4, lr}
 800357c:	eb01 0402 	add.w	r4, r1, r2
 8003580:	d902      	bls.n	8003588 <memmove+0x10>
 8003582:	4284      	cmp	r4, r0
 8003584:	4623      	mov	r3, r4
 8003586:	d807      	bhi.n	8003598 <memmove+0x20>
 8003588:	1e43      	subs	r3, r0, #1
 800358a:	42a1      	cmp	r1, r4
 800358c:	d008      	beq.n	80035a0 <memmove+0x28>
 800358e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003592:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003596:	e7f8      	b.n	800358a <memmove+0x12>
 8003598:	4402      	add	r2, r0
 800359a:	4601      	mov	r1, r0
 800359c:	428a      	cmp	r2, r1
 800359e:	d100      	bne.n	80035a2 <memmove+0x2a>
 80035a0:	bd10      	pop	{r4, pc}
 80035a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80035aa:	e7f7      	b.n	800359c <memmove+0x24>

080035ac <_sbrk_r>:
 80035ac:	b538      	push	{r3, r4, r5, lr}
 80035ae:	4d06      	ldr	r5, [pc, #24]	; (80035c8 <_sbrk_r+0x1c>)
 80035b0:	2300      	movs	r3, #0
 80035b2:	4604      	mov	r4, r0
 80035b4:	4608      	mov	r0, r1
 80035b6:	602b      	str	r3, [r5, #0]
 80035b8:	f7fd f930 	bl	800081c <_sbrk>
 80035bc:	1c43      	adds	r3, r0, #1
 80035be:	d102      	bne.n	80035c6 <_sbrk_r+0x1a>
 80035c0:	682b      	ldr	r3, [r5, #0]
 80035c2:	b103      	cbz	r3, 80035c6 <_sbrk_r+0x1a>
 80035c4:	6023      	str	r3, [r4, #0]
 80035c6:	bd38      	pop	{r3, r4, r5, pc}
 80035c8:	20000288 	.word	0x20000288

080035cc <memcpy>:
 80035cc:	440a      	add	r2, r1
 80035ce:	4291      	cmp	r1, r2
 80035d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80035d4:	d100      	bne.n	80035d8 <memcpy+0xc>
 80035d6:	4770      	bx	lr
 80035d8:	b510      	push	{r4, lr}
 80035da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035e2:	4291      	cmp	r1, r2
 80035e4:	d1f9      	bne.n	80035da <memcpy+0xe>
 80035e6:	bd10      	pop	{r4, pc}

080035e8 <_realloc_r>:
 80035e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ec:	4680      	mov	r8, r0
 80035ee:	4614      	mov	r4, r2
 80035f0:	460e      	mov	r6, r1
 80035f2:	b921      	cbnz	r1, 80035fe <_realloc_r+0x16>
 80035f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035f8:	4611      	mov	r1, r2
 80035fa:	f7ff bc49 	b.w	8002e90 <_malloc_r>
 80035fe:	b92a      	cbnz	r2, 800360c <_realloc_r+0x24>
 8003600:	f7ff fbda 	bl	8002db8 <_free_r>
 8003604:	4625      	mov	r5, r4
 8003606:	4628      	mov	r0, r5
 8003608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800360c:	f000 f81b 	bl	8003646 <_malloc_usable_size_r>
 8003610:	4284      	cmp	r4, r0
 8003612:	4607      	mov	r7, r0
 8003614:	d802      	bhi.n	800361c <_realloc_r+0x34>
 8003616:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800361a:	d812      	bhi.n	8003642 <_realloc_r+0x5a>
 800361c:	4621      	mov	r1, r4
 800361e:	4640      	mov	r0, r8
 8003620:	f7ff fc36 	bl	8002e90 <_malloc_r>
 8003624:	4605      	mov	r5, r0
 8003626:	2800      	cmp	r0, #0
 8003628:	d0ed      	beq.n	8003606 <_realloc_r+0x1e>
 800362a:	42bc      	cmp	r4, r7
 800362c:	4622      	mov	r2, r4
 800362e:	4631      	mov	r1, r6
 8003630:	bf28      	it	cs
 8003632:	463a      	movcs	r2, r7
 8003634:	f7ff ffca 	bl	80035cc <memcpy>
 8003638:	4631      	mov	r1, r6
 800363a:	4640      	mov	r0, r8
 800363c:	f7ff fbbc 	bl	8002db8 <_free_r>
 8003640:	e7e1      	b.n	8003606 <_realloc_r+0x1e>
 8003642:	4635      	mov	r5, r6
 8003644:	e7df      	b.n	8003606 <_realloc_r+0x1e>

08003646 <_malloc_usable_size_r>:
 8003646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800364a:	1f18      	subs	r0, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	bfbc      	itt	lt
 8003650:	580b      	ldrlt	r3, [r1, r0]
 8003652:	18c0      	addlt	r0, r0, r3
 8003654:	4770      	bx	lr
	...

08003658 <_init>:
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365a:	bf00      	nop
 800365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365e:	bc08      	pop	{r3}
 8003660:	469e      	mov	lr, r3
 8003662:	4770      	bx	lr

08003664 <_fini>:
 8003664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003666:	bf00      	nop
 8003668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366a:	bc08      	pop	{r3}
 800366c:	469e      	mov	lr, r3
 800366e:	4770      	bx	lr
