{'out': {'CDeps': [[]],
         'CLines': [[]],
         'Clocked': False,
         'DDeps': [['a', 'sel'], ['b', 'sel']],
         'DLines': ['8:D', '9:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f97f4777390>,
                         <pyverilog.vparser.ast.Assign object at 0x7f97f4763e10>]}}
