Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0x9c527fee

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD0' to bel 'X0/Y27/io0'
Info: constrained 'RXD0' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Warning: unmatched constraint 'EN_5V_UP' (on line 28)
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Warning: unmatched constraint 'EN_5V_M4' (on line 30)
Warning: unmatched constraint 'P23' (on line 31)
Warning: unmatched constraint 'EN_1V4_M4' (on line 32)
Warning: unmatched constraint 'M2_ON_OFF' (on line 33)
Warning: unmatched constraint 'ADC_CS' (on line 34)
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Warning: unmatched constraint 'BME680_CS' (on line 39)
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Warning: unmatched constraint 'ICE_SCK' (on line 46)
Warning: unmatched constraint 'ICE_MISO' (on line 47)
Warning: unmatched constraint 'ICE_MOSI' (on line 48)
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Info: constrained 'MOSI' to bel 'X30/Y0/io0'
Info: constrained 'MISO' to bel 'X30/Y0/io1'
Info: constrained 'SCK' to bel 'X31/Y0/io0'
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 84)
Warning: unmatched constraint 'P74' (on line 85)
Warning: unmatched constraint 'P75' (on line 86)
Warning: unmatched constraint 'P76' (on line 87)
Warning: unmatched constraint 'P78' (on line 89)
Warning: unmatched constraint 'P79' (on line 90)
Warning: unmatched constraint 'P80' (on line 92)
Warning: unmatched constraint 'P81' (on line 93)
Warning: unmatched constraint 'P82' (on line 94)
Warning: unmatched constraint 'P83' (on line 95)
Warning: unmatched constraint 'P84' (on line 96)
Warning: unmatched constraint 'P85' (on line 97)
Warning: unmatched constraint 'P87' (on line 99)
Warning: unmatched constraint 'P88' (on line 100)
Warning: unmatched constraint 'P90' (on line 102)
Warning: unmatched constraint 'P91' (on line 103)
Warning: unmatched constraint 'P93' (on line 105)
Warning: unmatched constraint 'P94' (on line 106)
Warning: unmatched constraint 'P95' (on line 107)
Warning: unmatched constraint 'P96' (on line 108)
Warning: unmatched constraint 'P97' (on line 109)
Warning: unmatched constraint 'P98' (on line 110)
Warning: unmatched constraint 'P99' (on line 111)
Warning: unmatched constraint 'P101' (on line 113)
Warning: unmatched constraint 'P102' (on line 114)
Warning: unmatched constraint 'P104' (on line 116)
Warning: unmatched constraint 'P105' (on line 117)
Warning: unmatched constraint 'P106' (on line 118)
Warning: unmatched constraint 'P107' (on line 119)
Warning: unmatched constraint 'P110' (on line 123)
Warning: unmatched constraint 'P112' (on line 125)
Warning: unmatched constraint 'P113' (on line 126)
Warning: unmatched constraint 'P114' (on line 127)
Warning: unmatched constraint 'P115' (on line 128)
Warning: unmatched constraint 'P116' (on line 129)
Warning: unmatched constraint 'P117' (on line 130)
Warning: unmatched constraint 'P118' (on line 131)
Warning: unmatched constraint 'P119' (on line 132)
Warning: unmatched constraint 'P120' (on line 134)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 136)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 139)
Warning: unmatched constraint 'P128' (on line 141)
Warning: unmatched constraint 'P129' (on line 142)
Warning: unmatched constraint 'P130' (on line 144)
Warning: unmatched constraint 'P134' (on line 145)
Warning: unmatched constraint 'VSYNC' (on line 146)
Warning: unmatched constraint 'ICE_LED1' (on line 147)
Warning: unmatched constraint 'ICE_LED2' (on line 148)
Warning: unmatched constraint 'ICE_LED3' (on line 149)
Warning: unmatched constraint 'ICE_LED4' (on line 150)
Warning: unmatched constraint 'RED3' (on line 152)
Warning: unmatched constraint 'RED2' (on line 153)
Warning: unmatched constraint 'RED1' (on line 154)
Warning: unmatched constraint 'RED0' (on line 155)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2337 LCs used as LUT4 only
Info:      251 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      917 LCs used as DFF only
Info: Packing carries..
Info:       21 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1200)
Info: promoting sys1.cpu.q0_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 94)
Info: promoting reset [reset] (fanout 71)
Info: promoting sys1.TMF_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O [reset] (fanout 33)
Info: promoting sys1.cpu.rd_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting sys1.cpu.rd_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: promoting sys1.cpu.rd_SB_LUT4_I2_2_O [cen] (fanout 32)
Info: promoting sys1.cpu.rd_SB_LUT4_I2_3_O [cen] (fanout 32)
Info: Constraining chains...
Info:       18 LCs used to legalise carry chains.
Info: Checksum: 0x35a5b745

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1324349b

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3547/ 7680    46%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:    11/  256     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 13 cells based on constraints.
Info: Creating initial analytic placement for 3303 cells, random placement wirelen = 101331.
Info:     at initial placer iter 0, wirelen = 879
Info:     at initial placer iter 1, wirelen = 852
Info:     at initial placer iter 2, wirelen = 881
Info:     at initial placer iter 3, wirelen = 840
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 847, spread = 22725, legal = 26021; time = 0.08s
Info:     at iteration #2, type ALL: wirelen solved = 1743, spread = 17292, legal = 26189; time = 0.14s
Info:     at iteration #3, type ALL: wirelen solved = 3009, spread = 17127, legal = 20973; time = 0.09s
Info:     at iteration #4, type ALL: wirelen solved = 4127, spread = 16357, legal = 21998; time = 0.11s
Info:     at iteration #5, type ALL: wirelen solved = 5434, spread = 16116, legal = 24947; time = 0.15s
Info:     at iteration #6, type ALL: wirelen solved = 6151, spread = 16005, legal = 19677; time = 0.09s
Info:     at iteration #7, type ALL: wirelen solved = 7352, spread = 15355, legal = 19405; time = 0.08s
Info:     at iteration #8, type ALL: wirelen solved = 8143, spread = 14882, legal = 18866; time = 0.09s
Info:     at iteration #9, type ALL: wirelen solved = 8568, spread = 14473, legal = 23048; time = 0.12s
Info:     at iteration #10, type ALL: wirelen solved = 8634, spread = 14801, legal = 23020; time = 0.77s
Info:     at iteration #11, type ALL: wirelen solved = 8903, spread = 14793, legal = 22818; time = 0.73s
Info:     at iteration #12, type ALL: wirelen solved = 9368, spread = 14620, legal = 18252; time = 0.08s
Info:     at iteration #13, type ALL: wirelen solved = 9791, spread = 14412, legal = 18000; time = 0.07s
Info:     at iteration #14, type ALL: wirelen solved = 10066, spread = 14426, legal = 17880; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 10527, spread = 14243, legal = 17519; time = 0.07s
Info:     at iteration #16, type ALL: wirelen solved = 10654, spread = 14084, legal = 18034; time = 0.08s
Info:     at iteration #17, type ALL: wirelen solved = 10578, spread = 14300, legal = 17877; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 10975, spread = 14797, legal = 21926; time = 0.29s
Info:     at iteration #19, type ALL: wirelen solved = 11404, spread = 14832, legal = 17713; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 11350, spread = 14627, legal = 17442; time = 0.07s
Info:     at iteration #21, type ALL: wirelen solved = 11268, spread = 14181, legal = 17737; time = 0.08s
Info:     at iteration #22, type ALL: wirelen solved = 11373, spread = 14496, legal = 17604; time = 0.07s
Info:     at iteration #23, type ALL: wirelen solved = 11478, spread = 14532, legal = 17303; time = 0.07s
Info:     at iteration #24, type ALL: wirelen solved = 11597, spread = 14661, legal = 17392; time = 0.07s
Info:     at iteration #25, type ALL: wirelen solved = 11761, spread = 14661, legal = 17278; time = 0.07s
Info:     at iteration #26, type ALL: wirelen solved = 11779, spread = 14301, legal = 17136; time = 0.07s
Info:     at iteration #27, type ALL: wirelen solved = 11655, spread = 14355, legal = 17165; time = 0.06s
Info:     at iteration #28, type ALL: wirelen solved = 11755, spread = 14386, legal = 17126; time = 0.06s
Info:     at iteration #29, type ALL: wirelen solved = 11824, spread = 14324, legal = 17001; time = 0.06s
Info:     at iteration #30, type ALL: wirelen solved = 11899, spread = 14747, legal = 17079; time = 0.06s
Info:     at iteration #31, type ALL: wirelen solved = 12108, spread = 14440, legal = 16861; time = 0.06s
Info:     at iteration #32, type ALL: wirelen solved = 12100, spread = 14431, legal = 16908; time = 0.06s
Info:     at iteration #33, type ALL: wirelen solved = 12216, spread = 14688, legal = 16969; time = 0.06s
Info:     at iteration #34, type ALL: wirelen solved = 12086, spread = 14797, legal = 17093; time = 0.06s
Info:     at iteration #35, type ALL: wirelen solved = 12433, spread = 14404, legal = 17164; time = 0.06s
Info:     at iteration #36, type ALL: wirelen solved = 12295, spread = 14883, legal = 17484; time = 0.06s
Info: HeAP Placer Time: 4.96s
Info:   of which solving equations: 1.60s
Info:   of which spreading cells: 0.33s
Info:   of which strict legalisation: 2.51s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 892, wirelen = 16861
Info:   at iteration #5: temp = 0.000000, timing cost = 1071, wirelen = 14808
Info:   at iteration #10: temp = 0.000000, timing cost = 1062, wirelen = 14099
Info:   at iteration #15: temp = 0.000000, timing cost = 1027, wirelen = 13725
Info:   at iteration #20: temp = 0.000000, timing cost = 1009, wirelen = 13605
Info:   at iteration #23: temp = 0.000000, timing cost = 1025, wirelen = 13571 
Info: SA placement time 2.08s

Info: Max frequency for clock 'clk_$glb_clk': 20.86 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 2.15 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 4.63 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 17697,  20906) |**+
Info: [ 20906,  24115) |***+
Info: [ 24115,  27324) |************************************************************ 
Info: [ 27324,  30533) |**************************************+
Info: [ 30533,  33742) |**+
Info: [ 33742,  36951) |***+
Info: [ 36951,  40160) |+
Info: [ 40160,  43369) | 
Info: [ 43369,  46578) |**+
Info: [ 46578,  49787) |****+
Info: [ 49787,  52996) |*****************+
Info: [ 52996,  56205) |*******************************************+
Info: [ 56205,  59414) |************************+
Info: [ 59414,  62623) |************************+
Info: [ 62623,  65832) |*********************************+
Info: [ 65832,  69041) |****************************+
Info: [ 69041,  72250) |************************************+
Info: [ 72250,  75459) |*********************************+
Info: [ 75459,  78668) |***************************+
Info: [ 78668,  81877) |**********************************************************+
Info: Checksum: 0x12dc6446

Info: Routing..
Info: Setting up routing queue.
Info: Routing 11432 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        5        994 |    5   994 |     10441
Info:       2000 |       29       1970 |   24   976 |      9497
Info:       3000 |       92       2907 |   63   937 |      8596
Info:       4000 |      165       3834 |   73   927 |      7714
Info:       5000 |      281       4718 |  116   884 |      6894
Info:       6000 |      409       5590 |  128   872 |      6139
Info:       7000 |      566       6433 |  157   843 |      5348
Info:       8000 |      734       7265 |  168   832 |      4641
Info:       9000 |      995       8004 |  261   739 |      4108
Info:      10000 |     1285       8714 |  290   710 |      3520
Info:      11000 |     1541       9458 |  256   744 |      3084
Info:      12000 |     1921      10078 |  380   620 |      2773
Info:      13000 |     2361      10638 |  440   560 |      2591
Info:      14000 |     2782      11217 |  421   579 |      2396
Info:      15000 |     3086      11913 |  304   696 |      1922
Info:      16000 |     3417      12582 |  331   669 |      1621
Info:      17000 |     3875      13124 |  458   542 |      1493
Info:      18000 |     4207      13792 |  332   668 |      1005
Info:      19000 |     4440      14559 |  233   767 |       355
Info:      19479 |     4501      14978 |   61   419 |         0
Info: Routing complete.
Info: Route time 5.89s
Info: Checksum: 0xd4b66a62

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_15_DFFLC.O
Info:  1.6  2.1    Net sys1.cpu.IR[16] budget 1.742000 ns (10,9) -> (16,13)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I3
Info:  0.3  2.4  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  0.6  3.0    Net sys1.cpu.rs1[1] budget 1.314000 ns (16,13) -> (16,14)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.I1
Info:  0.3  3.3  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.5    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (16,14) -> (16,14)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  3.9  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.4  6.3    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.733000 ns (16,14) -> (18,2)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.4  6.7  Source sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0  7.6    Net sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.314000 ns (18,2) -> (18,3)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  7.9  Source sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  8.5    Net sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 1.494000 ns (18,3) -> (18,4)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.4  8.9  Source sys1.cpu.regsQ1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  9.5    Net sys1.cpu.regsQ1_SB_LUT4_O_I1 budget 1.494000 ns (18,4) -> (17,3)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_LC.I1
Info:  0.4  9.9  Source sys1.cpu.regsQ1_SB_LUT4_O_LC.O
Info:  2.3 12.2    Net sys1.cpu.regsQ1[1] budget 2.646000 ns (17,3) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.I1
Info:  0.3 12.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 12.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.CIN
Info:  0.1 12.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 13.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (10,13) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (10,14) -> (10,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (10,14) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (10,15) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 16.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 17.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (10,16) -> (10,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 17.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.6    Net sys1.cpu.ldstaddr[31] budget 2.288000 ns (10,16) -> (10,12)
Info:                Sink sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 19.0  Source sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 19.5    Net sys1.iramcs_SB_LUT4_O_I1 budget 1.494000 ns (10,12) -> (9,12)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I1
Info:  0.4 19.9  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  1.6 21.6    Net sys1.iramcs budget 1.720000 ns (9,12) -> (7,7)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 21.9  Source sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6 22.5    Net sys1.ram0.wrlanes_SB_LUT4_O_I0 budget 1.516000 ns (7,7) -> (7,8)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_1_LC.I0
Info:  0.4 22.9  Source sys1.ram0.wrlanes_SB_LUT4_O_1_LC.O
Info:  2.8 25.7    Net sys1.ram0.wrlanes[2] budget 2.059000 ns (7,8) -> (8,25)
Info:                Sink sys1.ram0.ram_array.11.0.0_RAM.WCLKE
Info:  0.1 25.8  Setup sys1.ram0.ram_array.11.0.0_RAM.WCLKE
Info: 8.7 ns logic, 17.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RXD0$sb_io.D_IN_0
Info:  1.6  1.6    Net RXD0$SB_IO_IN budget 82.864998 ns (0,25) -> (1,19)
Info:                Sink sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info:  0.5  2.1  Setup sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info: 0.5 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source TXD0_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  3.1  3.7    Net TXD0_SB_LUT4_O_I3 budget 41.238998 ns (7,8) -> (3,25)
Info:                Sink TXD0_SB_LUT4_O_LC.I3
Info:  0.3  4.0  Source TXD0_SB_LUT4_O_LC.O
Info:  1.3  5.2    Net TXD0$SB_IO_OUT budget 39.911999 ns (3,25) -> (0,27)
Info:                Sink TXD0$sb_io.D_OUT_0
Info: 0.9 ns logic, 4.4 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 19.36 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 2.07 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 5.25 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 15846,  19148) |**+
Info: [ 19148,  22450) |**+
Info: [ 22450,  25752) |**************************************+
Info: [ 25752,  29054) |**************************************************+
Info: [ 29054,  32356) |************+
Info: [ 32356,  35658) |**+
Info: [ 35658,  38960) |*+
Info: [ 38960,  42262) | 
Info: [ 42262,  45564) |**+
Info: [ 45564,  48866) |****+
Info: [ 48866,  52168) |*********************+
Info: [ 52168,  55470) |***********************************+
Info: [ 55470,  58772) |***************************************+
Info: [ 58772,  62074) |************+
Info: [ 62074,  65376) |**********************+
Info: [ 65376,  68678) |***************************+
Info: [ 68678,  71980) |***********************************************+
Info: [ 71980,  75282) |***********+
Info: [ 75282,  78584) |***********************************************+
Info: [ 78584,  81886) |************************************************************ 
96 warnings, 0 errors
