*$
* TPS92630-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS92630-Q1
* Date: 15APR2016
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS92630Q1EVM
* EVM Users Guide: SLVUA26A – February 2014 – Revised February 2015
* Datasheet: SLVSC76B – FEBRUARY 2014 – REVISED JANUARY 2015
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
* Final 1.10
* Added weak pulldown, removed ICs from output channels, implemented Min PWM ON Width,
* Added Ref Deglitch, Modified PMOS and parasitics.
*
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*	   a. Dropout Voltage
*      b. Timing Parameters - Output Current Slew Rate, PWM ON/OFF Delay and Startup Time
*      c. PROTECTION feature for Short Circuit fault, Open Load/Short to Battery fault
*		  and Reference Open/Short fault
*	   d. Single LED Short Fault (FAULT_SB)
*	   e. Analog and PWM Dimming
*      f. Deglitch time for all Faults (2ms/7 PWM pulses depending on PWM input)
*	   g. Minimum PWM ON time width to avoid Short Circuit Fault during PWM Dimming
*	   h. Internal Pulldown and/or Pullup for all pins whichever applicable
*	   i. Device functional modes for different (VIN thresholds for Channel Enable & Fault Enable)
*      j. Thermal Shutdown and Thermal Foldback both are modelled using TEMP pin. An
*		  additional pin TJN is used to pass junction temperature information in form
*		  of voltage (1V at TJN pin indicates 1 degC junction temperature for model). All
*		  temperature sweeps must be performed using an equivalent voltage sweep at TJN pin.
*
*		  	TJN PIN IS NOT PRESENT IN REAL DEVICE and is only provided for convenience of
*		  	simulation in model. Apart from Thermal Shutdown and Thermal foldback, other
*		  	temperature effects are not modeled.
*
* 2. Quiescent current have not been modeled.
*
*****************************************************************************
.SUBCKT TPS92630-Q1_TRANS EN FAULT_SB FAULTB GND IOUT1 IOUT2 IOUT3 PWM1 PWM2
+  PWM3 REF TEMP TJN VIN VSNS1 VSNS2 VSNS3 PAD
R_RPAD PAD 0 1k
X_U3         VIN N17650835 VIN4OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U10         SCDET_D1 SCDET_D2 SCDET_D3 SC OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg9_U62         UDg9_N16764204 OLDET3 UDg9_N16759306 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg9_U51         OLDET3 SDWNB3 UDg9_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_UDg9_C5         0 UDg9_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDg9_U48         UDg9_N11969 UDg9_N10316 UDg9_7PWM_COUNTER_OUTPUT
+  UDg9_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_UDg9_R7         PWM_INT_B3 UDg9_N16764204  100k TC=0,0 
C_UDg9_C3         0 UDg9_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDg9_C4         0 UDg9_COUNT  1n  TC=0,0 
X_UDg9_U52         SDWNB3 UDg9_COUNT_PULSE UDg9_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_UDg9_D17         PWM_INT_B3 UDg9_N16764204 D_D 
V_UDg9_V14         UDg9_N00726 0 375mVdc
X_UDg9_S1    UDg9_RESET_COUNT_B 0 UDg9_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDg9_S1 
X_UDg9_U54         PWM_FALLING3 OLDET3 UDg9_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg9_U6         UDg9_COUNT UDg9_N00726 UDg9_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDg9_U57         UDg9_COUNT_PULSE UDg9_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDg9_R6         UDg9_N00826 UDg9_PWM_TON_2MS  100k TC=0,0 
X_UDg9_U61         VIN_EN_SHTDN_N_D UDg9_N16759306 UDg9_N10316 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg9_U56         PWM_FALLING3 UDg9_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
D_UDg9_D16         UDg9_PWM_TON_2MS UDg9_N00826 D_D 
X_UDg9_U63         UDg9_N101093 UDg9_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg9_N16774070 UDg9_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg9_U59         UDg9_N16730590 UDg9_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
G_UDg9_G1         0 UDg9_COUNT UDg9_N113838 0 1m
X_UDg9_U46         UDg9_N43231 PWM_INT_B3 UDg9_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg9_U25         UDg9_PWM_TON_2MS UDg9_7PWM_COUNTER_OUTPUT OLDET_D3
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg9_VISETOFF_SEL         UDg9_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDg9_U60         UDg9_N16731154 UDg9_N16730590 UDg9_N16737259
+  UDg9_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg9_U58         UDg9_PWM_FALL_1SHOT UDg9_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg9_U49         UDg9_N16663964 UDg9_COUNT_PULSE one_shot PARAMS:  T=50  
D_D10         FAULTB 3P3SUP D_D 
V_V11         N16868558 GND 2Vdc
X_U31         REF_FAULT TH_SHDWN SC SB FAULT_ASSERT OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U16         FAULTB N16868558 FAULTB_DET_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=1.3
D_D11         N16789190 FAULTB D_D 
I_I2         VIN FAULTB DC 16uAdc  
V_V9         N16789190 GND 67.3637m
R_R1         GND TEMP  4.864k TC=0,0 
V_V6         3P3VDC GND 3.3Vdc
X_U2         VIN N16791501 VIN5OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_UFualtShdwn2_R1         UFualtShdwn2_N11101 UFualtShdwn2_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn2_U34         EXT_H UFualtShdwn2_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U37         UFualtShdwn2_N10929 UFualtShdwn2_N11011
+  UFualtShdwn2_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U39         EXT_H SCDET_D2 UFualtShdwn2_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn2_C1         0 UFualtShdwn2_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn2_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn2_FAULT_SHDWNB SDWNB2 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn2_U35         UFualtShdwn2_N10117 UFualtShdwn2_N13506
+  UFualtShdwn2_N08130 UFualtShdwn2_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn2_U33         OLDET_D2 UFualtShdwn2_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U38         FAULTB_INT UFualtShdwn2_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U13         OLDET_D1 OLDET_D2 OLDET_D3 SB OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12         VIN 9VDC VIN9OK COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=0.145
X_U11         EN N17025647 EN_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=1.3
X_UCR2_S2    UCR2_N17544063 0 UCR2_N16900722 UCR2_S Current_Regulator_UCR2_S2 
R_UCR2_R3         UCR2_N16900722 0  2108.185Meg TC=0,0 
C_UCR2_C6         0 UCR2_N17457781  {1.4427*24.528u/100k}  TC=0,0 
R_UCR2_R8         PWM_INT2 UCR2_N17457781  100k TC=0,0 
R_UCR2_R79         UCR2_S UCR2_N17311444  0.46  
E_UCR2_ABM4         UCR2_N17544063 0 VALUE { IF(V(UCR2_ISETOFFSEL)>0.5,
+  IF(V(SDWNB2)>0.5 & V(UCR2_PWM_INTX_DELAYED)>0.5, 1, 0), 1)    }
V_UCR2_V11         UCR2_VTHSC GND 0.89
C_UCR2_C23         UCR2_N16900722 UCR2_S  40p  
X_UCR2_U33         UCR2_N17399293 OLDET2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
E_UCR2_ABM3         UCR2_ISETOFF 0 VALUE { IF(V(UCR2_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
G_UCR2_ABM2I2         0 N174326591 VALUE { IF(V(SDWNB2)>0.5 &
+  V(UCR2_PWM_INTX_DELAYED)>0.5,0, V(UCR2_ISETOFF))    }
X_UCR2_S1    UCR2_WEAK_PULLDWN_B 0 UCR2_N17275838 GND Current_Regulator_UCR2_S1
+  
X_UCR2_U24         VIN5OK UCR2_N17344969 UCR2_N17395776 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR2_R1         UCR2_N16832758 N174326591  300 TC=0,0 
R_UCR2_R2         UCR2_S N174326591  3 TC=0,0 
V_UCR2_V12         UCR2_VTH_SHORT_BAT IOUT2 0.1
D_UCR2_D10         UCR2_N16900722 UCR2_N17482811 D_D 
R_UCR2_R78         UCR2_N17275838 IOUT2  1u TC=0,0 
X_UCR2_U6         UCR2_VTHSC IOUT2 UCR2_N17344969 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
E_UCR2_E3         UCR2_N17482727 0 UCR2_S 0 1
E_UCR2_ABM2         UCR2_N17198650 0 VALUE { IF(V(SDWNB2)>0.5 &
+  V(UCR2_PWM_INTX_DELAYED)>0.5,V(ICTRL), V(UCR2_ISETOFF))    }
I_UCR2_I2         PWM2 GND DC 250nAdc  
X_UCR2_U29         PWM_INT2 PWM_INT_B2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UCR2_U7         UCR2_VTH_SHORT_BAT N174326591 UCR2_N17495238
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
X_UCR2_U32         UCR2_N17395776 SCDET2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
D_UCR2_D12         GND PWM2 D_D 
D_UCR2_D11         UCR2_N17482777 UCR2_N16900722 D_D 
X_UCR2_U31         PWM_INT_B2 UCR2_N17353870 PWM_FALLING2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR2_V9         UCR2_N17482727 UCR2_N17482777 6Vdc
V_UCR2_VISETOFF_SEL         UCR2_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
G_UCR2_ABMII1         UCR2_N16832758 0 VALUE { V(UCR2_N17198650)/1    }
V_UCR2_V7         UCR2_1_22VDC GND 1.222Vdc
V_UCR2_V10         UCR2_N17482811 UCR2_N17482727 -0.026
R_UCR2_R10         PWM_INT2 UCR2_N17353870  10 TC=0,0 
X_UCR2_U5         PWM2 UCR2_1_22VDC PWM_INT2 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.027
D_UCR2_D13         GND UCR2_N17275838 D_D 
C_UCR2_C8         0 UCR2_N17353870  {1.4427*100n/10}  TC=0,0 
D_UCR2_D16         PWM_INT2 UCR2_N17457781 D_D 
X_UCR2_U10         VIN5OK UCR2_N17495238 UCR2_N17399293 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
M_UCR2_M1         UCR2_N17275838 UCR2_N16900722 UCR2_N17311444 UCR2_N17311444
+  PMOS01           
X_UCR2_U21         SDWNB2 UCR2_PWM_INTX_DELAYED UCR2_WEAK_PULLDWN_B
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UCR2_ABM2I1         0 UCR2_N16900722 VALUE { LIMIT((V(UCR2_N16832758) -
+  V(UCR2_S)) * 1.5m, -6u, 6u)    }
X_UCR2_U18         UCR2_N17457781 UCR2_PWM_INTX_DELAYED BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_UCR2_C24         UCR2_N17275838 UCR2_N16900722  5p  
G_ABMII1         FAULTB N16789190 VALUE { (V(FAULT_ASSERT) * 500u)    }
V_V4         N16791501 GND 4.99Vdc
V_V10         N16962177 GND 67.3637m
R_UFualtShdwn3_R1         UFualtShdwn3_N11101 UFualtShdwn3_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn3_U34         EXT_H UFualtShdwn3_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U37         UFualtShdwn3_N10929 UFualtShdwn3_N11011
+  UFualtShdwn3_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U39         EXT_H SCDET_D3 UFualtShdwn3_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn3_C1         0 UFualtShdwn3_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn3_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn3_FAULT_SHDWNB SDWNB3 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn3_U35         UFualtShdwn3_N10117 UFualtShdwn3_N13506
+  UFualtShdwn3_N08130 UFualtShdwn3_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn3_U33         OLDET_D3 UFualtShdwn3_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U38         FAULTB_INT UFualtShdwn3_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V5         9VDC GND 9Vdc
X_U27         VIN4OK EN_INT VIN_EN_SHTDN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMII2         FAULT_SB N16962177 VALUE { (V(FAULT_S_ASSERT) * 500u)    }
D_D12         FAULT_SB 3P3SUP D_D 
X_UDg4_S1    UDg4_RESET_COUNT_B 0 UDg4_COUNT 0 Fault_Deglitch_Latching_UDg4_S1 
G_UDg4_G1         0 UDg4_COUNT UDg4_N113838 0 1m
X_UDg4_U20         VIN_EN_SHTDN_N_D UDg4_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg4_U52         SDWNB1 UDg4_COUNT_PULSE UDg4_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg4_U60         UDg4_N16731154 UDg4_N16730590 UDg4_N16737259
+  UDg4_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg4_U50         PWM_INT1 SDWNB1 UDg4_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg4_U56         PWM_FALLING1 UDg4_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg4_R6         UDg4_N00826 UDg4_PWM_TON_2MS  100k TC=0,0 
X_UDg4_U59         UDg4_N16730590 UDg4_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg4_U6         UDg4_COUNT UDg4_N00726 UDg4_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg4_D16         UDg4_PWM_TON_2MS UDg4_N00826 D_D 
V_UDg4_V14         UDg4_N00726 0 375mVdc
X_UDg4_U46         UDg4_N43231 PWM_INT_B1 UDg4_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg4_U49         UDg4_N16663964 UDg4_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg4_C3         0 UDg4_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg4_U51         SCDET1 UDg4_C UDg4_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg4_U57         UDg4_COUNT_PULSE UDg4_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg4_U58         UDg4_PWM_FALL_1SHOT UDg4_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg4_U48         UDg4_N132676 UDg4_N10316 SCDET_D1 UDg4_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg4_U61         UDg4_N101093 UDg4_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg4_N16783006 UDg4_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg4_U54         PWM_FALLING1 SCDET1 UDg4_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UDg4_VRESET_COUNT         UDg4_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg4_C4         0 UDg4_COUNT  1n  TC=0,0 
X_UDg4_U25         UDg4_PWM_TON_2MS UDg4_N11969 UDg4_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UVC1_U5         VREF VSNS2 UVC1_N04898 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UVC1_U33         UVC1_N06582 SSLED_DET2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1.9u
X_UVC1_U19         VIN9OK UVC1_N04898 UVC1_N06582 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UVC1_U6         VREF VSNS3 UVC1_N05084 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UVC1_U34         UVC1_N06738 SSLED_DET3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1.9u
X_UVC1_U20         VIN9OK UVC1_N05084 UVC1_N06738 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UVC1_U4         VREF VSNS1 UVC1_N04644 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UVC1_U32         UVC1_N06019 SSLED_DET1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1.9u
X_UVC1_U14         VIN9OK UVC1_N04644 UVC1_N06019 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg5_S1    UDg5_RESET_COUNT_B 0 UDg5_COUNT 0 Fault_Deglitch_Latching_UDg5_S1 
G_UDg5_G1         0 UDg5_COUNT UDg5_N113838 0 1m
X_UDg5_U20         VIN_EN_SHTDN_N_D UDg5_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg5_U52         SDWNB2 UDg5_COUNT_PULSE UDg5_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg5_U60         UDg5_N16731154 UDg5_N16730590 UDg5_N16737259
+  UDg5_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg5_U50         PWM_INT2 SDWNB2 UDg5_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg5_U56         PWM_FALLING2 UDg5_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg5_R6         UDg5_N00826 UDg5_PWM_TON_2MS  100k TC=0,0 
X_UDg5_U59         UDg5_N16730590 UDg5_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg5_U6         UDg5_COUNT UDg5_N00726 UDg5_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg5_D16         UDg5_PWM_TON_2MS UDg5_N00826 D_D 
V_UDg5_V14         UDg5_N00726 0 375mVdc
X_UDg5_U46         UDg5_N43231 PWM_INT_B2 UDg5_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg5_U49         UDg5_N16663964 UDg5_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg5_C3         0 UDg5_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg5_U51         SCDET2 UDg5_C UDg5_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg5_U57         UDg5_COUNT_PULSE UDg5_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg5_U58         UDg5_PWM_FALL_1SHOT UDg5_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg5_U48         UDg5_N132676 UDg5_N10316 SCDET_D2 UDg5_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg5_U61         UDg5_N101093 UDg5_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg5_N16783006 UDg5_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg5_U54         PWM_FALLING2 SCDET2 UDg5_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UDg5_VRESET_COUNT         UDg5_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg5_C4         0 UDg5_COUNT  1n  TC=0,0 
X_UDg5_U25         UDg5_PWM_TON_2MS UDg5_N11969 UDg5_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_D13         N16962177 FAULT_SB D_D 
X_UDg2_S1    UDg2_RESET_COUNT_B 0 UDg2_COUNT 0 Fault_Deglitch_Latching_UDg2_S1 
G_UDg2_G1         0 UDg2_COUNT UDg2_N113838 0 1m
X_UDg2_U20         VIN_EN_SHTDN_N_D UDg2_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg2_U52         SDWNB2 UDg2_COUNT_PULSE UDg2_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg2_U60         UDg2_N16731154 UDg2_N16730590 UDg2_N16737259
+  UDg2_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg2_U50         PWM_INT2 SDWNB2 UDg2_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg2_U56         PWM_FALLING2 UDg2_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg2_R6         UDg2_N00826 UDg2_PWM_TON_2MS  100k TC=0,0 
X_UDg2_U59         UDg2_N16730590 UDg2_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg2_U6         UDg2_COUNT UDg2_N00726 UDg2_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg2_D16         UDg2_PWM_TON_2MS UDg2_N00826 D_D 
V_UDg2_V14         UDg2_N00726 0 375mVdc
X_UDg2_U46         UDg2_N43231 PWM_INT_B2 UDg2_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg2_U49         UDg2_N16663964 UDg2_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg2_C3         0 UDg2_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg2_U51         SSLED_DET2 UDg2_C UDg2_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg2_U57         UDg2_COUNT_PULSE UDg2_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg2_U58         UDg2_PWM_FALL_1SHOT UDg2_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg2_U48         UDg2_N132676 UDg2_N10316 SSLED_DET_D2 UDg2_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg2_U61         UDg2_N101093 UDg2_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg2_N16783006 UDg2_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg2_U54         PWM_FALLING2 SSLED_DET2 UDg2_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg2_VRESET_COUNT         UDg2_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg2_C4         0 UDg2_COUNT  1n  TC=0,0 
X_UDg2_U25         UDg2_PWM_TON_2MS UDg2_N11969 UDg2_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg3_S1    UDg3_RESET_COUNT_B 0 UDg3_COUNT 0 Fault_Deglitch_Latching_UDg3_S1 
G_UDg3_G1         0 UDg3_COUNT UDg3_N113838 0 1m
X_UDg3_U20         VIN_EN_SHTDN_N_D UDg3_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg3_U52         SDWNB3 UDg3_COUNT_PULSE UDg3_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg3_U60         UDg3_N16731154 UDg3_N16730590 UDg3_N16737259
+  UDg3_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg3_U50         PWM_INT3 SDWNB3 UDg3_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg3_U56         PWM_FALLING3 UDg3_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg3_R6         UDg3_N00826 UDg3_PWM_TON_2MS  100k TC=0,0 
X_UDg3_U59         UDg3_N16730590 UDg3_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg3_U6         UDg3_COUNT UDg3_N00726 UDg3_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg3_D16         UDg3_PWM_TON_2MS UDg3_N00826 D_D 
V_UDg3_V14         UDg3_N00726 0 375mVdc
X_UDg3_U46         UDg3_N43231 PWM_INT_B3 UDg3_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg3_U49         UDg3_N16663964 UDg3_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg3_C3         0 UDg3_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg3_U51         SSLED_DET3 UDg3_C UDg3_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg3_U57         UDg3_COUNT_PULSE UDg3_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg3_U58         UDg3_PWM_FALL_1SHOT UDg3_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg3_U48         UDg3_N132676 UDg3_N10316 SSLED_DET_D3 UDg3_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg3_U61         UDg3_N101093 UDg3_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg3_N16783006 UDg3_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg3_U54         PWM_FALLING3 SSLED_DET3 UDg3_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg3_VRESET_COUNT         UDg3_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg3_C4         0 UDg3_COUNT  1n  TC=0,0 
X_UDg3_U25         UDg3_PWM_TON_2MS UDg3_N11969 UDg3_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V16         VIN N174326591 0Vdc
X_UCR3_S2    UCR3_N17544063 0 UCR3_N16900722 UCR3_S Current_Regulator_UCR3_S2 
R_UCR3_R3         UCR3_N16900722 0  2108.185Meg TC=0,0 
C_UCR3_C6         0 UCR3_N17457781  {1.4427*24.528u/100k}  TC=0,0 
R_UCR3_R8         PWM_INT3 UCR3_N17457781  100k TC=0,0 
R_UCR3_R79         UCR3_S UCR3_N17311444  0.46  
E_UCR3_ABM4         UCR3_N17544063 0 VALUE { IF(V(UCR3_ISETOFFSEL)>0.5,
+  IF(V(SDWNB3)>0.5 & V(UCR3_PWM_INTX_DELAYED)>0.5, 1, 0), 1)    }
V_UCR3_V11         UCR3_VTHSC GND 0.89
C_UCR3_C23         UCR3_N16900722 UCR3_S  40p  
X_UCR3_U33         UCR3_N17399293 OLDET3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
E_UCR3_ABM3         UCR3_ISETOFF 0 VALUE { IF(V(UCR3_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
G_UCR3_ABM2I2         0 N174331831 VALUE { IF(V(SDWNB3)>0.5 &
+  V(UCR3_PWM_INTX_DELAYED)>0.5,0, V(UCR3_ISETOFF))    }
X_UCR3_S1    UCR3_WEAK_PULLDWN_B 0 UCR3_N17275838 GND Current_Regulator_UCR3_S1
+  
X_UCR3_U24         VIN5OK UCR3_N17344969 UCR3_N17395776 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR3_R1         UCR3_N16832758 N174331831  300 TC=0,0 
R_UCR3_R2         UCR3_S N174331831  3 TC=0,0 
V_UCR3_V12         UCR3_VTH_SHORT_BAT IOUT3 0.1
D_UCR3_D10         UCR3_N16900722 UCR3_N17482811 D_D 
R_UCR3_R78         UCR3_N17275838 IOUT3  1u TC=0,0 
X_UCR3_U6         UCR3_VTHSC IOUT3 UCR3_N17344969 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
E_UCR3_E3         UCR3_N17482727 0 UCR3_S 0 1
E_UCR3_ABM2         UCR3_N17198650 0 VALUE { IF(V(SDWNB3)>0.5 &
+  V(UCR3_PWM_INTX_DELAYED)>0.5,V(ICTRL), V(UCR3_ISETOFF))    }
I_UCR3_I2         PWM3 GND DC 250nAdc  
X_UCR3_U29         PWM_INT3 PWM_INT_B3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UCR3_U7         UCR3_VTH_SHORT_BAT N174331831 UCR3_N17495238
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
X_UCR3_U32         UCR3_N17395776 SCDET3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
D_UCR3_D12         GND PWM3 D_D 
D_UCR3_D11         UCR3_N17482777 UCR3_N16900722 D_D 
X_UCR3_U31         PWM_INT_B3 UCR3_N17353870 PWM_FALLING3 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR3_V9         UCR3_N17482727 UCR3_N17482777 6Vdc
V_UCR3_VISETOFF_SEL         UCR3_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
G_UCR3_ABMII1         UCR3_N16832758 0 VALUE { V(UCR3_N17198650)/1    }
V_UCR3_V7         UCR3_1_22VDC GND 1.222Vdc
V_UCR3_V10         UCR3_N17482811 UCR3_N17482727 -0.026
R_UCR3_R10         PWM_INT3 UCR3_N17353870  10 TC=0,0 
X_UCR3_U5         PWM3 UCR3_1_22VDC PWM_INT3 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.027
D_UCR3_D13         GND UCR3_N17275838 D_D 
C_UCR3_C8         0 UCR3_N17353870  {1.4427*100n/10}  TC=0,0 
D_UCR3_D16         PWM_INT3 UCR3_N17457781 D_D 
X_UCR3_U10         VIN5OK UCR3_N17495238 UCR3_N17399293 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
M_UCR3_M1         UCR3_N17275838 UCR3_N16900722 UCR3_N17311444 UCR3_N17311444
+  PMOS01           
X_UCR3_U21         SDWNB3 UCR3_PWM_INTX_DELAYED UCR3_WEAK_PULLDWN_B
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UCR3_ABM2I1         0 UCR3_N16900722 VALUE { LIMIT((V(UCR3_N16832758) -
+  V(UCR3_S)) * 1.5m, -6u, 6u)    }
X_UCR3_U18         UCR3_N17457781 UCR3_PWM_INTX_DELAYED BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_UCR3_C24         UCR3_N17275838 UCR3_N16900722  5p  
X_UCR1_S2    UCR1_N17544063 0 UCR1_N16900722 UCR1_S Current_Regulator_UCR1_S2 
R_UCR1_R3         UCR1_N16900722 0  2108.185Meg TC=0,0 
C_UCR1_C6         0 UCR1_N17457781  {1.4427*24.528u/100k}  TC=0,0 
R_UCR1_R8         PWM_INT1 UCR1_N17457781  100k TC=0,0 
R_UCR1_R79         UCR1_S UCR1_N17311444  0.46  
E_UCR1_ABM4         UCR1_N17544063 0 VALUE { IF(V(UCR1_ISETOFFSEL)>0.5,
+  IF(V(SDWNB1)>0.5 & V(UCR1_PWM_INTX_DELAYED)>0.5, 1, 0), 1)    }
V_UCR1_V11         UCR1_VTHSC GND 0.89
C_UCR1_C23         UCR1_N16900722 UCR1_S  40p  
X_UCR1_U33         UCR1_N17399293 OLDET1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
E_UCR1_ABM3         UCR1_ISETOFF 0 VALUE { IF(V(UCR1_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
G_UCR1_ABM2I2         0 N16847613 VALUE { IF(V(SDWNB1)>0.5 &
+  V(UCR1_PWM_INTX_DELAYED)>0.5,0, V(UCR1_ISETOFF))    }
X_UCR1_S1    UCR1_WEAK_PULLDWN_B 0 UCR1_N17275838 GND Current_Regulator_UCR1_S1
+  
X_UCR1_U24         VIN5OK UCR1_N17344969 UCR1_N17395776 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR1_R1         UCR1_N16832758 N16847613  300 TC=0,0 
R_UCR1_R2         UCR1_S N16847613  3 TC=0,0 
V_UCR1_V12         UCR1_VTH_SHORT_BAT IOUT1 0.1
D_UCR1_D10         UCR1_N16900722 UCR1_N17482811 D_D 
R_UCR1_R78         UCR1_N17275838 IOUT1  1u TC=0,0 
X_UCR1_U6         UCR1_VTHSC IOUT1 UCR1_N17344969 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
E_UCR1_E3         UCR1_N17482727 0 UCR1_S 0 1
E_UCR1_ABM2         UCR1_N17198650 0 VALUE { IF(V(SDWNB1)>0.5 &
+  V(UCR1_PWM_INTX_DELAYED)>0.5,V(ICTRL), V(UCR1_ISETOFF))    }
I_UCR1_I2         PWM1 GND DC 250nAdc  
X_UCR1_U29         PWM_INT1 PWM_INT_B1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UCR1_U7         UCR1_VTH_SHORT_BAT N16847613 UCR1_N17495238
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
X_UCR1_U32         UCR1_N17395776 SCDET1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
D_UCR1_D12         GND PWM1 D_D 
D_UCR1_D11         UCR1_N17482777 UCR1_N16900722 D_D 
X_UCR1_U31         PWM_INT_B1 UCR1_N17353870 PWM_FALLING1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR1_V9         UCR1_N17482727 UCR1_N17482777 6Vdc
V_UCR1_VISETOFF_SEL         UCR1_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
G_UCR1_ABMII1         UCR1_N16832758 0 VALUE { V(UCR1_N17198650)/1    }
V_UCR1_V7         UCR1_1_22VDC GND 1.222Vdc
V_UCR1_V10         UCR1_N17482811 UCR1_N17482727 -0.026
R_UCR1_R10         PWM_INT1 UCR1_N17353870  10 TC=0,0 
X_UCR1_U5         PWM1 UCR1_1_22VDC PWM_INT1 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.027
D_UCR1_D13         GND UCR1_N17275838 D_D 
C_UCR1_C8         0 UCR1_N17353870  {1.4427*100n/10}  TC=0,0 
D_UCR1_D16         PWM_INT1 UCR1_N17457781 D_D 
X_UCR1_U10         VIN5OK UCR1_N17495238 UCR1_N17399293 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
M_UCR1_M1         UCR1_N17275838 UCR1_N16900722 UCR1_N17311444 UCR1_N17311444
+  PMOS01           
X_UCR1_U21         SDWNB1 UCR1_PWM_INTX_DELAYED UCR1_WEAK_PULLDWN_B
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UCR1_ABM2I1         0 UCR1_N16900722 VALUE { LIMIT((V(UCR1_N16832758) -
+  V(UCR1_S)) * 1.5m, -6u, 6u)    }
X_UCR1_U18         UCR1_N17457781 UCR1_PWM_INTX_DELAYED BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_UCR1_C24         UCR1_N17275838 UCR1_N16900722  5p  
X_U14         SSLED_DET_D1 SSLED_DET_D2 SSLED_DET_D3 FAULT_S_ASSERT
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V15         VIN N16847613 0Vdc
E_ABM2         3P3SUP 0 VALUE { IF(V(VIN_EN_SHTDN_N_D) > 0.5 & V(VIN5OK) > 0.5,
+  V(3P3VDC), 0)    }
X_UDg6_S1    UDg6_RESET_COUNT_B 0 UDg6_COUNT 0 Fault_Deglitch_Latching_UDg6_S1 
G_UDg6_G1         0 UDg6_COUNT UDg6_N113838 0 1m
X_UDg6_U20         VIN_EN_SHTDN_N_D UDg6_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg6_U52         SDWNB3 UDg6_COUNT_PULSE UDg6_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg6_U60         UDg6_N16731154 UDg6_N16730590 UDg6_N16737259
+  UDg6_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg6_U50         PWM_INT3 SDWNB3 UDg6_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg6_U56         PWM_FALLING3 UDg6_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg6_R6         UDg6_N00826 UDg6_PWM_TON_2MS  100k TC=0,0 
X_UDg6_U59         UDg6_N16730590 UDg6_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg6_U6         UDg6_COUNT UDg6_N00726 UDg6_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg6_D16         UDg6_PWM_TON_2MS UDg6_N00826 D_D 
V_UDg6_V14         UDg6_N00726 0 375mVdc
X_UDg6_U46         UDg6_N43231 PWM_INT_B3 UDg6_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg6_U49         UDg6_N16663964 UDg6_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg6_C3         0 UDg6_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg6_U51         SCDET3 UDg6_C UDg6_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg6_U57         UDg6_COUNT_PULSE UDg6_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg6_U58         UDg6_PWM_FALL_1SHOT UDg6_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg6_U48         UDg6_N132676 UDg6_N10316 SCDET_D3 UDg6_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg6_U61         UDg6_N101093 UDg6_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg6_N16783006 UDg6_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg6_U54         PWM_FALLING3 SCDET3 UDg6_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UDg6_VRESET_COUNT         UDg6_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg6_C4         0 UDg6_COUNT  1n  TC=0,0 
X_UDg6_U25         UDg6_PWM_TON_2MS UDg6_N11969 UDg6_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_I3         VIN FAULT_SB DC 16uAdc  
V_V8         N17025647 GND 2Vdc
I_I5         EN GND DC 2.5uAdc  
V_V14         VREF GND 1.222
D_D14         GND EN D_D 
V_UThermalProt_V8         UThermalProt_N05768 0 170
E_UThermalProt_ABM1         UThermalProt_TTH 0 VALUE { (-121.7*V(TEMP) +
+  228.32)*0.01    }
X_UThermalProt_U12         VIN5OK UThermalProt_N04980 TH_SHDWN AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UThermalProt_ABM3         ITHERM_FACTOR 0 VALUE { IF(V(VIN5OK) > 0.5,
+  V(UThermalProt_N02444), 1)    }
E_UThermalProt_E1         UThermalProt_N02422 0 TJN 0 0.01
E_UThermalProt_ABM2         UThermalProt_N02444 0 VALUE { LIMIT(0.9 -
+  (11.11111m * (V(UThermalProt_N02422) - V(UThermalProt_TTH)) * 100), 0.5, 1)   
+  }
X_UThermalProt_U11         TJN UThermalProt_N05768 UThermalProt_N04980
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=15
V_V17         VIN N174331831 0Vdc
X_U33         VIN5OK N17765632 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17         FAULT_ASSERT FAULTB_INT EXT_H AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_UFualtShdwn1_R1         UFualtShdwn1_N11101 UFualtShdwn1_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn1_U34         EXT_H UFualtShdwn1_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U37         UFualtShdwn1_N10929 UFualtShdwn1_N11011
+  UFualtShdwn1_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U39         EXT_H SCDET_D1 UFualtShdwn1_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn1_C1         0 UFualtShdwn1_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn1_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn1_FAULT_SHDWNB SDWNB1 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn1_U35         UFualtShdwn1_N10117 UFualtShdwn1_N13506
+  UFualtShdwn1_N08130 UFualtShdwn1_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn1_U33         OLDET_D1 UFualtShdwn1_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U38         FAULTB_INT UFualtShdwn1_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U32         N17765632 FAULTB_DET_INT FAULTB_INT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg1_S1    UDg1_RESET_COUNT_B 0 UDg1_COUNT 0 Fault_Deglitch_Latching_UDg1_S1 
G_UDg1_G1         0 UDg1_COUNT UDg1_N113838 0 1m
X_UDg1_U20         VIN_EN_SHTDN_N_D UDg1_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg1_U52         SDWNB1 UDg1_COUNT_PULSE UDg1_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg1_U60         UDg1_N16731154 UDg1_N16730590 UDg1_N16737259
+  UDg1_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg1_U50         PWM_INT1 SDWNB1 UDg1_C AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg1_U56         PWM_FALLING1 UDg1_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
R_UDg1_R6         UDg1_N00826 UDg1_PWM_TON_2MS  100k TC=0,0 
X_UDg1_U59         UDg1_N16730590 UDg1_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDg1_U6         UDg1_COUNT UDg1_N00726 UDg1_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
D_UDg1_D16         UDg1_PWM_TON_2MS UDg1_N00826 D_D 
V_UDg1_V14         UDg1_N00726 0 375mVdc
X_UDg1_U46         UDg1_N43231 PWM_INT_B1 UDg1_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg1_U49         UDg1_N16663964 UDg1_COUNT_PULSE one_shot PARAMS:  T=50  
C_UDg1_C3         0 UDg1_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDg1_U51         SSLED_DET1 UDg1_C UDg1_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg1_U57         UDg1_COUNT_PULSE UDg1_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDg1_U58         UDg1_PWM_FALL_1SHOT UDg1_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg1_U48         UDg1_N132676 UDg1_N10316 SSLED_DET_D1 UDg1_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDg1_U61         UDg1_N101093 UDg1_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg1_N16783006 UDg1_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg1_U54         PWM_FALLING1 SSLED_DET1 UDg1_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg1_VRESET_COUNT         UDg1_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
C_UDg1_C4         0 UDg1_COUNT  1n  TC=0,0 
X_UDg1_U25         UDg1_PWM_TON_2MS UDg1_N11969 UDg1_N132676 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U62         UDg7_N16764204 OLDET1 UDg7_N16759306 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U51         OLDET1 SDWNB1 UDg7_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_UDg7_C5         0 UDg7_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDg7_U48         UDg7_N11969 UDg7_N10316 UDg7_7PWM_COUNTER_OUTPUT
+  UDg7_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_UDg7_R7         PWM_INT_B1 UDg7_N16764204  100k TC=0,0 
C_UDg7_C3         0 UDg7_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDg7_C4         0 UDg7_COUNT  1n  TC=0,0 
X_UDg7_U52         SDWNB1 UDg7_COUNT_PULSE UDg7_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_UDg7_D17         PWM_INT_B1 UDg7_N16764204 D_D 
V_UDg7_V14         UDg7_N00726 0 375mVdc
X_UDg7_S1    UDg7_RESET_COUNT_B 0 UDg7_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDg7_S1 
X_UDg7_U54         PWM_FALLING1 OLDET1 UDg7_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U6         UDg7_COUNT UDg7_N00726 UDg7_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDg7_U57         UDg7_COUNT_PULSE UDg7_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDg7_R6         UDg7_N00826 UDg7_PWM_TON_2MS  100k TC=0,0 
X_UDg7_U61         VIN_EN_SHTDN_N_D UDg7_N16759306 UDg7_N10316 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U56         PWM_FALLING1 UDg7_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
D_UDg7_D16         UDg7_PWM_TON_2MS UDg7_N00826 D_D 
X_UDg7_U63         UDg7_N101093 UDg7_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg7_N16774070 UDg7_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg7_U59         UDg7_N16730590 UDg7_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
G_UDg7_G1         0 UDg7_COUNT UDg7_N113838 0 1m
X_UDg7_U46         UDg7_N43231 PWM_INT_B1 UDg7_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U25         UDg7_PWM_TON_2MS UDg7_7PWM_COUNTER_OUTPUT OLDET_D1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg7_VISETOFF_SEL         UDg7_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDg7_U60         UDg7_N16731154 UDg7_N16730590 UDg7_N16737259
+  UDg7_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg7_U58         UDg7_PWM_FALL_1SHOT UDg7_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg7_U49         UDg7_N16663964 UDg7_COUNT_PULSE one_shot PARAMS:  T=50  
I_I4         VIN TEMP DC 200uAdc  
V_V7         N17650835 GND 4Vdc
R_USS_R9         USS_N96278 USS_REF_OPEN_DETECT_B  10 TC=0,0 
C_USS_C9         0 USS_N107465  {1.4427*50u/10}  TC=0,0 
C_USS_C6         ICTRL 0  1n  TC=0,0 
C_USS_C7         0 USS_REF_OPEN_DETECT_B  {1.4427*300n/10}  TC=0,0 
R_USS_R8         USS_ICTRL1 ICTRL  1 TC=0,0 
E_USS_ABM6         USS_N97050 0 VALUE { IF((V(VIN5OK) > 0.5) &
+  (V(VIN_EN_SHTDN_N_D)>0.5), (IF((V(USS_IREF) < 2.6m), 1, 0)), 1)    }
X_USS_U21         USS_N107465 VIN_EN_SHTDN_N_D REF_FAULT REF_FAULT_B
+  sbrblatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_USS_D15         USS_N81343 VIN_EN_SHTDN_N D_D 
E_USS_ABM7         USS_N01555 0 VALUE { IF(V(VIN_EN_SHTDN_N_D) > 0.5, 1.222, 0)
+     }
R_USS_R10         USS_N97050 USS_REF_SHORT_DETECT_B  10 TC=0,0 
X_USS_H1    USS_N01555 REF USS_IREF 0 Soft_Start_USS_H1 
R_USS_R1         REF_FAULT_B 0  1k TC=0,0 
C_USS_C8         0 USS_REF_SHORT_DETECT_B  {1.4427*200n/10}  TC=0,0 
E_USS_ABM5         USS_ICTRL1 0 VALUE { V(USS_IREF) * V(ITHERM_FACTOR) *
+  V(VIN_EN_SHTDN_N_D)    }
X_USS_U22         USS_N81343 VIN_EN_SHTDN_N_D BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_USS_ABM4         USS_N96278 0 VALUE { IF((V(VIN5OK) > 0.5) &
+  (V(VIN_EN_SHTDN_N_D)>0.5), (IF((V(USS_IREF) > 53.130435u), 1, 0)), 1)    }
C_USS_C5         0 USS_N81343  {1.4427*110u/100k}  TC=0,0 
R_USS_R7         VIN_EN_SHTDN_N USS_N81343  100k TC=0,0 
X_USS_U23         USS_REF_OPEN_DETECT_B USS_REF_SHORT_DETECT_B
+  USS_REF_FAULT_DET AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_USS_R11         USS_REF_FAULT_DET USS_N107465  10 TC=0,0 
X_UDg8_U62         UDg8_N16764204 OLDET2 UDg8_N16759306 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg8_U51         OLDET2 SDWNB2 UDg8_N00826 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_UDg8_C5         0 UDg8_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDg8_U48         UDg8_N11969 UDg8_N10316 UDg8_7PWM_COUNTER_OUTPUT
+  UDg8_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_UDg8_R7         PWM_INT_B2 UDg8_N16764204  100k TC=0,0 
C_UDg8_C3         0 UDg8_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDg8_C4         0 UDg8_COUNT  1n  TC=0,0 
X_UDg8_U52         SDWNB2 UDg8_COUNT_PULSE UDg8_N113838 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_UDg8_D17         PWM_INT_B2 UDg8_N16764204 D_D 
V_UDg8_V14         UDg8_N00726 0 375mVdc
X_UDg8_S1    UDg8_RESET_COUNT_B 0 UDg8_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDg8_S1 
X_UDg8_U54         PWM_FALLING2 OLDET2 UDg8_N16663964 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg8_U6         UDg8_COUNT UDg8_N00726 UDg8_N43231 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDg8_U57         UDg8_COUNT_PULSE UDg8_N16731154 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDg8_R6         UDg8_N00826 UDg8_PWM_TON_2MS  100k TC=0,0 
X_UDg8_U61         VIN_EN_SHTDN_N_D UDg8_N16759306 UDg8_N10316 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg8_U56         PWM_FALLING2 UDg8_PWM_FALL_1SHOT one_shot PARAMS:  T=50k  
D_UDg8_D16         UDg8_PWM_TON_2MS UDg8_N00826 D_D 
X_UDg8_U63         UDg8_N101093 UDg8_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDg8_N16774070 UDg8_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDg8_U59         UDg8_N16730590 UDg8_N16737259 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
G_UDg8_G1         0 UDg8_COUNT UDg8_N113838 0 1m
X_UDg8_U46         UDg8_N43231 PWM_INT_B2 UDg8_N11969 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDg8_U25         UDg8_PWM_TON_2MS UDg8_7PWM_COUNTER_OUTPUT OLDET_D2
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDg8_VISETOFF_SEL         UDg8_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDg8_U60         UDg8_N16731154 UDg8_N16730590 UDg8_N16737259
+  UDg8_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDg8_U58         UDg8_PWM_FALL_1SHOT UDg8_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDg8_U49         UDg8_N16663964 UDg8_COUNT_PULSE one_shot PARAMS:  T=50  
.IC         V(OLDET_D3,OLDET3 )=0
.IC         V(UDg4_PWM_TON_2MS )=0
.IC         V(UDg5_PWM_TON_2MS )=0
.IC         V(UDg2_PWM_TON_2MS )=0
.IC         V(UDg3_PWM_TON_2MS )=0
.IC         V(UDg6_PWM_TON_2MS )=0
.IC         V(UDg1_PWM_TON_2MS )=0
.IC         V(OLDET_D1,OLDET1 )=0
.IC         V(OLDET_D2,OLDET2 )=0
.ENDS TPS92630-Q1_TRANS
*$
.subckt Fault_Deglitch_NonLatching_OL_UDg9_S1 1 2 3 4  
S_UDg9_S1         3 4 1 2 _UDg9_S1
RS_UDg9_S1         1 2 1G
.MODEL         _UDg9_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDg9_S1
*$
.subckt Current_Regulator_UCR2_S2 1 2 3 4  
S_UCR2_S2         3 4 1 2 _UCR2_S2
RS_UCR2_S2         1 2 1G
.MODEL         _UCR2_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR2_S2
*$
.subckt Current_Regulator_UCR2_S1 1 2 3 4  
S_UCR2_S1         3 4 1 2 _UCR2_S1
RS_UCR2_S1         1 2 1G
.MODEL         _UCR2_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR2_S1
*$
.subckt Fault_Deglitch_Latching_UDg4_S1 1 2 3 4  
S_UDg4_S1         3 4 1 2 _UDg4_S1
RS_UDg4_S1         1 2 1G
.MODEL         _UDg4_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg4_S1
*$
.subckt Fault_Deglitch_Latching_UDg5_S1 1 2 3 4  
S_UDg5_S1         3 4 1 2 _UDg5_S1
RS_UDg5_S1         1 2 1G
.MODEL         _UDg5_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg5_S1
*$
.subckt Fault_Deglitch_Latching_UDg2_S1 1 2 3 4  
S_UDg2_S1         3 4 1 2 _UDg2_S1
RS_UDg2_S1         1 2 1G
.MODEL         _UDg2_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg2_S1
*$
.subckt Fault_Deglitch_Latching_UDg3_S1 1 2 3 4  
S_UDg3_S1         3 4 1 2 _UDg3_S1
RS_UDg3_S1         1 2 1G
.MODEL         _UDg3_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg3_S1
*$
.subckt Current_Regulator_UCR3_S2 1 2 3 4  
S_UCR3_S2         3 4 1 2 _UCR3_S2
RS_UCR3_S2         1 2 1G
.MODEL         _UCR3_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR3_S2
*$
.subckt Current_Regulator_UCR3_S1 1 2 3 4  
S_UCR3_S1         3 4 1 2 _UCR3_S1
RS_UCR3_S1         1 2 1G
.MODEL         _UCR3_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR3_S1
*$
.subckt Current_Regulator_UCR1_S2 1 2 3 4  
S_UCR1_S2         3 4 1 2 _UCR1_S2
RS_UCR1_S2         1 2 1G
.MODEL         _UCR1_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR1_S2
*$
.subckt Current_Regulator_UCR1_S1 1 2 3 4  
S_UCR1_S1         3 4 1 2 _UCR1_S1
RS_UCR1_S1         1 2 1G
.MODEL         _UCR1_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR1_S1
*$
.subckt Fault_Deglitch_Latching_UDg6_S1 1 2 3 4  
S_UDg6_S1         3 4 1 2 _UDg6_S1
RS_UDg6_S1         1 2 1G
.MODEL         _UDg6_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg6_S1
*$
.subckt Fault_Deglitch_Latching_UDg1_S1 1 2 3 4  
S_UDg1_S1         3 4 1 2 _UDg1_S1
RS_UDg1_S1         1 2 1G
.MODEL         _UDg1_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDg1_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDg7_S1 1 2 3 4  
S_UDg7_S1         3 4 1 2 _UDg7_S1
RS_UDg7_S1         1 2 1G
.MODEL         _UDg7_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDg7_S1
*$
.subckt Soft_Start_USS_H1 1 2 3 4  
H_USS_H1         3 4 VH_USS_H1 1
VH_USS_H1         1 2 0V
.ends Soft_Start_USS_H1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDg8_S1 1 2 3 4  
S_UDg8_S1         3 4 1 2 _UDg8_S1
RS_UDg8_S1         1 2 1G
.MODEL         _UDg8_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDg8_S1
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.model D_D d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.05
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.model PMOS01 pmos
+ vto=-1.35
+ kp=0.4
*$
.subckt sbrblatchrhp_basic_gen sb rb q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(rb) < {vthresh},-5,if(v(sb) < {vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends sbrblatchrhp_basic_gen
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMPHYS3_BASIC_GEN INP INM OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	HYS=0.1
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-HYS,0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS3_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT LED_LW_G6SP 1 2
dpwc1 1 2 wled_20
dpwc2 1 2 wled_20
dpwc3 1 2 wled_20
dpwc4 1 2 wled_20
dpwc5 1 2 wled_20
dpwc6 1 2 wled_20
dpwc7 1 2 wled_20
dpwc8 1 2 wled_20
dpwc9 1 2 wled_20
dpwc10 1 2 wled_20
dpwc11 1 2 wled_20
dpwc12 1 2 wled_20
dpwc13 1 2 wled_20
dpwc14 1 2 wled_20
dpwc15 1 2 wled_20
dpwc16 1 2 wled_20
dpwc17 1 2 wled_20
dpwc18 1 2 wled_20
dpwc19 1 2 wled_20
dpwc20 1 2 wled_20
dpwc21 1 2 wled_20
dpwc22 1 2 wled_20
dpwc23 1 2 wled_20
dpwc24 1 2 wled_20
dpwc25 1 2 wled_20
dpwc26 1 2 wled_20
dpwc27 1 2 wled_20
dpwc28 1 2 wled_20
dpwc29 1 2 wled_20
dpwc30 1 2 wled_20
dpwc31 1 2 wled_20
dpwc32 1 2 wled_20
dpwc33 1 2 wled_20
dpwc34 1 2 wled_20
dpwc35 1 2 wled_20
dpwc36 1 2 wled_20
dpwc37 1 2 wled_20
dpwc38 1 2 wled_20
dpwc39 1 2 wled_20
dpwc40 1 2 wled_20
dpwc41 1 2 wled_20
dpwc42 1 2 wled_20
dpwc43 1 2 wled_20
dpwc44 1 2 wled_20
dpwc45 1 2 wled_20
dpwc46 1 2 wled_20
dpwc47 1 2 wled_20
dpwc48 1 2 wled_20
dpwc49 1 2 wled_20
dpwc50 1 2 wled_20
dpwc51 1 2 wled_20
dpwc52 1 2 wled_20
dpwc53 1 2 wled_20
dpwc54 1 2 wled_20
dpwc55 1 2 wled_20
dpwc56 1 2 wled_20
dpwc57 1 2 wled_20
dpwc58 1 2 wled_20
dpwc59 1 2 wled_20
dpwc60 1 2 wled_20
dpwc61 1 2 wled_20
dpwc62 1 2 wled_20
dpwc63 1 2 wled_20
dpwc64 1 2 wled_20
dpwc65 1 2 wled_20
dpwc66 1 2 wled_20
dpwc67 1 2 wled_20
dpwc68 1 2 wled_20
dpwc69 1 2 wled_20
dpwc70 1 2 wled_20
dpwc71 1 2 wled_20
dpwc72 1 2 wled_20
dpwc73 1 2 wled_20
.model wled_20 d
+is=2.405e-19    n=3.038                rs=20.76               trs1=-3.2e-3       trs2=8.5e-6
+ vj=2.989               m=0.2739            fc=0.7    xti=33.2                ikf=0.95e-3
+tikf=19e-3         isr=1.655e-12     nr=10.65
.ends
*$