{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618401370877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618401370877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 04:56:10 2021 " "Processing started: Wed Apr 14 04:56:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618401370877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618401370877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac -c dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618401370878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1618401371255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378769 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_125.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_125-rtl " "Found design unit 1: pll_125-rtl" {  } { { "pll_125.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378770 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125/pll_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_0002 " "Found entity 1: pll_125_0002" {  } { { "pll_125/pll_125_0002.v" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_20hz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_20hz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_20hz_st " "Found entity 1: nco_20hz_st" {  } { { "nco_20hz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_20hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_20hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_20hz-SYN " "Found design unit 1: nco_20hz-SYN" {  } { { "nco_20hz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378772 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_20hz " "Found entity 1: nco_20hz" {  } { { "nco_20hz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_35Mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_35Mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_35Mhz_st " "Found entity 1: nco_35Mhz_st" {  } { { "nco_35Mhz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_35Mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_35Mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_35Mhz-SYN " "Found design unit 1: nco_35Mhz-SYN" {  } { { "nco_35Mhz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378773 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_35Mhz " "Found entity 1: nco_35Mhz" {  } { { "nco_35Mhz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-rtl " "Found design unit 1: display-rtl" {  } { { "display.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378774 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac " "Elaborating entity \"dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618401378825 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_35Mhz top.vhd(30) " "VHDL Signal Declaration warning at top.vhd(30): used explicit default value for signal \"phi_inc_35Mhz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618401378826 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_20hz top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used explicit default value for signal \"phi_inc_20hz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618401378826 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty top.vhd(35) " "VHDL Signal Declaration warning at top.vhd(35): used explicit default value for signal \"empty\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618401378826 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcos_35Mhz top.vhd(38) " "Verilog HDL or VHDL warning at top.vhd(38): object \"fcos_35Mhz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401378827 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcos_20hz top.vhd(40) " "Verilog HDL or VHDL warning at top.vhd(40): object \"fcos_20hz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401378827 "|dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst top.vhd(244) " "VHDL Process Statement warning at top.vhd(244): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618401378829 "|dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst top.vhd(274) " "VHDL Process Statement warning at top.vhd(274): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618401378831 "|dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:led0 " "Elaborating entity \"display\" for hierarchy \"display:led0\"" {  } { { "top.vhd" "led0" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125 pll_125:Clock_125 " "Elaborating entity \"pll_125\" for hierarchy \"pll_125:Clock_125\"" {  } { { "top.vhd" "Clock_125" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_0002 pll_125:Clock_125\|pll_125_0002:pll_125_inst " "Elaborating entity \"pll_125_0002\" for hierarchy \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\"" {  } { { "pll_125.vhd" "pll_125_inst" { Text "/home/annt/Workspace/FPGA/Dac/pll_125.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "altera_pll_i" { Text "/home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378869 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1618401378882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401378888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.0 MHz " "Parameter \"output_clock_frequency0\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378889 ""}  } { { "pll_125/pll_125_0002.v" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401378889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_35Mhz nco_35Mhz:f35Mhz " "Elaborating entity \"nco_35Mhz\" for hierarchy \"nco_35Mhz:f35Mhz\"" {  } { { "top.vhd" "f35Mhz" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_35Mhz_st nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst " "Elaborating entity \"nco_35Mhz_st\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\"" {  } { { "nco_35Mhz.vhd" "nco_35Mhz_st_inst" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_s nco_35Mhz_st.v(90) " "Verilog HDL or VHDL warning at nco_35Mhz_st.v(90): object \"select_s\" assigned a value but never read" {  } { { "nco_35Mhz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401378905 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_c nco_35Mhz_st.v(91) " "Verilog HDL or VHDL warning at nco_35Mhz_st.v(91): object \"select_c\" assigned a value but never read" {  } { { "nco_35Mhz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401378905 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst"}
{ "Warning" "WCPT_PRELIMINARY_FAMILY_SUPPORT" "\"NCO\" (6AF7_0014) Cyclone V " "Support for IP core \"NCO\" (6AF7_0014) in device family Cyclone V is preliminary and specifications are subject to change." {  } {  } 0 292021 "Support for IP core %1!s! in device family %2!s! is preliminary and specifications are subject to change." 0 0 "Quartus II" 0 -1 1618401378920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "nco_35Mhz_st.v" "ux000" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401378955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378956 ""}  } { { "asj_altqmcpipe.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401378956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401378986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401378986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401378986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx_g:ux001\"" {  } { { "nco_35Mhz_st.v" "ux001" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\"" {  } { { "nco_35Mhz_st.v" "ux002" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379036 ""}  } { { "asj_dxx.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "nco_35Mhz_st.v" "ux0219" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "asj_gam_dp.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_gam_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_gam_dp:ux008\"" {  } { { "nco_35Mhz_st.v" "ux008" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "asj_nco_as_m_dp_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "nco_35Mhz_st.v" "ux0220" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "asj_nco_as_m_dp_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_35Mhz_sin_c.hex " "Parameter \"init_file\" = \"nco_35Mhz_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379156 ""}  } { { "asj_nco_as_m_dp_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e2 " "Found entity 1: altsyncram_60e2" {  } { { "db/altsyncram_60e2.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_60e2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60e2 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated " "Elaborating entity \"altsyncram_60e2\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\"" {  } { { "nco_35Mhz_st.v" "ux0122" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_35Mhz_sin_f.hex " "Parameter \"init_file\" = \"nco_35Mhz_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379237 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnf1 " "Found entity 1: altsyncram_tnf1" {  } { { "db/altsyncram_tnf1.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_tnf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnf1 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_tnf1:auto_generated " "Elaborating entity \"altsyncram_tnf1\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_tnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\"" {  } { { "nco_35Mhz_st.v" "ux0123" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_35Mhz_cos_f.hex " "Parameter \"init_file\" = \"nco_35Mhz_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379298 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onf1 " "Found entity 1: altsyncram_onf1" {  } { { "db/altsyncram_onf1.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_onf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onf1 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_onf1:auto_generated " "Elaborating entity \"altsyncram_onf1\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_onf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "asj_nco_madx_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\"" {  } { { "nco_35Mhz_st.v" "m1" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_nco_madx_cen.v" "ALTMULT_ADD_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_nco_madx_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 29 " "Parameter \"width_result\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379405 ""}  } { { "asj_nco_madx_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_vom2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/mult_add_vom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_vom2_altera_mult_add_id5g " "Found entity 1: mult_add_vom2_altera_mult_add_id5g" {  } { { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379438 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_vom2 " "Found entity 2: mult_add_vom2" {  } { { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_vom2 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated " "Elaborating entity \"mult_add_vom2\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_vom2_altera_mult_add_id5g nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1 " "Elaborating entity \"mult_add_vom2_altera_mult_add_id5g\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\"" {  } { { "db/mult_add_vom2.v" "altera_mult_add1" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "db/mult_add_vom2.v" "altera_mult_add_rtl2" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register CLOCK0 " "Parameter \"chainout_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 29 " "Parameter \"width_result\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register CLOCK0 " "Parameter \"zero_chainout_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379508 ""}  } { { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2051 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:output_reg_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_vom2:auto_generated\|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/mult_add_vom2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "asj_nco_mady_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\"" {  } { { "nco_35Mhz_st.v" "m0" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_nco_mady_cen.v" "ALTMULT_ADD_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_nco_mady_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 29 " "Parameter \"width_result\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379770 ""}  } { { "asj_nco_mady_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_unm2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/mult_add_unm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_unm2_altera_mult_add_hc5g " "Found entity 1: mult_add_unm2_altera_mult_add_hc5g" {  } { { "db/mult_add_unm2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379804 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_unm2 " "Found entity 2: mult_add_unm2" {  } { { "db/mult_add_unm2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401379804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401379804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_unm2 nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated " "Elaborating entity \"mult_add_unm2\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_unm2_altera_mult_add_hc5g nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1 " "Elaborating entity \"mult_add_unm2_altera_mult_add_hc5g\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\"" {  } { { "db/mult_add_unm2.v" "altera_mult_add1" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "db/mult_add_unm2.v" "altera_mult_add_rtl2" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "db/mult_add_unm2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401379862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register CLOCK0 " "Parameter \"chainout_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 29 " "Parameter \"width_result\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register CLOCK0 " "Parameter \"zero_chainout_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379866 ""}  } { { "db/mult_add_unm2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401379866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2 " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_unm2:auto_generated\|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1\|altera_mult_add_rtl:altera_mult_add_rtl2\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/mult_add_unm2.v" "" { Text "/home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401379994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "asj_nco_derot.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_derot.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_derot:ux0136\"" {  } { { "nco_35Mhz_st.v" "ux0136" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "asj_nco_mob_w.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\"" {  } { { "nco_35Mhz_st.v" "blk0" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "asj_nco_mob_w.v" "lpm_add_sub_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "asj_nco_mob_w.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380048 ""}  } { { "asj_nco_mob_w.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401380048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_50l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_50l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_50l " "Found entity 1: add_sub_50l" {  } { { "db/add_sub_50l.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/add_sub_50l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_50l nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_50l:auto_generated " "Elaborating entity \"add_sub_50l\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_50l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "nco_35Mhz_st.v" "ux710isdr" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401380122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380123 ""}  } { { "asj_nco_isdr.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401380123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/cntr_aki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aki nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated " "Elaborating entity \"cntr_aki\" for hierarchy \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_20hz nco_20hz:f20hz " "Elaborating entity \"nco_20hz\" for hierarchy \"nco_20hz:f20hz\"" {  } { { "top.vhd" "f20hz" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_20hz_st nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst " "Elaborating entity \"nco_20hz_st\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\"" {  } { { "nco_20hz.vhd" "nco_20hz_st_inst" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_s nco_20hz_st.v(90) " "Verilog HDL or VHDL warning at nco_20hz_st.v(90): object \"select_s\" assigned a value but never read" {  } { { "nco_20hz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401380166 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_c nco_20hz_st.v(91) " "Verilog HDL or VHDL warning at nco_20hz_st.v(91): object \"select_c\" assigned a value but never read" {  } { { "nco_20hz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618401380166 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "nco_20hz_st.v" "ux0220" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "asj_nco_as_m_dp_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401380214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_20hz_sin_c.hex " "Parameter \"init_file\" = \"nco_20hz_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380215 ""}  } { { "asj_nco_as_m_dp_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401380215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsd2 " "Found entity 1: altsyncram_jsd2" {  } { { "db/altsyncram_jsd2.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_jsd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsd2 nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated " "Elaborating entity \"altsyncram_jsd2\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\"" {  } { { "nco_20hz_st.v" "ux0122" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_20hz_sin_f.hex " "Parameter \"init_file\" = \"nco_20hz_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380277 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401380277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akf1 " "Found entity 1: altsyncram_akf1" {  } { { "db/altsyncram_akf1.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_akf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akf1 nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_akf1:auto_generated " "Elaborating entity \"altsyncram_akf1\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_akf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\"" {  } { { "nco_20hz_st.v" "ux0123" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_20hz_cos_f.hex " "Parameter \"init_file\" = \"nco_20hz_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380339 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401380339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kf1 " "Found entity 1: altsyncram_5kf1" {  } { { "db/altsyncram_5kf1.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/altsyncram_5kf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401380369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401380369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kf1 nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_5kf1:auto_generated " "Elaborating entity \"altsyncram_5kf1\" for hierarchy \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_5kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401380369 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab lpm_add_sub_component 32 14 " "Port \"datab\" on the entity instantiation of \"lpm_add_sub_component\" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "asj_nco_mob_w.v" "lpm_add_sub_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381018 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_in blk1 29 28 " "Port \"data_in\" on the entity instantiation of \"blk1\" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "nco_20hz_st.v" "blk1" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381018 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab lpm_add_sub_component 32 14 " "Port \"datab\" on the entity instantiation of \"lpm_add_sub_component\" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "asj_nco_mob_w.v" "lpm_add_sub_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381019 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_in blk0 29 28 " "Port \"data_in\" on the entity instantiation of \"blk0\" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "nco_20hz_st.v" "blk0" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 236 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381019 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 21 22 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "nco_20hz_st.v" "ux0219" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 141 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1618401381058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab lpm_add_sub_component 32 14 " "Port \"datab\" on the entity instantiation of \"lpm_add_sub_component\" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "asj_nco_mob_w.v" "lpm_add_sub_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381061 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_in blk1 29 28 " "Port \"data_in\" on the entity instantiation of \"blk1\" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "nco_35Mhz_st.v" "blk1" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381062 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab lpm_add_sub_component 32 14 " "Port \"datab\" on the entity instantiation of \"lpm_add_sub_component\" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored." {  } { { "asj_nco_mob_w.v" "lpm_add_sub_component" { Text "/home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381062 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_in blk0 29 28 " "Port \"data_in\" on the entity instantiation of \"blk0\" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "nco_35Mhz_st.v" "blk0" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 236 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1618401381062 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 21 22 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "nco_35Mhz_st.v" "ux0219" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 141 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1618401381107 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "top.vhd" "Div0" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "top.vhd" "Div1" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "top.vhd" "Mod0" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "top.vhd" "Div2" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "top.vhd" "Mod1" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "top.vhd" "Div3" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 256 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "top.vhd" "Mod2" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 256 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "top.vhd" "Mod3" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382064 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1618401382064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382090 ""}  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401382090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_divide_sqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_abs_5p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382258 ""}  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401382258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382405 ""}  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401382405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/alt_u_div_r2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382625 ""}  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401382625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618401382767 ""}  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618401382767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "/home/annt/Workspace/FPGA/Dac/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618401382893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618401382893 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[1\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[1\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[3\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[3\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[4\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[4\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[5\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[5\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[6\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[6\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[7\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[7\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[8\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[8\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[9\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[9\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[10\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[10\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[11\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[11\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[12\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[12\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[13\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[13\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[14\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[14\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[16\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[16\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[17\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[17\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[18\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[18\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[19\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[19\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[21\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[21\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[22\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[22\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[23\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[23\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[24\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[24\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[25\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[25\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[26\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[26\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[27\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[27\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[28\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[28\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[29\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[29\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[30\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[30\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[31\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[31\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[32\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[32\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[33\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[33\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio_1\[34\] " "Inserted always-enabled tri-state buffer between \"gpio_1\[34\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1618401384141 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1618401384141 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[0\] " "bidirectional pin \"gpio_1\[0\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[2\] " "bidirectional pin \"gpio_1\[2\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1618401384141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio_1\[20\] " "bidirectional pin \"gpio_1\[20\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1618401384141 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1618401384141 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[15\] GND pin " "The pin \"gpio_1\[15\]\" is fed by GND" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1618401384142 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio_1\[35\] VCC pin " "The pin \"gpio_1\[35\]\" is fed by VCC" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1618401384142 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1618401384142 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[1\]~synth " "Node \"gpio_1\[1\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[3\]~synth " "Node \"gpio_1\[3\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[4\]~synth " "Node \"gpio_1\[4\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[5\]~synth " "Node \"gpio_1\[5\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[6\]~synth " "Node \"gpio_1\[6\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[7\]~synth " "Node \"gpio_1\[7\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[8\]~synth " "Node \"gpio_1\[8\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[9\]~synth " "Node \"gpio_1\[9\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[10\]~synth " "Node \"gpio_1\[10\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[11\]~synth " "Node \"gpio_1\[11\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[12\]~synth " "Node \"gpio_1\[12\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[13\]~synth " "Node \"gpio_1\[13\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[14\]~synth " "Node \"gpio_1\[14\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[16\]~synth " "Node \"gpio_1\[16\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[17\]~synth " "Node \"gpio_1\[17\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[18\]~synth " "Node \"gpio_1\[18\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[19\]~synth " "Node \"gpio_1\[19\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[21\]~synth " "Node \"gpio_1\[21\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[22\]~synth " "Node \"gpio_1\[22\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[23\]~synth " "Node \"gpio_1\[23\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[24\]~synth " "Node \"gpio_1\[24\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[25\]~synth " "Node \"gpio_1\[25\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[26\]~synth " "Node \"gpio_1\[26\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[27\]~synth " "Node \"gpio_1\[27\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[28\]~synth " "Node \"gpio_1\[28\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[29\]~synth " "Node \"gpio_1\[29\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[30\]~synth " "Node \"gpio_1\[30\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[31\]~synth " "Node \"gpio_1\[31\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[32\]~synth " "Node \"gpio_1\[32\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[33\]~synth " "Node \"gpio_1\[33\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[34\]~synth " "Node \"gpio_1\[34\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio_1\[35\]~synth " "Node \"gpio_1\[35\]~synth\"" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401391393 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1618401391393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618401391657 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_run\[31\] Low " "Register counter_run\[31\] will power up to Low" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 244 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1618401391902 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_1hz\[31\] Low " "Register counter_1hz\[31\] will power up to Low" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 244 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1618401391902 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_1hz\[0\] Low " "Register counter_1hz\[0\] will power up to Low" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 244 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1618401391902 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_run\[0\] Low " "Register counter_run\[0\] will power up to Low" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 244 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1618401391902 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1618401391902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618401393442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618401394542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618401394542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8973 " "Implemented 8973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8814 " "Implemented 8814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1618401395001 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1618401395001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618401395001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618401395043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 04:56:35 2021 " "Processing ended: Wed Apr 14 04:56:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618401395043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618401395043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618401395043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618401395043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618401396785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618401396786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 04:56:36 2021 " "Processing started: Wed Apr 14 04:56:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618401396786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618401396786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dac -c dac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618401396786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618401396821 ""}
{ "Info" "0" "" "Project  = dac" {  } {  } 0 0 "Project  = dac" 0 0 "Fitter" 0 0 1618401396822 ""}
{ "Info" "0" "" "Revision = dac" {  } {  } 0 0 "Revision = dac" 0 0 "Fitter" 0 0 1618401396822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1618401397015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dac 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618401397051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618401397084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618401397084 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1618401397178 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618401397192 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1618401397192 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618401397596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618401397977 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1618401398120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1618401406401 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1618401406533 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1618401406533 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 542 global CLKCTRL_G7 " "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 542 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618401406534 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618401406534 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 148 global CLKCTRL_G6 " "clk_50~inputCLKENA0 with 148 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618401406535 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618401406535 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401406635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac.sdc " "Synopsys Design Constraints File file not found: 'dac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618401407847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618401407847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618401407886 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1618401407889 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401407909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401407909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401407909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1618401407909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618401407930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618401407930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618401407931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618401408089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618401408091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618401408095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618401408098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618401408146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618401408148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618401408713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "142 DSP block " "Packed 142 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1618401408716 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618401408716 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401409012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618401413903 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1618401414716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401423367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618401427238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618401432981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401432981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618401435175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618401442476 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618401442476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401462678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618401462680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618401462680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.46 " "Total time spent on timing analysis during the Fitter is 5.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618401469645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618401469836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618401474455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618401474552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618401478831 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618401486799 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[0\] a permanently disabled " "Pin gpio_1\[0\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[0] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[2\] a permanently disabled " "Pin gpio_1\[2\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[2] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[20\] a permanently disabled " "Pin gpio_1\[20\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[20] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[1\] a permanently enabled " "Pin gpio_1\[1\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[1] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[3\] a permanently enabled " "Pin gpio_1\[3\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[3] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[4\] a permanently enabled " "Pin gpio_1\[4\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[4] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[5\] a permanently enabled " "Pin gpio_1\[5\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[5] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[6\] a permanently enabled " "Pin gpio_1\[6\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[6] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[7\] a permanently enabled " "Pin gpio_1\[7\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[7] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[8\] a permanently enabled " "Pin gpio_1\[8\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[8] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[9\] a permanently enabled " "Pin gpio_1\[9\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[9] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[10\] a permanently enabled " "Pin gpio_1\[10\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[10] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[11\] a permanently enabled " "Pin gpio_1\[11\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[11] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[12\] a permanently enabled " "Pin gpio_1\[12\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[12] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[13\] a permanently enabled " "Pin gpio_1\[13\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[13] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[14\] a permanently enabled " "Pin gpio_1\[14\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[14] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 465 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[15\] a permanently enabled " "Pin gpio_1\[15\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[15] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[16\] a permanently enabled " "Pin gpio_1\[16\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[16] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[17\] a permanently enabled " "Pin gpio_1\[17\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[17] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[18\] a permanently enabled " "Pin gpio_1\[18\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[18] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[19\] a permanently enabled " "Pin gpio_1\[19\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[19] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[21\] a permanently enabled " "Pin gpio_1\[21\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[21] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[22\] a permanently enabled " "Pin gpio_1\[22\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[22] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[23\] a permanently enabled " "Pin gpio_1\[23\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[23] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[24\] a permanently enabled " "Pin gpio_1\[24\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[24] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[25\] a permanently enabled " "Pin gpio_1\[25\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[25] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[26\] a permanently enabled " "Pin gpio_1\[26\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[26] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[27\] a permanently enabled " "Pin gpio_1\[27\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[27] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[28\] a permanently enabled " "Pin gpio_1\[28\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[28] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[29\] a permanently enabled " "Pin gpio_1\[29\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[29] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[30\] a permanently enabled " "Pin gpio_1\[30\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[30] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[31\] a permanently enabled " "Pin gpio_1\[31\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[31] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[32\] a permanently enabled " "Pin gpio_1\[32\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[32] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[33\] a permanently enabled " "Pin gpio_1\[33\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[33] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[34\] a permanently enabled " "Pin gpio_1\[34\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[34] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[34\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[35\] a permanently enabled " "Pin gpio_1\[35\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[35] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[35\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618401487196 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1618401487196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/annt/Workspace/FPGA/Dac/output_files/dac.fit.smsg " "Generated suppressed messages file /home/annt/Workspace/FPGA/Dac/output_files/dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618401487624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2254 " "Peak virtual memory: 2254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618401489286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 04:58:09 2021 " "Processing ended: Wed Apr 14 04:58:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618401489286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618401489286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618401489286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618401489286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618401491102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618401491103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 04:58:10 2021 " "Processing started: Wed Apr 14 04:58:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618401491103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618401491103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dac -c dac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618401491103 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618401497402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618401499332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 04:58:19 2021 " "Processing ended: Wed Apr 14 04:58:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618401499332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618401499332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618401499332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618401499332 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618401499472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618401501069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618401501069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 04:58:20 2021 " "Processing started: Wed Apr 14 04:58:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618401501069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618401501069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dac -c dac " "Command: quartus_sta dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618401501069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1618401501117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1618401501918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618401501950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618401501950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac.sdc " "Synopsys Design Constraints File file not found: 'dac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1618401503304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618401503305 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503333 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503333 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618401503333 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1618401503335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618401503347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1618401503354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618401503354 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1618401503356 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1618401503362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618401504253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618401504253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.137 " "Worst-case setup slack is -99.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.137           -2356.505 clk_50  " "  -99.137           -2356.505 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657             -59.977 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.657             -59.977 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401504254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.225               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk_50  " "    0.310               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401504296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.579 " "Worst-case recovery slack is -0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -55.685 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.579             -55.685 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.469               0.000 clk_50  " "   16.469               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401504303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.756 " "Worst-case removal slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 clk_50  " "    0.756               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.795               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401504314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.780               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.780               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.385               0.000 clk_50  " "    9.385               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401504315 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1618401504370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1618401504427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1618401509487 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618401509842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618401509950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618401509950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -103.395 " "Worst-case setup slack is -103.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -103.395           -2451.428 clk_50  " " -103.395           -2451.428 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610             -55.109 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.610             -55.109 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401509951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.174               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk_50  " "    0.293               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401509986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.518 " "Worst-case recovery slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518             -48.944 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.518             -48.944 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.639               0.000 clk_50  " "   16.639               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401509994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401509994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.685 " "Worst-case removal slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 clk_50  " "    0.685               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.856               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401510002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.771               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 clk_50  " "    9.314               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401510003 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1618401510031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1618401510198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1618401515376 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515735 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618401515735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618401515769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618401515769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.825 " "Worst-case setup slack is -44.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.825           -1033.522 clk_50  " "  -44.825           -1033.522 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.105               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401515770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.138               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_50  " "    0.178               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401515814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.135 " "Worst-case recovery slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.135               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.762               0.000 clk_50  " "   17.762               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401515821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk_50  " "    0.417               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.607               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401515835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.892               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.892               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 clk_50  " "    9.407               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401515838 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1618401515872 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1618401516560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516560 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618401516597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618401516597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.023 " "Worst-case setup slack is -42.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.023            -958.116 clk_50  " "  -42.023            -958.116 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.247               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401516599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.101               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk_50  " "    0.161               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401516644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.283 " "Worst-case recovery slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.283               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.002               0.000 clk_50  " "   18.002               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401516651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.360 " "Worst-case removal slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk_50  " "    0.360               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.578               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401516659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.889               0.000 Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.410               0.000 clk_50  " "    9.410               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618401516661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618401518141 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618401518141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1463 " "Peak virtual memory: 1463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618401518263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 04:58:38 2021 " "Processing ended: Wed Apr 14 04:58:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618401518263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618401518263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618401518263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618401518263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618401520094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618401520095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 04:58:39 2021 " "Processing started: Wed Apr 14 04:58:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618401520095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618401520095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dac -c dac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618401520096 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1618401521098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac.vho /home/annt/Workspace/FPGA/Dac/simulation/modelsim/ simulation " "Generated file dac.vho in folder \"/home/annt/Workspace/FPGA/Dac/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618401522725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1411 " "Peak virtual memory: 1411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618401522957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 04:58:42 2021 " "Processing ended: Wed Apr 14 04:58:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618401522957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618401522957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618401522957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618401522957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus II Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618401523115 ""}
