
paper name ; author ; year ; source
# A
# page 518
Adve,S.V. K.Gharachorloo ; Shared Memory Consistency Models ; 1996 ; IEEE computer
Adve,S.V. M.D.Hill ; Weak ordering - a new definition ; 1990 ; 17th ISCA
Agarwal,A. ; Analysis of Cache Performance for Operating Systems and Multiprogramming ; 1987 ; PH.D. Stanford University
Agarwal.A. ; Limits on interconnection network performance ; 1991 ; IEEE Trans. on Parallel and Distributed Systems
# current 
Agarwal,A. ; Column-associative caches: A technique for reducing the miss rate of direct-mapped caches ; 1993 ; 20th ISCA
Agarwal,A. R.Bianchini D.Chaiken K.Johnson D.Kranz ; The MIT Alewife machine: Architecture and performance ; 1995 ; ISCA
Agarwal,A. J.L.Hennessy R.Simoni M.A.Horowitz ; An evaluation of directory schemes for cache coherence ; 1988 ; 15th ISCA
Agarwal,A. J.Kubiatowicz D.Kranz B.H.Lim D.Yeung G.D'Souza M.Parkin ; Sparcle: An evolutionary processor design for large-scale multiprocessors ; 1993 ; IEEE MICRO 13
Agerwala,T. J.Cocke ; High Performance Reduced Instruction Set Processors ; 1987 ; IBM Tech. Rep.RC12434
Akeley,K. T.Jernolik ; High-Performabnce Polygon Rendering ; 1988 ; 15th Annual Conf. on Computer Grahpics and Interactive Techniques (SIGGRAPH)
Alexander,W.G. D.B.Wortman ; Static and dynamic characteristics of XPL programs ; 1975 ; IEEE Computer
Alles,A. ; ATM Internetworking ; 1995 ; White Paper www.cisco.com
Alliant ; Alliant FX/Series: Product Summary, Alliant Computer Systems Corp ; 1987
Almasi,G.S. A.Gottlieb ; Highly Parallel Computing ; 1989 ; 
Alverson,G. R.Alverson D.Callahan B.Koblenz A.Porterfield B.Smith ; Exploiting heterogeneous parallelism on a multithreaded multiprocessor ; ACM/IEEE Conf. on Supercomputing; 1992
Amdahl,G.M. ; Validity of the single processor approach to achieving large scale compuring capabilities ; 1967 ; AFIPS Spring Joint Computer Conf. 
# page 519
Amdahl,G.M. G.A.Blaauw F.P.Brooks ; Architecture of IBM System 360 ; 1964 ; IBM J.Research and Development
Amza,C. A.K.Cox S.Dwarkadas P.Keleher H.Lu R.Rajamony W.Yu W.Zwaenepoel ; Treadmarks: Shared memory computing on networks of workstations ; 1996 ; IEEE Computer
Anderson,D. ; You don't konw jack about disks ; 2003 ; Queue
Anderson,D. J.Dykes E.Riedel ; SCSI vs ATA - More than an interface ; 2003 ; 2nd FAST
Anderson,D. F.J.Sparacio R.M.Tomasulo ; The IBM 360 Model 91: Processor philosophy and instruction handling ; 1967 ; IBM J.Research and Development
Anderson,M.H. ; Strength (and safety) in numbers (RAID, disk storage technology) ; 1990 ; Byte
Anderson,T.E. D.E.Culler D.Patterson ; A case for NOW (networks of workstations) ; 1995 ; IEEE MICRO
Ang,B. D.Chiou D.Rosenband M.Ehrlich L.Rudolph Arvind ; StarTVoyager: A flexible platform for exploring scalable SMP issues ; 1998 ; ACM/IEEE Conf. on Supercomputing
Anjan,K.V. T.M.Pinkston ; An efficient, fully-adaptive deadlock recovery scheme: Disha ; 1995 ; 20th ISCA
Anon.et ; A Measure of Transaction Processing Power ; 1985 ; Datamation
Apache Hadoop ; 2011 ;
Archibald,J. J.-L.Baer ; Cache conherence protrocols: Evaluation using a multiprocessor simulation model ; 1986 ; ACM Trans on Computer Systems
Armbrust,M. A.Fox R.Griffith A.D.Joseph R.Katz A.Konwinski G.Lee D.Patterson A.Rabkin J.Stoica M.zaharia ; Above the Clouds: A Berkeley View of Cloud Computing ; 2009 ; Tech.Rep University of California, Berkeley www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECE-2009-28.html
Arpaci,R.H. D.E.Culler A.Krishnamurthy S.G.Strinberg K.Yelick ; Empirical evaluation of the CRAY-T3D: A complier perspective ; 1995 ; 22nd ISCA
Asanovic,K. ; Vector Microprocessors ; 1998 ; Ph.D. thesis, Computer Science Division, University of California Berkeley
Associated Press ; Gap Inc, shuts down two Internet sotres for major overhaul ; 2005 ; USATODAY.com
Atanasoff,J.V. ; Computing Machine for the Solution fo Large Systems of Linear Equations ; 1940 ; Internal Report, Iowa State University, Ames
Atkins,M. ; Performance and the i860 Microprocessor ; 1991 ; IEEE MICRO
Austin,T.M. G.Sohi ; Dynamic dependency analysis of ordinary programs ; 1992 ; 19th ISCA
# B
Babbay,F. A.Mendelson ; Using value prediction to increase the power of speculative execution hardware ; 1998 ; ACM Trans. on Computer Systems
Bacr,J.-L. W.-H.Wang ; On the inclusion property for multi-level cache hierarchies ; 1988 ; 15th ISCA
Bailey,D.H. E.Barszcz J.T.Barton D.S.Browning R.L.Carter L.Dagum R.A.Fatoohi P.O.Frederickson T.A.Lasinski R.S.Schreiber H.D.Simon V.Venkatakrishnan S.K.Weeratunga ; The NAS parallel benchmarks ; 1991 ; Int'l J.Supercomputing Applications
Bakoglu,H.B. G.F.Grohoski L.E.Tharcher J.A.Kaeli C.R.Moore D.P.Tattle W.E.Male W.R.Hardell D.A.Hicks M.Nguyen Phu R.K.Montoye W.T.Glover S.Dhawan ; IBM secong-generation RISC processor organization ; 1989 ; IEEE Int'l Conf on Computer Design
Balakrishnan,H. V.N.Padmanabhan S.Seshan R.H.Katz ; A comparison of mechanisms for improving TCP performance over wireless links ; IEEE/ACM Trans. on Networking
Ball,T. J.Larus ; Branch prediction for free ; 1993 ; ACM SIGPLAN'93 conference on Programming Language Design and Implementation
# page 520
Banerjee,U. ; Speedup of Ordinary Programs ; 1979 ; Ph.D. thesis. dept. of COmputer Science, University of Illinois at Urbana-Champaign
Barham,P. B.Dragovic K.Fraser S.Hand T.Harris A.Ho R.Neugebauer ; Xen and the art of virtualization ; 2003 ; 19th ACM Symposium on Operating Systems Principles
Barroso,L.A. ; Warehouse Scale Computing ; 2010 ; ACM SIGMOD
Barroso,L.A. U.Holzle ; 2007 ; The case for energy-proportiona computing ; IEEE Computing 
Barroso,L.A. U.Holzle ; 2009 ; The Datacenter as a Computer: An introduction to rhe Design of Warehouse-Scale Machines ; Morgan & Claypool
Barroso,L.A. K.Gharachorloo E.Bugnion ; Memory system characterization of commercial workloads ; 1998 ; 25th ISCA
Barton,R.S. ; A new approach to the functional design of a computer ; 1961 ; Proc Western Joint Computer Conf.
Bashe,C.J. W.Buchholz G.V.Hawkins J.L.Ingram N.Rochester ; The architecture of IBM's early computers ; 1981 ; IBM J.Research and Development
Bashe,C.J. L.R.Johnson J.H.Palmer E.W.Pugh ; IBM's Early Computers ; 1986 ; MIT Press, Cambridge,Mass
Baskett,F. T.W.Keller ; An evaluation of the Cray-1 processor ; 1977 ; High Speed Computer and Algorithm Organization
Baskett,F. T.Jermoluk D.Solomon ; The 4D-MP graphics superworkstation: Computing + grahpics = 40 MIPS + 40 MFLOPS and 10,000 lighted polygons per second ; 1988 ; IEEE COMPCON
BNN Laboratories ; Butterfly Parallel Processor Overview ; 1986 ; Trch.Rep.6148, BNN Laboratories,Cambridge,Mass
Bell,C.G. ; The mini and micro industries ; 1984 ;  IEEE Computer
Bell,C.G. ; Multis: A new calss of multiprocessor computers ; 1985 ; Science
Bell,C.G. ; The future of high performance computers in science and engineering ; 1989 ; Communications of the ACM
Bell,C.G. J.Gray ; Crays, Clusters and Centers ; 2001 ; Tech.Rep. MSR-TR-2001-76 Microsoft Research
Bell,C.G. J.Gray What's next in high performance computing? ; 2002 ; CACM
Bell,C.G. W.D.Strecker ; COmputer structures: Whar have we learned from the PDP-11? ; 1976 ; 3rd ISCA
Bell,C.G. J.C.Mudge J.E.McNamara ; A DEC View of Computer Engineering ; 1978 ; Digital Press
Bell,C.G. R.Cady H.McFarland B.DeLagi J.O'Laughlin R.Noonan W.Wulf ; A new architecture for mini-computer: The DEC PDP-11 ; AFIPS Spring Joint Computer Conf.
Benes,V.E. ; Rearrangeable three stage connecting networks ; 1962 ; Bell System Technical Journal
Bertozzi,D. A.Jalabert S.Murali R.Tamhankar S.Stergiou L.Benini G.De Micheli ; NoC synthesis flow for customized domain specific multiprocessor systems-on-chip ; 2005 ; IEEE Trans. on Parallel and Distributed Systems
Bhandarkar,D.P ; Alpha Architecture and Implementations ; 1995 ; Digital Press
Bhandarkar,D.P D.W.Clark ; Performance from architecture: Comparing a RISC and a CISC with similar hardware organizations ; 1991 ; 4th ASPLOS
Bhandarkar,D.P J.Ding ;  Performance characterization fo the Pentium Pro processor ; 1997 ; 3th HPCA
Bhuvan,L.N. D.P.Agrawal ; Generalized hypercube and hyperbus structures for a computer network ; 1984 ; IEEE Trans. on Computers
Bienia,C S.Kumar P.S.Jaswinder K.Li ; The Parsec Benchmark Suite: Characterization and Architectural Implications ; 2008 ; Tech.Rep. Princeton University
# page 521
Bird,S. A.Phansalkar L.K.John A.Mericas R.Indukuru ; Characterization of performance of SPEC CPU benchmarks on Intel's Core Microarchitecture based processor ; 2007 ; 2007 SPEC Benchmark Workshop
Birman,M. A.Samuels G.Chu R.Chuk L.Hu J.McLeod J.Barnes ; Developing the WRL3170/3171 SPARC floating-point coprocessors ; 1990 ; IEEE Micro
Blackbure,M. R.Garner C.Hoffman A.M.Khan K.S.McKinley R.Bentzur A.Diwan D.Feinberg D.Frampton S.Z.Guyer M.Hirzel A.Hosking M.Jump H.Lee J.E.B.Moss A.Phansalkar D.Stefanovic T.VanDrunen D.vonDincklage B.Wirdermann ; The Dacapo Benchmarks: Java benchmarking development and analysis ; 2006 ; ACM SIGPLAN Conference on Object-Oriented Programming, Systems,Language,and Applications
Blaum,M. J.Bruck A.Vardy ; MDS array codes with independent parity symbols ; 1996 ; IEEE Trans. onInformation Theory
Blaum,M. J.Brady J.Bruck J.Menon ; EVENODD:An optimal scheme for tolerating double disk failures in RAID architectures ; 1994 ; 21th ISCA
Blaum,M. J.brady J.Bruck J.Menon ; EVENODD:An optimal scheme for tolerating double disk failures in RAID architectures ; 1995 ; IEEE Trans. on Computers
Blaum,M. J.brady J.Bruck J.Menon A.Vardy ; The EVENODD code and its generalization ; 2001 ; High Performance Mass Storage and Parallel I/O: Technologies and Applications
Bloch,E. ; The engineering design of the stretch computer ; 1959 ; 1959 Proceedings of the Eastern Joint Computer Conf.
Boddie,J.R. ; History of DSPs ; 2000 ; www.lucent.com/micro/dsp/dsphist.html
Bolt,K.M. ; Amazon sees sales rise, profit fall ; 1005 ; Seattle Post-Intelligencer
Boardawekar,R. U.Bondhugula R.Rao ; Believe It or Not: Multi-core CPUs can Match GPU Performance for a FLOP-Intensive Application! ; 2010 ; 19th PACT
Borg,A. R.E.Kessler D.W.Wall ; Generation and analysis of very long address traces ; 1990 ; 19th ISCA
Bouknight,W.J. S.A.Deneberg D.E.McIntyre J.M.Randall A.H.Sameh D.L.Slotnick ; The Illiac IV system ; 1972 ; Computer Structures: Principles and Examples
Bargy,J.T. ; A theory of productivity in the creative process ; 1986 ; IEEE CG&A
Brain,M. ; Inside a Digital Cell Phone ; 2000 ; howstuffworks.com/insidecellphone.htm
Brandt,M. J.Brooks M.Cahir T.Hewitt E.Lopez=Pineda D.Sandness ; The Benchmarker's Guid for Cray SV1 Systems ; 2000 ; Cray Inc,Seattle,Wash
Brent,R.O. and H.T.Kung ; A regular layout for parallel adders ; 1982 ; IEEE Trans. on Computers
Brewer,E.A. B.C.Kuszmaul ; Hot to get good performance from the CM-5 data network ; 1994 ; Parallel Processing Symposium
Brin,S. and L.Page ; The anatomy of a large-scale hypertextual Web search engin ; 1998 ; 7th WWW Conf.
Brown,A. D.A.Patterson ; Towards maintainability, availavility, and growth benchmarks: A case study of software RAID systems ; 2000 ; 2000 USENIX Ammial Technical Conf.
Bucher,I.V. A.H.Hayes ; I/O performance measurement on Cray-1 and CDC 7000 computers ; 1980 ; Computer Performance Evaluation Users Group 16th
Bucher,I.Y ; The computational speed of supercomputers ; 1983 ; SIGMETRICS
Bucholtz,W. ; Planning a Computer System: Project Stretch ; 1962 ; McGraw-Hill,New York
# page 522
Bugress,N. R.Williams ; Choices of operand truncation in the SRT division algorithm ; 1995 ; IEEE Trans. on Computer
Burkhardt III,H. S.Frank B.Knobe J.Rothnie ; Overview of the KSRI Computer System ; 1992 ; Tech.Rep.KST-TR-9202001
Burks,A.W. H.H.Foldstine J.von Neumann ; Preliminaty discussion of the logical design of an electronic computing instrument ; 1946 ; Papers of John von Neumann
# C
Calder,B. G.Reinman D.M.Tullsen ; Selective value prediction ; 1999 ; 26th ISCA
Calder,B. G.Grunwald M.Jones D.Lindsay J.Martin M.Mozer B.Zorn ; Evidence-based static branch prediction using machine learning ; 1997 ; ACM Trans. Program.Lang.Syst
Callahan,D. J.Dongarra D.Levine ; Vectorizing compilers: A test suite and results ; 1988 ; ACM/IEEE Conf. on supercomputing
Cantin,J.F. M.D.Hill ; Cache Performance for Selected SPEC CPU2000 Benchmarks ; 2001 ; www.jfred.org/cache-data.html
Cantin,J.F. M.D.Hill ; Cache Performance for SPEC CPU2000 Benchmarkc, Version 3.0. ; 2003 ; www.cs.wisc.edu/multifacet/misc/spec2000cache-data/index.html
Carles,S. ; Amazon reports record Xmas season, top gane picks ; 2005 ; Gamasutra
Carter,J. K.Rajamani ; Designing energy-efficient servers and data centers ; 2010 ; IEEE Computer
Case,R.P. A.Padegs ; The architecture of the IBM System/370 ; 1978 ; Communication of the ACM | Computer Structures: Principles and Examples
Censier,L. P.Feautrier ; A new solution to  coherence problems in multicache systems ; 1978 ; IEEE Trans. on Computers
Chandra,R S.Devine B.Verghese A.Gupra M.Rosenblum ; Scheduling and page migration for multiprocessor compute servers ; 1994 ; 6th ASPLOS
Chang,F. J.Dean S.Ghemawat W.C.Hsieh D.A.Wallach M.Burrows T.Chandra A.Fikes R.E.Gruber ; Bigtable: A distributed storage system for structured data ; 2006 ; 7th OSDI
Chang,J. J.Meza P.Ranganathan C.Bash A.Shah ; Green server design: Beyond operational energy to sustainability ; 1020 ; HotPower
Chang,P. S.A.Mahlke W.Y.Chen N.J.Warter W.W.Hwu ; IMPACT: An architectural framework for multiple-instruction-issue processors ; 18th ISCA
Charlesworth A.E. ; An approach to scientific array processing: The architecture design of the AP-120B/FPS-164 family ; 1981 ; Computer
Charlesworth A. ; Starfire: Extending the SMP envelope ; 1998 ; IEEE Micro
Chen,P.M. E.K.Lee ; Striping in a RAID level 5 disk array ; 1995 ; ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems
Chen,P.M. G.A.Gibson R.H.Katz D.A.Patterson ; An evaluation fo redundant arrays of inexpensive disks using an Amdahl 5890 ; 1990 ; ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems
Chen,P.M.E.K.Lee G.A.Gibson R.H.Katz D.A.Patterson ; RAID: High-performance, reliable secondary storage ; 1994 ; ACM Computing Surveys
Chen,S. ; Large-scale and high-speed multiprocessor system for scientific applications ; 1983 ; Proc.NATO Advanced Research Workshop on High-Speed Computing
# page 523
Chen,T.C. ; Overlap and parallel processing ; 1980 ; Introduction to Computer Architecture
Chow,F.C. ; A Protable Machine-Independent Global Optimizer-Design and Mesurements ; 1983 ; Ph.D. Stranford University
Chrysos,G.Z. J.S.Emer ; Memory dependence prediction using srote sets ; 1998 ; 25th ISCA
Clark,B. T.Deshane E.Dow S.Evanchik M.Finlayson J.Herne J.Neefe Matthews ; Xen and the art of repeated research ; 2004 ; USENIX Annual Rechnical Conf.
Clark,D.W. ; Cache performance of the VAX-11/780 ; 1983 ; ACM Trans. on Computer Systems 
Clark,D.W. ; Pipelining and performance in the VAX 8800 processor ; 1987 ; 2th ASPLOS
Clark,D.W. J.S.Emer ; Performance of the VAX-11/780 translation buffer: Simulation and measurement ; ACM Trans. on Computer System
Clark,D.W. H.Levy ; Measurement and analysis of instruction set use in the VAX-11/780 ; 1982 ; 9th ISCA
Clark,D. W.D.Strecker ; Comments on the case for the reduced insrtuction set computer ; 1980 ; Computer Architecture
Clark.W.A. ; The Lincoln TX-2 computer development ; 1957 ; Western Joint Computer Conference
Clidaras,J C.Johnson B.Felderman ; Private communication ; 2010
Climate Svaers Computing Initiative ; Efficiency Spece ; 2007 ; www.climatesacerscomputing.org
Clos,C. ; A study of non-blocking switching networks ; 1953 ; Bell Systems Technical Journal
Cody.W.J. J.T.Coonen D.M.Gay K.Hanson D.Hough W.Kahan R.Karpinski J.Palmer F.N.Ris D.Stevenson ; A proposed redix-and wordlengthindependent standard for floating-point arithmetic ; 1984 ; IEEE Micro
Colwell,R.P. R.Steck ; A 0.6 um BiCMOS processor with dynamic execution ; 1995 ; ISSCC
Colwell,R.P. R.P.Nix J.J.O'Donnel D.B.Papworth P.K.Rodman ; A VLIW architecture for a trace scheduling compiler ; 1987 ; 2th ASPLOS
Comer,D. ; Internetworking with TCP/IP 2nd ; 1993 ; Prentice Hall, Englewood Cliffs,N.J.
Compaq Computer Corporation ; Compiler Writer's Guide for the Alpha 21264 ; 1999 ; www.support.compaq.com
Conti<C. D.H.Gibson S.H.Pitkowsky ; Structural aspects of the System/360 Model 85. Part I. General organization ; 1968 ; IBM Systems
Coonen,J. ; Contributions to a Proposed Standard for Binary Floating-Point Arithmetic ; 1984 ; Ph.D. University of Califomia
Corbett.P. B.English A.Goel T.Grcanac S.Kleiman J.Leong S.Sankar ; Row-diagonal parity for double disk failure correction ; 2004 ; 3th FAST
Crawford,J. P.Gelsinger ; Programming the 80386 ; 1988 ; Sybex Books, Alsmeda,Calif
Culler,D.E. J.P.Singh A.Gupta ; Parallel Computer Architecture: A Hardware/Software Approach ; 1999 ; Morgan Kaufmann
Curnow,H.J. B.A.Wichmann ; A synthetic benchmark ; 1976 ; The Computer
Cvetanovic,Z. R.E.Kessler ; Performance analysis of the Alpha 21264-based Compaq ES40 system ; 2000 ; 27th ISCA
# D
Dally,W.J. ; Performance analysis of k-ary n-cube interconnection networks ; 1990 ; IEEE Trans. on Computers
Dally,W.J. ; Virtual channel flow control ; 1992 ; IEEE Trans. on Parallel and Distributed Systems
Dally,W.J. ; Interconnect limited VLSI architecture ; 1999 ; Proc. of the International Interconnect Technology Conference
# page 524
Dally,W.J. C.I.Seitz ; The torus routing chip ; 1986 ; Dirtributed Computrting
Dally,W.J. B.Towles ; Route packets, not wires: On-chip interconnection networks ; 2001 ; 38th Design Automation Conference
Dally,W.J. B.Towles ; Priciples and Practices of Interconnection Networks ; 2003 ; Morgan Kaufmann
Darcy,J.D. D.Gay ; FLECKmarks: Measuring floating point performance using a full IEEE compliant arithmetic benchmark ; 1996 ; CS 252 class project
Darley,H.M. ; Floating Point/Integer Processor with Divide and Square Root Functions ; 1989 ; U.S.Patent
Davidson,E.S. ; The design and control of pipelined function generators ; 1971 ; IEEE Conf. on Systems,Networks,and Computers
Davidson,E.S. A.T.Thomas L.E.Shar J.H.Patel ; Effective control for pipelined processors ; 1975 ; Proc. IEEE COMPCON
# something wrong with references
# page 525
Duato,J. T.M.Pinkston ; A general theory for deadlock-free adaptive routing using a mixed set og resources ; 2001 ; IEEE Trans. on Parallel and Distributed Systems
Duato,J. S.Ylamanchili L.Ni ; Interconnection Networks: An Engineering Approach, 2nd ; Morgan Kaufmann
Duato,J. I.Johnson J.Flich F.Naven P.Garcia T.Nachiondo ; A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks ; 2005 ; 11th HPCA
Duato,J. O.Lysne R.Pang T.M.Pinkston ; Part I: A theory for deadlockfree dynamic reconfiguration of interconnection networks ; 2005 ; IEEE Trans. on Parallel and Distributed Systmes
Dubois,M. C.Scheurich and F.Briggs ; Synchronization, coherence, and event ordering ; 1988 ; IEEE Computer
Dunigan,W. K.Vetter K.White P.Worley ; Performance evaluation of the Cray X1 distributed shared memory architecture ; 2005 ; IEEE Micro
# E










