<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<title>overview</title>
<meta  http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta  name="generator" content="Org-mode" />
<link rel="stylesheet" href="css/core.css" type="text/css" />
<script type="text/javascript">
/*
@licstart  The following is the entire license notice for the
JavaScript code in this tag.

Copyright (C) 2012-2013 Free Software Foundation, Inc.

The JavaScript code in this tag is free software: you can
redistribute it and/or modify it under the terms of the GNU
General Public License (GNU GPL) as published by the Free Software
Foundation, either version 3 of the License, or (at your option)
any later version.  The code is distributed WITHOUT ANY WARRANTY;
without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE.  See the GNU GPL for more details.

As additional permission under GNU GPL version 3 section 7, you
may distribute non-source (e.g., minimized or compacted) forms of
that code without the copy of the GNU GPL normally required by
section 4, provided you include this license notice and a URL
through which recipients can access the Corresponding Source.


@licend  The above is the entire license notice
for the JavaScript code in this tag.
*/
<!--/*--><![CDATA[/*><!--*/
 function CodeHighlightOn(elem, id)
 {
   var target = document.getElementById(id);
   if(null != target) {
     elem.cacheClassElem = elem.className;
     elem.cacheClassTarget = target.className;
     target.className = "code-highlighted";
     elem.className   = "code-highlighted";
   }
 }
 function CodeHighlightOff(elem, id)
 {
   var target = document.getElementById(id);
   if(elem.cacheClassElem)
     elem.className = elem.cacheClassElem;
   if(elem.cacheClassTarget)
     target.className = elem.cacheClassTarget;
 }
/*]]>*///-->
</script>
</head>
<body>
<div id="content">
<h1 class="title">overview</h1>

<div id="outline-container-sec-1" class="outline-2">
<h2 id="sec-1">company overview</h2>
<div class="outline-text-2" id="text-1">
<p>
Q:still V5 LX330? or need update，我记得现在的都已经是V7了。
</p>

<p>
A:这个是zebu，就停留在V5了。新的产品是Zebu3，已经是V7了。
</p>


<div class="figure">
<p><img src="./img/photo/roadmap.jpg" alt="roadmap.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-2" class="outline-2">
<h2 id="sec-2">hardware</h2>
<div class="outline-text-2" id="text-2">
</div><div id="outline-container-sec-2-1" class="outline-3">
<h3 id="sec-2-1">three types</h3>
<div class="outline-text-3" id="text-2-1">
<p>
Q: define FPGA module，我看了好多unit，module，有点糊涂。
</p>

<p>
A：unit是机框，FPGA module是一块板子，slot是板子的插槽
</p>

<p>
Q: each module can be connected to a host PC, *just one? or many PC*，能一个连几个pc不？
</p>

<p>
A: 一个module只能连一个pc
</p>


<p>
Q: define system，有点糊涂
</p>

<p>
A: 就是system拉。
</p>


<div class="figure">
<p><img src="./img/photo/three_types.jpg" alt="three_types.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-2-2" class="outline-3">
<h3 id="sec-2-2">connectivity</h3>
<div class="outline-text-3" id="text-2-2">
<p>
Q: 16 data + 1 clock per each connector? 17 available pins ?
</p>

<p>
A: 这个是smart-ICE模式，用于少量的pin连接
</p>

<p>
Q: explain what is software debugger probe.
</p>

<p>
A: 仿真器
</p>

<p>
Q: 1200 data pins? no clock?
</p>

<p>
A: clock and data.
</p>

<p>
Q: what is this line mean?
</p>

<p>
A: 8FPGA是一代特殊的版本，只有这个版本才有Direct ICE。
</p>

<p>
Q:怎么平衡不同的线之间的延时，怎么同步？
</p>

<p>
A:数据比较低频，只需要在进入加速器后打一拍就行。
</p>

<div class="org-src-container">

<pre class="src src-c">Needs to be connected internally to 1 or 2 8FPGA Direct ICE modules (1,200 or 600+600 data)
</pre>
</div>


<div class="figure">
<p><img src="./img/photo/connectivity.jpg" alt="connectivity.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-2-3" class="outline-3">
<h3 id="sec-2-3">moduels</h3>
<div class="outline-text-3" id="text-2-3">
<p>
Q: what does this slide trying to tell me?这个slide想告诉我什么，只看到很多类似风扇的东西。
</p>

<p>
Q: what is 8FPGA/Direct ICE modules?
</p>

<p>
A: 8FPGA是一代特殊的版本，只有这个版本才有Direct ICE。
</p>

<p>
Q: look like there are many fans
</p>

<p>
A: yes
</p>


<div class="figure">
<p><img src="./img/photo/modules.jpg" alt="modules.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-2-4" class="outline-3">
<h3 id="sec-2-4">hardware diagram</h3>
<div class="outline-text-3" id="text-2-4">
<p>
我把下面的图标了号，有些模块不是很明白，我就一个一个问了。
</p>
</div>
<div id="outline-container-sec-2-4-1" class="outline-4">
<h4 id="sec-2-4-1">1. pc host connected by PCIE card Q: is PC enough, most of time, a power server may crash down.</h4>
<div class="outline-text-4" id="text-2-4-1">
<p>
A: mostly, it's a linux server
</p>
</div>
</div>
<div id="outline-container-sec-2-4-2" class="outline-4">
<h4 id="sec-2-4-2">2. what is smart Z-ICE, is it a connector or something</h4>
<div class="outline-text-4" id="text-2-4-2">
<p>
A: z-ICE is a mini mode of ICE, it support small amount of connectors
</p>
</div>
</div>
<div id="outline-container-sec-2-4-3" class="outline-4">
<h4 id="sec-2-4-3">3. what is RTB, what is its function</h4>
<div class="outline-text-4" id="text-2-4-3">
<p>
A: it's a FPGA, reconfigurable test bench, synthesizerable code will be implemented in RTB
</p>
</div>
</div>
<div id="outline-container-sec-2-4-4" class="outline-4">
<h4 id="sec-2-4-4">4. what does it mean by to other FPGA module, something like target?</h4>
<div class="outline-text-4" id="text-2-4-4">
<p>
A: fpga module in other slot or other unit.
</p>
</div>
</div>
<div id="outline-container-sec-2-4-5" class="outline-4">
<h4 id="sec-2-4-5">5. what is the function of 5, it's like a mux?</h4>
<div class="outline-text-4" id="text-2-4-5">
<p>
A: yes
</p>
</div>
</div>
<div id="outline-container-sec-2-4-6" class="outline-4">
<h4 id="sec-2-4-6">6. 6 11 12 all are memory, what are the difference of them</h4>
<div class="outline-text-4" id="text-2-4-6">
<ul class="org-ul">
<li>trace memory is for debug
</li>
<li>what is DUT memory
</li>
<li>what is RLDRAM
</li>
<li>RLDRAM per DUT fpga, this FPGA mean fpga module , or each fpga in fpga module?
</li>
</ul>
</div>
</div>
<div id="outline-container-sec-2-4-7" class="outline-4">
<h4 id="sec-2-4-7">7. memory server</h4>
</div>
<div id="outline-container-sec-2-4-8" class="outline-4">
<h4 id="sec-2-4-8">8. what is the function of RTB LX330 FPGA?</h4>
</div>
<div id="outline-container-sec-2-4-9" class="outline-4">
<h4 id="sec-2-4-9">9. how can we set clock server</h4>
<div class="outline-text-4" id="text-2-4-9">
<p>
A: like CRG.
</p>
</div>
</div>
<div id="outline-container-sec-2-4-10" class="outline-4">
<h4 id="sec-2-4-10">10. for probe</h4>
</div>
<div id="outline-container-sec-2-4-11" class="outline-4">
<h4 id="sec-2-4-11">11. trace memory</h4>
</div>
<div id="outline-container-sec-2-4-12" class="outline-4">
<h4 id="sec-2-4-12">12. memory</h4>
</div>
<div id="outline-container-sec-2-4-13" class="outline-4">
<h4 id="sec-2-4-13">13. 7 13 all are momoery server, difference?</h4>
<div class="outline-text-4" id="text-2-4-13">
<p>
A: see mamule
</p>
</div>
</div>
<div id="outline-container-sec-2-4-14" class="outline-4">
<h4 id="sec-2-4-14">14. FPGAs</h4>
</div>
<div id="outline-container-sec-2-4-15" class="outline-4">
<h4 id="sec-2-4-15">15. is a slot?</h4>
<div class="outline-text-4" id="text-2-4-15">
<p>
A: yes
</p>



<div class="figure">
<p><img src="./img/photo/hardware.jpg" alt="hardware.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-2-4-16" class="outline-4">
<h4 id="sec-2-4-16">difference</h4>
<div class="outline-text-4" id="text-2-4-16">
<p>
Q: for 4/8/16 FPGA, there are slight difference, can you explain.
我从图上看，觉得这几个不同的module就是红色圈圈和绿色框框不一样，能解释一下吗？
</p>

<p>
see 6 and 12
</p>

<p>
A: see manule
</p>


<div class="figure">
<p><img src="./img/photo/difference.jpg" alt="difference.jpg" />
</p>
</div>
</div>
</div>
</div>
</div>

<div id="outline-container-sec-3" class="outline-2">
<h2 id="sec-3">software</h2>
<div class="outline-text-2" id="text-3">
</div><div id="outline-container-sec-3-1" class="outline-3">
<h3 id="sec-3-1">emulation mode</h3>
<div class="outline-text-3" id="text-3-1">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">verification mode</th>
<th scope="col" class="left">specificaton</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">HDL co-sim</td>
<td class="left">hdl in emu + simulator</td>
</tr>

<tr>
<td class="left">signal level</td>
<td class="left">c/c++ systerm c</td>
</tr>

<tr>
<td class="left">transactional level</td>
<td class="left">&#xa0;</td>
</tr>

<tr>
<td class="left">vector file</td>
<td class="left">vector</td>
</tr>

<tr>
<td class="left">stand alone</td>
<td class="left">synthesizable tb</td>
</tr>

<tr>
<td class="left">ICE</td>
<td class="left">target + hdl</td>
</tr>
</tbody>
</table>


<p>
need more practice
</p>


<div class="figure">
<p><img src="./img/photo/software.jpg" alt="software.jpg" />
</p>
</div>
</div>
</div>



<div id="outline-container-sec-3-2" class="outline-3">
<h3 id="sec-3-2">compilation flow</h3>
<div class="outline-text-3" id="text-3-2">
</div><div id="outline-container-sec-3-2-1" class="outline-4">
<h4 id="sec-3-2-1">back end flow</h4>
<div class="outline-text-4" id="text-3-2-1">
<p>
Q: what is in core definitons
</p>

<p>
Q: what is design verification envirement file
</p>

<p>
Q: what is the function of Debug DB
</p>


<div class="figure">
<p><img src="./img/photo/back_end.jpg" alt="back_end.jpg" />
</p>
</div>


<p>
if you have time, please tell me something about this slide.
</p>

<p>
Q: why do we need edit netlist, what kind of edit?
</p>

<p>
Q: how do we handle tristate busses, use FPGA's internal resource or use hdl like a=express?b:c.
</p>

<p>
Q: tell me something about memory handleing , clock handling, clcok allocation,
</p>

<p>
Q: what is RTB FPGA netlist
</p>

<p>
Q: what is the diffrence between clock generator and clock handling
</p>


<div class="figure">
<p><img src="./img/photo/back_end2.jpg" alt="back_end2.jpg" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-sec-3-3" class="outline-3">
<h3 id="sec-3-3">command line</h3>
<div class="outline-text-3" id="text-3-3">
<p>
commands are organized in the following categories
</p>
</div>

<div id="outline-container-sec-3-3-1" class="outline-4">
<h4 id="sec-3-3-1">system utilities</h4>
<div class="outline-text-4" id="text-3-3-1">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zInstall</td>
<td class="left">board driver?</td>
</tr>

<tr>
<td class="left">zSetupSystem</td>
<td class="left">set up ZeBu system</td>
</tr>

<tr>
<td class="left">zUtils</td>
<td class="left">config</td>
</tr>

<tr>
<td class="left">zConfig</td>
<td class="left">creates hardware configuration</td>
</tr>

<tr>
<td class="left">zUpdate</td>
<td class="left">firmware</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-2" class="outline-4">
<h4 id="sec-3-3-2">RTL front end</h4>
<div class="outline-text-4" id="text-3-3-2">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zrtlFrontEnd</td>
<td class="left">analysis elaboration split</td>
</tr>

<tr>
<td class="left">PostFe</td>
<td class="left">front end post processor</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-3" class="outline-4">
<h4 id="sec-3-3-3">zFast synthesizer</h4>
<div class="outline-text-4" id="text-3-3-3">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zFe</td>
<td class="left">zFast</td>
</tr>

<tr>
<td class="left">vhs</td>
<td class="left">verilog synthesis</td>
</tr>

<tr>
<td class="left">vhorder</td>
<td class="left">VHDL</td>
</tr>

<tr>
<td class="left">hcs\<sub>mixed</sub></td>
<td class="left">VHDL &amp; verilog</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-4" class="outline-4">
<h4 id="sec-3-3-4">ZEMI</h4>
<div class="outline-text-4" id="text-3-3-4">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zEmiComp</td>
<td class="left">ZEMI-3 compiler</td>
</tr>

<tr>
<td class="left">zEmiRun</td>
<td class="left">ZEMI-3 runtime utility</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-5" class="outline-4">
<h4 id="sec-3-3-5">compilation</h4>
<div class="outline-text-4" id="text-3-3-5">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zCui</td>
<td class="left">synthesis management interface</td>
</tr>

<tr>
<td class="left">zNetgen</td>
<td class="left">gen fpga file</td>
</tr>

<tr>
<td class="left">zMem</td>
<td class="left">memory module</td>
</tr>

<tr>
<td class="left">zTopBuild</td>
<td class="left">top process</td>
</tr>

<tr>
<td class="left">zPar</td>
<td class="left">fpga place and route</td>
</tr>

<tr>
<td class="left">zRTB\<sub>FE</sub></td>
<td class="left">front end firmware generator</td>
</tr>

<tr>
<td class="left">zRTB\<sub>FW</sub></td>
<td class="left">back end firmware</td>
</tr>

<tr>
<td class="left">zTime</td>
<td class="left">Timing analysis utils</td>
</tr>

<tr>
<td class="left">zDB</td>
<td class="left">generate DB</td>
</tr>

<tr>
<td class="left">zDbPostPro</td>
<td class="left">debug db post process</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-6" class="outline-4">
<h4 id="sec-3-3-6">runtime</h4>
<div class="outline-text-4" id="text-3-3-6">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zrun</td>
<td class="left">runtime management</td>
</tr>

<tr>
<td class="left">zServer</td>
<td class="left">like server in pxp</td>
</tr>

<tr>
<td class="left">zPinCheck</td>
<td class="left">check connector</td>
</tr>

<tr>
<td class="left">zPattern</td>
<td class="left">apply pattern to design</td>
</tr>

<tr>
<td class="left">bin2vcd</td>
<td class="left">waveform</td>
</tr>

<tr>
<td class="left">hex2bin</td>
<td class="left">memory</td>
</tr>

<tr>
<td class="left">zsvareport</td>
<td class="left">sva</td>
</tr>

<tr>
<td class="left">ztdb2fsdb</td>
<td class="left">waveform</td>
</tr>

<tr>
<td class="left">ztdb2vcd</td>
<td class="left">waveform</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-sec-3-3-7" class="outline-4">
<h4 id="sec-3-3-7">debug</h4>
<div class="outline-text-4" id="text-3-3-7">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="left" />

<col  class="left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="left">&#xa0;</th>
<th scope="col" class="left">&#xa0;</th>
</tr>
</thead>
<tbody>
<tr>
<td class="left">zBrower</td>
<td class="left">&#x2026;..看到这个，我有不祥的预感</td>
</tr>

<tr>
<td class="left">zselectProbes</td>
<td class="left">prbobe</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>

<tr>
<td class="left">&#xa0;</td>
<td class="left">&#xa0;</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>

<div id="outline-container-sec-3-4" class="outline-3">
<h3 id="sec-3-4">gui</h3>
<div class="outline-text-3" id="text-3-4">
</div><div id="outline-container-sec-3-4-1" class="outline-4">
<h4 id="sec-3-4-1">zCui</h4>
<div class="outline-text-4" id="text-3-4-1">
<ul class="org-ul">
<li>list of all project source file
</li>

<li>compilation parameters
</li>
<li>automatically creates scripts and launch them
</li>
<li>parallel processing
</li>
<li>incremental process
</li>
</ul>
</div>
</div>

<div id="outline-container-sec-3-4-2" class="outline-4">
<h4 id="sec-3-4-2">prject profile</h4>
<div class="outline-text-4" id="text-3-4-2">

<div class="figure">
<p><img src="./img/photo/zcui1.jpg" alt="zcui1.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-3-4-3" class="outline-4">
<h4 id="sec-3-4-3">compilation profile</h4>
<div class="outline-text-4" id="text-3-4-3">

<div class="figure">
<p><img src="./img/photo/zcui2.jpg" alt="zcui2.jpg" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-sec-3-5" class="outline-3">
<h3 id="sec-3-5">software compatible</h3>
<div class="outline-text-3" id="text-3-5">
<p>
<b>for debug, compilation, runtime, board kernel, should compatible</b>
</p>

<p>
<b>and be aware of Xilinx ISE version</b>
</p>


<p>
Q: what is cevision?
</p>

<p>
Q: what is setup scripts
</p>


<div class="figure">
<p><img src="./img/photo/soft_installation.jpg" alt="soft_installation.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-3-6" class="outline-3">
<h3 id="sec-3-6">initial setup</h3>
<div class="outline-text-3" id="text-3-6">
</div><div id="outline-container-sec-3-6-1" class="outline-4">
<h4 id="sec-3-6-1">set ZEBU SYSTEM DIR</h4>
</div>

<div id="outline-container-sec-3-6-2" class="outline-4">
<h4 id="sec-3-6-2">run zInstall</h4>
<div class="outline-text-4" id="text-3-6-2">

<div class="figure">
<p><img src="./img/photo/zinstall.jpg" alt="zinstall.jpg" />
</p>
</div>

<p>
<b>zInstall</b> should be launched every time pc is power on.
actually, 3 conditions:
</p>
<ol class="org-ol">
<li>reboot
</li>
<li>zInstall is killed
</li>
<li>new version of tools is added to the systems.
</li>
</ol>
</div>
</div>

<div id="outline-container-sec-3-6-3" class="outline-4">
<h4 id="sec-3-6-3">prepare setup.zini</h4>
<div class="outline-text-4" id="text-3-6-3">

<div class="figure">
<p><img src="./img/photo/zsetup.jpg" alt="zsetup.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-3-6-4" class="outline-4">
<h4 id="sec-3-6-4">run zSetupsystem setup.zini</h4>
</div>

<div id="outline-container-sec-3-6-5" class="outline-4">
<h4 id="sec-3-6-5">every time power off</h4>
<div class="outline-text-4" id="text-3-6-5">
<div class="org-src-container">

<pre class="src src-c">$ export ZEBU_SYSTEM_DIR=&lt;my_system_dir&gt;
$ zUtils initSystem
</pre>
</div>

<p>
by default, only top level ports are visible
</p>
</div>
</div>
</div>
</div>
<div id="outline-container-sec-4" class="outline-2">
<h2 id="sec-4">smart debug and other debug techniques</h2>
<div class="outline-text-2" id="text-4">
<p>
smart debug toolkit
</p>
</div>
<div id="outline-container-sec-4-1" class="outline-3">
<h3 id="sec-4-1">static probes</h3>
<div class="outline-text-3" id="text-4-1">
<ul class="org-ul">
<li>choosed signals are routed to the top of design,
</li>
<li>need recompilation
</li>
<li>limited numbers
</li>
<li>high speed
</li>
</ul>
</div>
</div>

<div id="outline-container-sec-4-2" class="outline-3">
<h3 id="sec-4-2">dynamic probes</h3>
<div class="outline-text-3" id="text-4-2">
<ul class="org-ul">
<li>use Xilinx's internal scan path.
</li>
<li>unlimited probe
</li>
<li>no need recompilation
</li>
<li>slow down emulation
</li>
<li>only show registers
</li>
</ul>
</div>
</div>

<div id="outline-container-sec-4-3" class="outline-3">
<h3 id="sec-4-3">flexible local probes</h3>
<div class="outline-text-3" id="text-4-3">
<ul class="org-ul">
<li>use FPGA's internal resource
</li>
<li>what is this local mean?
</li>
<li>add probe need recompilation
</li>
<li>consume FPGA resource
</li>
</ul>
</div>
</div>
<div id="outline-container-sec-4-4" class="outline-3">
<h3 id="sec-4-4">simulated combinational signals</h3>
<div class="outline-text-3" id="text-4-4">
<p>
need zFast
</p>
</div>
</div>

<div id="outline-container-sec-4-5" class="outline-3">
<h3 id="sec-4-5">the whole view</h3>
<div class="outline-text-3" id="text-4-5">

<div class="figure">
<p><img src="./img/photo/probe.jpg" alt="probe.jpg" />
</p>
</div>
</div>
</div>

<div id="outline-container-sec-4-6" class="outline-3">
<h3 id="sec-4-6">trigger</h3>
<div class="outline-text-3" id="text-4-6">
</div><div id="outline-container-sec-4-6-1" class="outline-4">
<h4 id="sec-4-6-1">16 triggers</h4>
</div>
<div id="outline-container-sec-4-6-2" class="outline-4">
<h4 id="sec-4-6-2">static trigger: complex boolean condition</h4>
</div>
<div id="outline-container-sec-4-6-3" class="outline-4">
<h4 id="sec-4-6-3">dynamic trigger: simple bus value, bus should be specified at compile time</h4>
</div>


<div id="outline-container-sec-4-6-4" class="outline-4">
<h4 id="sec-4-6-4">list of probed signals must be defined at compilation time</h4>
</div>
</div>
</div>

<div id="outline-container-sec-5" class="outline-2">
<h2 id="sec-5">concept not know very well</h2>
<div class="outline-text-2" id="text-5">
</div><div id="outline-container-sec-5-1" class="outline-3">
<h3 id="sec-5-1">smart debug</h3>
<div class="outline-text-3" id="text-5-1">
<p>
就是那4种probe吧？
</p>
</div>
</div>
<div id="outline-container-sec-5-2" class="outline-3">
<h3 id="sec-5-2">ZEMI-3 Transactors</h3>
<div class="outline-text-3" id="text-5-2">
<p>
没有接触过
</p>
</div>
</div>
<div id="outline-container-sec-5-3" class="outline-3">
<h3 id="sec-5-3">SVA</h3>
<div class="outline-text-3" id="text-5-3">
<p>
能综合？
</p>
</div>
</div>
<div id="outline-container-sec-5-4" class="outline-3">
<h3 id="sec-5-4">RTB</h3>
<div class="outline-text-3" id="text-5-4">
<p>
这个是什么？
</p>
</div>
</div>
<div id="outline-container-sec-5-5" class="outline-3">
<h3 id="sec-5-5">smart Z-ICE</h3>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="validation"><a href="http://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
