#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cac247fa40 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001cac24f4f80_0 .net "PC", 31 0, v000001cac24ba0b0_0;  1 drivers
v000001cac24f55c0_0 .var "clk", 0 0;
v000001cac24f52a0_0 .net "clkout", 0 0, L_000001cac24f7460;  1 drivers
v000001cac24f5200_0 .net "cycles_consumed", 31 0, v000001cac24f4bc0_0;  1 drivers
v000001cac24f5fc0_0 .var "rst", 0 0;
S_000001cac247fd60 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001cac247fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cac249dac0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cac249daf8 .param/l "add" 0 4 5, C4<100000>;
P_000001cac249db30 .param/l "addi" 0 4 8, C4<001000>;
P_000001cac249db68 .param/l "addu" 0 4 5, C4<100001>;
P_000001cac249dba0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cac249dbd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cac249dc10 .param/l "beq" 0 4 10, C4<000100>;
P_000001cac249dc48 .param/l "bne" 0 4 10, C4<000101>;
P_000001cac249dc80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cac249dcb8 .param/l "j" 0 4 12, C4<000010>;
P_000001cac249dcf0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cac249dd28 .param/l "jr" 0 4 6, C4<001000>;
P_000001cac249dd60 .param/l "lw" 0 4 8, C4<100011>;
P_000001cac249dd98 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cac249ddd0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cac249de08 .param/l "ori" 0 4 8, C4<001101>;
P_000001cac249de40 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cac249de78 .param/l "sll" 0 4 6, C4<000000>;
P_000001cac249deb0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cac249dee8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cac249df20 .param/l "srl" 0 4 6, C4<000010>;
P_000001cac249df58 .param/l "sub" 0 4 5, C4<100010>;
P_000001cac249df90 .param/l "subu" 0 4 5, C4<100011>;
P_000001cac249dfc8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cac249e000 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cac249e038 .param/l "xori" 0 4 8, C4<001110>;
L_000001cac24f74d0 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6dd0 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6f20 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6970 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6e40 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f7000 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6d60 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f7540 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f7460 .functor OR 1, v000001cac24f55c0_0, v000001cac2486ee0_0, C4<0>, C4<0>;
L_000001cac24f75b0 .functor OR 1, L_000001cac2541590, L_000001cac2540550, C4<0>, C4<0>;
L_000001cac24f7230 .functor AND 1, L_000001cac253f830, L_000001cac2541310, C4<1>, C4<1>;
L_000001cac24f6eb0 .functor NOT 1, v000001cac24f5fc0_0, C4<0>, C4<0>, C4<0>;
L_000001cac24f6a50 .functor OR 1, L_000001cac25409b0, L_000001cac2540af0, C4<0>, C4<0>;
L_000001cac24f6740 .functor OR 1, L_000001cac24f6a50, L_000001cac2540b90, C4<0>, C4<0>;
L_000001cac24f7070 .functor OR 1, L_000001cac2540230, L_000001cac2556940, C4<0>, C4<0>;
L_000001cac24f72a0 .functor AND 1, L_000001cac2540190, L_000001cac24f7070, C4<1>, C4<1>;
L_000001cac24f6cf0 .functor OR 1, L_000001cac25569e0, L_000001cac2556c60, C4<0>, C4<0>;
L_000001cac24f6c10 .functor AND 1, L_000001cac2555f40, L_000001cac24f6cf0, C4<1>, C4<1>;
L_000001cac24f6ba0 .functor NOT 1, L_000001cac24f7460, C4<0>, C4<0>, C4<0>;
v000001cac24b92f0_0 .net "ALUOp", 3 0, v000001cac2487700_0;  1 drivers
v000001cac24b8c10_0 .net "ALUResult", 31 0, v000001cac24b88f0_0;  1 drivers
v000001cac24b91b0_0 .net "ALUSrc", 0 0, v000001cac2487c00_0;  1 drivers
v000001cac24f15a0_0 .net "ALUin2", 31 0, L_000001cac2556da0;  1 drivers
v000001cac24f0920_0 .net "MemReadEn", 0 0, v000001cac2487ca0_0;  1 drivers
v000001cac24f06a0_0 .net "MemWriteEn", 0 0, v000001cac2486e40_0;  1 drivers
v000001cac24f1500_0 .net "MemtoReg", 0 0, v000001cac2487fc0_0;  1 drivers
v000001cac24f1460_0 .net "PC", 31 0, v000001cac24ba0b0_0;  alias, 1 drivers
v000001cac24f2540_0 .net "PCPlus1", 31 0, L_000001cac25414f0;  1 drivers
v000001cac24f0ec0_0 .net "PCsrc", 0 0, v000001cac24b9a70_0;  1 drivers
v000001cac24f2040_0 .net "RegDst", 0 0, v000001cac24877a0_0;  1 drivers
v000001cac24f0740_0 .net "RegWriteEn", 0 0, v000001cac2487f20_0;  1 drivers
v000001cac24f1640_0 .net "WriteRegister", 4 0, L_000001cac2540a50;  1 drivers
v000001cac24f1b40_0 .net *"_ivl_0", 0 0, L_000001cac24f74d0;  1 drivers
L_000001cac24f76e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cac24f20e0_0 .net/2u *"_ivl_10", 4 0, L_000001cac24f76e0;  1 drivers
L_000001cac24f7ad0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1e60_0 .net *"_ivl_101", 15 0, L_000001cac24f7ad0;  1 drivers
v000001cac24f2180_0 .net *"_ivl_102", 31 0, L_000001cac2541270;  1 drivers
L_000001cac24f7b18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f18c0_0 .net *"_ivl_105", 25 0, L_000001cac24f7b18;  1 drivers
L_000001cac24f7b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1000_0 .net/2u *"_ivl_106", 31 0, L_000001cac24f7b60;  1 drivers
v000001cac24f2220_0 .net *"_ivl_108", 0 0, L_000001cac253f830;  1 drivers
L_000001cac24f7ba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1f00_0 .net/2u *"_ivl_110", 5 0, L_000001cac24f7ba8;  1 drivers
v000001cac24f16e0_0 .net *"_ivl_112", 0 0, L_000001cac2541310;  1 drivers
v000001cac24f10a0_0 .net *"_ivl_115", 0 0, L_000001cac24f7230;  1 drivers
v000001cac24f22c0_0 .net *"_ivl_116", 47 0, L_000001cac2540410;  1 drivers
L_000001cac24f7bf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1dc0_0 .net *"_ivl_119", 15 0, L_000001cac24f7bf0;  1 drivers
L_000001cac24f7728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cac24f07e0_0 .net/2u *"_ivl_12", 5 0, L_000001cac24f7728;  1 drivers
v000001cac24f2360_0 .net *"_ivl_120", 47 0, L_000001cac25405f0;  1 drivers
L_000001cac24f7c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1be0_0 .net *"_ivl_123", 15 0, L_000001cac24f7c38;  1 drivers
v000001cac24f09c0_0 .net *"_ivl_125", 0 0, L_000001cac253fdd0;  1 drivers
v000001cac24f0d80_0 .net *"_ivl_126", 31 0, L_000001cac253f8d0;  1 drivers
v000001cac24f1780_0 .net *"_ivl_128", 47 0, L_000001cac25402d0;  1 drivers
v000001cac24f1820_0 .net *"_ivl_130", 47 0, L_000001cac253fa10;  1 drivers
v000001cac24f0880_0 .net *"_ivl_132", 47 0, L_000001cac2540f50;  1 drivers
v000001cac24f1fa0_0 .net *"_ivl_134", 47 0, L_000001cac25407d0;  1 drivers
v000001cac24f1960_0 .net *"_ivl_14", 0 0, L_000001cac24f61a0;  1 drivers
v000001cac24f2400_0 .net *"_ivl_140", 0 0, L_000001cac24f6eb0;  1 drivers
L_000001cac24f7cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1a00_0 .net/2u *"_ivl_142", 31 0, L_000001cac24f7cc8;  1 drivers
L_000001cac24f7da0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cac24f24a0_0 .net/2u *"_ivl_146", 5 0, L_000001cac24f7da0;  1 drivers
v000001cac24f0a60_0 .net *"_ivl_148", 0 0, L_000001cac25409b0;  1 drivers
L_000001cac24f7de8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cac24f0b00_0 .net/2u *"_ivl_150", 5 0, L_000001cac24f7de8;  1 drivers
v000001cac24f0ba0_0 .net *"_ivl_152", 0 0, L_000001cac2540af0;  1 drivers
v000001cac24f0c40_0 .net *"_ivl_155", 0 0, L_000001cac24f6a50;  1 drivers
L_000001cac24f7e30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cac24f0ce0_0 .net/2u *"_ivl_156", 5 0, L_000001cac24f7e30;  1 drivers
v000001cac24f0e20_0 .net *"_ivl_158", 0 0, L_000001cac2540b90;  1 drivers
L_000001cac24f7770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cac24f0f60_0 .net/2u *"_ivl_16", 4 0, L_000001cac24f7770;  1 drivers
v000001cac24f1140_0 .net *"_ivl_161", 0 0, L_000001cac24f6740;  1 drivers
L_000001cac24f7e78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f11e0_0 .net/2u *"_ivl_162", 15 0, L_000001cac24f7e78;  1 drivers
v000001cac24f1280_0 .net *"_ivl_164", 31 0, L_000001cac253fbf0;  1 drivers
v000001cac24f1320_0 .net *"_ivl_167", 0 0, L_000001cac2540cd0;  1 drivers
v000001cac24f13c0_0 .net *"_ivl_168", 15 0, L_000001cac2540d70;  1 drivers
v000001cac24f1c80_0 .net *"_ivl_170", 31 0, L_000001cac253fe70;  1 drivers
v000001cac24f1aa0_0 .net *"_ivl_174", 31 0, L_000001cac2540e10;  1 drivers
L_000001cac24f7ec0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f1d20_0 .net *"_ivl_177", 25 0, L_000001cac24f7ec0;  1 drivers
L_000001cac24f7f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3830_0 .net/2u *"_ivl_178", 31 0, L_000001cac24f7f08;  1 drivers
v000001cac24f4410_0 .net *"_ivl_180", 0 0, L_000001cac2540190;  1 drivers
L_000001cac24f7f50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3150_0 .net/2u *"_ivl_182", 5 0, L_000001cac24f7f50;  1 drivers
v000001cac24f2ed0_0 .net *"_ivl_184", 0 0, L_000001cac2540230;  1 drivers
L_000001cac24f7f98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cac24f3330_0 .net/2u *"_ivl_186", 5 0, L_000001cac24f7f98;  1 drivers
v000001cac24f3970_0 .net *"_ivl_188", 0 0, L_000001cac2556940;  1 drivers
v000001cac24f3790_0 .net *"_ivl_19", 4 0, L_000001cac24f6380;  1 drivers
v000001cac24f3010_0 .net *"_ivl_191", 0 0, L_000001cac24f7070;  1 drivers
v000001cac24f3a10_0 .net *"_ivl_193", 0 0, L_000001cac24f72a0;  1 drivers
L_000001cac24f7fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cac24f40f0_0 .net/2u *"_ivl_194", 5 0, L_000001cac24f7fe0;  1 drivers
v000001cac24f2cf0_0 .net *"_ivl_196", 0 0, L_000001cac2555a40;  1 drivers
L_000001cac24f8028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cac24f31f0_0 .net/2u *"_ivl_198", 31 0, L_000001cac24f8028;  1 drivers
L_000001cac24f7698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3290_0 .net/2u *"_ivl_2", 5 0, L_000001cac24f7698;  1 drivers
v000001cac24f38d0_0 .net *"_ivl_20", 4 0, L_000001cac24f6420;  1 drivers
v000001cac24f4050_0 .net *"_ivl_200", 31 0, L_000001cac2555b80;  1 drivers
v000001cac24f3bf0_0 .net *"_ivl_204", 31 0, L_000001cac2556760;  1 drivers
L_000001cac24f8070 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3fb0_0 .net *"_ivl_207", 25 0, L_000001cac24f8070;  1 drivers
L_000001cac24f80b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f2d90_0 .net/2u *"_ivl_208", 31 0, L_000001cac24f80b8;  1 drivers
v000001cac24f33d0_0 .net *"_ivl_210", 0 0, L_000001cac2555f40;  1 drivers
L_000001cac24f8100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f2bb0_0 .net/2u *"_ivl_212", 5 0, L_000001cac24f8100;  1 drivers
v000001cac24f2f70_0 .net *"_ivl_214", 0 0, L_000001cac25569e0;  1 drivers
L_000001cac24f8148 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cac24f3650_0 .net/2u *"_ivl_216", 5 0, L_000001cac24f8148;  1 drivers
v000001cac24f36f0_0 .net *"_ivl_218", 0 0, L_000001cac2556c60;  1 drivers
v000001cac24f3ab0_0 .net *"_ivl_221", 0 0, L_000001cac24f6cf0;  1 drivers
v000001cac24f4190_0 .net *"_ivl_223", 0 0, L_000001cac24f6c10;  1 drivers
L_000001cac24f8190 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cac24f3b50_0 .net/2u *"_ivl_224", 5 0, L_000001cac24f8190;  1 drivers
v000001cac24f30b0_0 .net *"_ivl_226", 0 0, L_000001cac2555720;  1 drivers
v000001cac24f26b0_0 .net *"_ivl_228", 31 0, L_000001cac2556800;  1 drivers
v000001cac24f2c50_0 .net *"_ivl_24", 0 0, L_000001cac24f6f20;  1 drivers
L_000001cac24f77b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cac24f35b0_0 .net/2u *"_ivl_26", 4 0, L_000001cac24f77b8;  1 drivers
v000001cac24f44b0_0 .net *"_ivl_29", 4 0, L_000001cac24f5020;  1 drivers
v000001cac24f3e70_0 .net *"_ivl_32", 0 0, L_000001cac24f6970;  1 drivers
L_000001cac24f7800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cac24f4230_0 .net/2u *"_ivl_34", 4 0, L_000001cac24f7800;  1 drivers
v000001cac24f3470_0 .net *"_ivl_37", 4 0, L_000001cac24f4b20;  1 drivers
v000001cac24f2e30_0 .net *"_ivl_40", 0 0, L_000001cac24f6e40;  1 drivers
L_000001cac24f7848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3510_0 .net/2u *"_ivl_42", 15 0, L_000001cac24f7848;  1 drivers
v000001cac24f3d30_0 .net *"_ivl_45", 15 0, L_000001cac2540eb0;  1 drivers
v000001cac24f3c90_0 .net *"_ivl_48", 0 0, L_000001cac24f7000;  1 drivers
v000001cac24f3dd0_0 .net *"_ivl_5", 5 0, L_000001cac24f5480;  1 drivers
L_000001cac24f7890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f2a70_0 .net/2u *"_ivl_50", 36 0, L_000001cac24f7890;  1 drivers
L_000001cac24f78d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f3f10_0 .net/2u *"_ivl_52", 31 0, L_000001cac24f78d8;  1 drivers
v000001cac24f2890_0 .net *"_ivl_55", 4 0, L_000001cac253f970;  1 drivers
v000001cac24f2b10_0 .net *"_ivl_56", 36 0, L_000001cac253f6f0;  1 drivers
v000001cac24f42d0_0 .net *"_ivl_58", 36 0, L_000001cac253fb50;  1 drivers
v000001cac24f2930_0 .net *"_ivl_62", 0 0, L_000001cac24f6d60;  1 drivers
L_000001cac24f7920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f4370_0 .net/2u *"_ivl_64", 5 0, L_000001cac24f7920;  1 drivers
v000001cac24f4550_0 .net *"_ivl_67", 5 0, L_000001cac253fd30;  1 drivers
v000001cac24f2750_0 .net *"_ivl_70", 0 0, L_000001cac24f7540;  1 drivers
L_000001cac24f7968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f27f0_0 .net/2u *"_ivl_72", 57 0, L_000001cac24f7968;  1 drivers
L_000001cac24f79b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24f29d0_0 .net/2u *"_ivl_74", 31 0, L_000001cac24f79b0;  1 drivers
v000001cac24f46c0_0 .net *"_ivl_77", 25 0, L_000001cac2540870;  1 drivers
v000001cac24f5980_0 .net *"_ivl_78", 57 0, L_000001cac2540690;  1 drivers
v000001cac24f6100_0 .net *"_ivl_8", 0 0, L_000001cac24f6dd0;  1 drivers
v000001cac24f5e80_0 .net *"_ivl_80", 57 0, L_000001cac25411d0;  1 drivers
L_000001cac24f79f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cac24f4e40_0 .net/2u *"_ivl_84", 31 0, L_000001cac24f79f8;  1 drivers
L_000001cac24f7a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cac24f58e0_0 .net/2u *"_ivl_88", 5 0, L_000001cac24f7a40;  1 drivers
v000001cac24f5c00_0 .net *"_ivl_90", 0 0, L_000001cac2541590;  1 drivers
L_000001cac24f7a88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cac24f53e0_0 .net/2u *"_ivl_92", 5 0, L_000001cac24f7a88;  1 drivers
v000001cac24f5660_0 .net *"_ivl_94", 0 0, L_000001cac2540550;  1 drivers
v000001cac24f49e0_0 .net *"_ivl_97", 0 0, L_000001cac24f75b0;  1 drivers
v000001cac24f5f20_0 .net *"_ivl_98", 47 0, L_000001cac2540730;  1 drivers
v000001cac24f5520_0 .net "adderResult", 31 0, L_000001cac25413b0;  1 drivers
v000001cac24f4d00_0 .net "address", 31 0, L_000001cac2541090;  1 drivers
v000001cac24f5a20_0 .net "clk", 0 0, L_000001cac24f7460;  alias, 1 drivers
v000001cac24f4bc0_0 .var "cycles_consumed", 31 0;
v000001cac24f6060_0 .net "extImm", 31 0, L_000001cac253ffb0;  1 drivers
v000001cac24f5700_0 .net "funct", 5 0, L_000001cac25404b0;  1 drivers
v000001cac24f6240_0 .net "hlt", 0 0, v000001cac2486ee0_0;  1 drivers
v000001cac24f4760_0 .net "imm", 15 0, L_000001cac253f790;  1 drivers
v000001cac24f5ac0_0 .net "immediate", 31 0, L_000001cac2556620;  1 drivers
v000001cac24f50c0_0 .net "input_clk", 0 0, v000001cac24f55c0_0;  1 drivers
v000001cac24f5ca0_0 .net "instruction", 31 0, L_000001cac2541450;  1 drivers
v000001cac24f5b60_0 .net "memoryReadData", 31 0, v000001cac24ba010_0;  1 drivers
v000001cac24f6560_0 .net "nextPC", 31 0, L_000001cac2540ff0;  1 drivers
v000001cac24f4c60_0 .net "opcode", 5 0, L_000001cac24f48a0;  1 drivers
v000001cac24f57a0_0 .net "rd", 4 0, L_000001cac24f64c0;  1 drivers
v000001cac24f4da0_0 .net "readData1", 31 0, L_000001cac24f69e0;  1 drivers
v000001cac24f5d40_0 .net "readData1_w", 31 0, L_000001cac2555860;  1 drivers
v000001cac24f5160_0 .net "readData2", 31 0, L_000001cac24f6f90;  1 drivers
v000001cac24f5de0_0 .net "rs", 4 0, L_000001cac24f4940;  1 drivers
v000001cac24f4a80_0 .net "rst", 0 0, v000001cac24f5fc0_0;  1 drivers
v000001cac24f4ee0_0 .net "rt", 4 0, L_000001cac2540370;  1 drivers
v000001cac24f62e0_0 .net "shamt", 31 0, L_000001cac2541130;  1 drivers
v000001cac24f5340_0 .net "wire_instruction", 31 0, L_000001cac24f7150;  1 drivers
v000001cac24f4800_0 .net "writeData", 31 0, L_000001cac2556080;  1 drivers
v000001cac24f5840_0 .net "zero", 0 0, L_000001cac25575c0;  1 drivers
L_000001cac24f5480 .part L_000001cac2541450, 26, 6;
L_000001cac24f48a0 .functor MUXZ 6, L_000001cac24f5480, L_000001cac24f7698, L_000001cac24f74d0, C4<>;
L_000001cac24f61a0 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7728;
L_000001cac24f6380 .part L_000001cac2541450, 11, 5;
L_000001cac24f6420 .functor MUXZ 5, L_000001cac24f6380, L_000001cac24f7770, L_000001cac24f61a0, C4<>;
L_000001cac24f64c0 .functor MUXZ 5, L_000001cac24f6420, L_000001cac24f76e0, L_000001cac24f6dd0, C4<>;
L_000001cac24f5020 .part L_000001cac2541450, 21, 5;
L_000001cac24f4940 .functor MUXZ 5, L_000001cac24f5020, L_000001cac24f77b8, L_000001cac24f6f20, C4<>;
L_000001cac24f4b20 .part L_000001cac2541450, 16, 5;
L_000001cac2540370 .functor MUXZ 5, L_000001cac24f4b20, L_000001cac24f7800, L_000001cac24f6970, C4<>;
L_000001cac2540eb0 .part L_000001cac2541450, 0, 16;
L_000001cac253f790 .functor MUXZ 16, L_000001cac2540eb0, L_000001cac24f7848, L_000001cac24f6e40, C4<>;
L_000001cac253f970 .part L_000001cac2541450, 6, 5;
L_000001cac253f6f0 .concat [ 5 32 0 0], L_000001cac253f970, L_000001cac24f78d8;
L_000001cac253fb50 .functor MUXZ 37, L_000001cac253f6f0, L_000001cac24f7890, L_000001cac24f7000, C4<>;
L_000001cac2541130 .part L_000001cac253fb50, 0, 32;
L_000001cac253fd30 .part L_000001cac2541450, 0, 6;
L_000001cac25404b0 .functor MUXZ 6, L_000001cac253fd30, L_000001cac24f7920, L_000001cac24f6d60, C4<>;
L_000001cac2540870 .part L_000001cac2541450, 0, 26;
L_000001cac2540690 .concat [ 26 32 0 0], L_000001cac2540870, L_000001cac24f79b0;
L_000001cac25411d0 .functor MUXZ 58, L_000001cac2540690, L_000001cac24f7968, L_000001cac24f7540, C4<>;
L_000001cac2541090 .part L_000001cac25411d0, 0, 32;
L_000001cac25414f0 .arith/sum 32, v000001cac24ba0b0_0, L_000001cac24f79f8;
L_000001cac2541590 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7a40;
L_000001cac2540550 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7a88;
L_000001cac2540730 .concat [ 32 16 0 0], L_000001cac2541090, L_000001cac24f7ad0;
L_000001cac2541270 .concat [ 6 26 0 0], L_000001cac24f48a0, L_000001cac24f7b18;
L_000001cac253f830 .cmp/eq 32, L_000001cac2541270, L_000001cac24f7b60;
L_000001cac2541310 .cmp/eq 6, L_000001cac25404b0, L_000001cac24f7ba8;
L_000001cac2540410 .concat [ 32 16 0 0], L_000001cac24f69e0, L_000001cac24f7bf0;
L_000001cac25405f0 .concat [ 32 16 0 0], v000001cac24ba0b0_0, L_000001cac24f7c38;
L_000001cac253fdd0 .part L_000001cac253f790, 15, 1;
LS_000001cac253f8d0_0_0 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_4 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_8 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_12 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_16 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_20 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_24 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_0_28 .concat [ 1 1 1 1], L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0, L_000001cac253fdd0;
LS_000001cac253f8d0_1_0 .concat [ 4 4 4 4], LS_000001cac253f8d0_0_0, LS_000001cac253f8d0_0_4, LS_000001cac253f8d0_0_8, LS_000001cac253f8d0_0_12;
LS_000001cac253f8d0_1_4 .concat [ 4 4 4 4], LS_000001cac253f8d0_0_16, LS_000001cac253f8d0_0_20, LS_000001cac253f8d0_0_24, LS_000001cac253f8d0_0_28;
L_000001cac253f8d0 .concat [ 16 16 0 0], LS_000001cac253f8d0_1_0, LS_000001cac253f8d0_1_4;
L_000001cac25402d0 .concat [ 16 32 0 0], L_000001cac253f790, L_000001cac253f8d0;
L_000001cac253fa10 .arith/sum 48, L_000001cac25405f0, L_000001cac25402d0;
L_000001cac2540f50 .functor MUXZ 48, L_000001cac253fa10, L_000001cac2540410, L_000001cac24f7230, C4<>;
L_000001cac25407d0 .functor MUXZ 48, L_000001cac2540f50, L_000001cac2540730, L_000001cac24f75b0, C4<>;
L_000001cac25413b0 .part L_000001cac25407d0, 0, 32;
L_000001cac2540ff0 .functor MUXZ 32, L_000001cac25414f0, L_000001cac25413b0, v000001cac24b9a70_0, C4<>;
L_000001cac2541450 .functor MUXZ 32, L_000001cac24f7150, L_000001cac24f7cc8, L_000001cac24f6eb0, C4<>;
L_000001cac25409b0 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7da0;
L_000001cac2540af0 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7de8;
L_000001cac2540b90 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7e30;
L_000001cac253fbf0 .concat [ 16 16 0 0], L_000001cac253f790, L_000001cac24f7e78;
L_000001cac2540cd0 .part L_000001cac253f790, 15, 1;
LS_000001cac2540d70_0_0 .concat [ 1 1 1 1], L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0;
LS_000001cac2540d70_0_4 .concat [ 1 1 1 1], L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0;
LS_000001cac2540d70_0_8 .concat [ 1 1 1 1], L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0;
LS_000001cac2540d70_0_12 .concat [ 1 1 1 1], L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0, L_000001cac2540cd0;
L_000001cac2540d70 .concat [ 4 4 4 4], LS_000001cac2540d70_0_0, LS_000001cac2540d70_0_4, LS_000001cac2540d70_0_8, LS_000001cac2540d70_0_12;
L_000001cac253fe70 .concat [ 16 16 0 0], L_000001cac253f790, L_000001cac2540d70;
L_000001cac253ffb0 .functor MUXZ 32, L_000001cac253fe70, L_000001cac253fbf0, L_000001cac24f6740, C4<>;
L_000001cac2540e10 .concat [ 6 26 0 0], L_000001cac24f48a0, L_000001cac24f7ec0;
L_000001cac2540190 .cmp/eq 32, L_000001cac2540e10, L_000001cac24f7f08;
L_000001cac2540230 .cmp/eq 6, L_000001cac25404b0, L_000001cac24f7f50;
L_000001cac2556940 .cmp/eq 6, L_000001cac25404b0, L_000001cac24f7f98;
L_000001cac2555a40 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f7fe0;
L_000001cac2555b80 .functor MUXZ 32, L_000001cac253ffb0, L_000001cac24f8028, L_000001cac2555a40, C4<>;
L_000001cac2556620 .functor MUXZ 32, L_000001cac2555b80, L_000001cac2541130, L_000001cac24f72a0, C4<>;
L_000001cac2556760 .concat [ 6 26 0 0], L_000001cac24f48a0, L_000001cac24f8070;
L_000001cac2555f40 .cmp/eq 32, L_000001cac2556760, L_000001cac24f80b8;
L_000001cac25569e0 .cmp/eq 6, L_000001cac25404b0, L_000001cac24f8100;
L_000001cac2556c60 .cmp/eq 6, L_000001cac25404b0, L_000001cac24f8148;
L_000001cac2555720 .cmp/eq 6, L_000001cac24f48a0, L_000001cac24f8190;
L_000001cac2556800 .functor MUXZ 32, L_000001cac24f69e0, v000001cac24ba0b0_0, L_000001cac2555720, C4<>;
L_000001cac2555860 .functor MUXZ 32, L_000001cac2556800, L_000001cac24f6f90, L_000001cac24f6c10, C4<>;
S_000001cac247fef0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cac2473ff0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cac24f6ac0 .functor NOT 1, v000001cac2487c00_0, C4<0>, C4<0>, C4<0>;
v000001cac2487480_0 .net *"_ivl_0", 0 0, L_000001cac24f6ac0;  1 drivers
v000001cac2487660_0 .net "in1", 31 0, L_000001cac24f6f90;  alias, 1 drivers
v000001cac24882e0_0 .net "in2", 31 0, L_000001cac2556620;  alias, 1 drivers
v000001cac2487b60_0 .net "out", 31 0, L_000001cac2556da0;  alias, 1 drivers
v000001cac2488420_0 .net "s", 0 0, v000001cac2487c00_0;  alias, 1 drivers
L_000001cac2556da0 .functor MUXZ 32, L_000001cac2556620, L_000001cac24f6f90, L_000001cac24f6ac0, C4<>;
S_000001cac2494b90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cac24b8100 .param/l "RType" 0 4 2, C4<000000>;
P_000001cac24b8138 .param/l "add" 0 4 5, C4<100000>;
P_000001cac24b8170 .param/l "addi" 0 4 8, C4<001000>;
P_000001cac24b81a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cac24b81e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cac24b8218 .param/l "andi" 0 4 8, C4<001100>;
P_000001cac24b8250 .param/l "beq" 0 4 10, C4<000100>;
P_000001cac24b8288 .param/l "bne" 0 4 10, C4<000101>;
P_000001cac24b82c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cac24b82f8 .param/l "j" 0 4 12, C4<000010>;
P_000001cac24b8330 .param/l "jal" 0 4 12, C4<000011>;
P_000001cac24b8368 .param/l "jr" 0 4 6, C4<001000>;
P_000001cac24b83a0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cac24b83d8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cac24b8410 .param/l "or_" 0 4 5, C4<100101>;
P_000001cac24b8448 .param/l "ori" 0 4 8, C4<001101>;
P_000001cac24b8480 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cac24b84b8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cac24b84f0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cac24b8528 .param/l "slti" 0 4 8, C4<101010>;
P_000001cac24b8560 .param/l "srl" 0 4 6, C4<000010>;
P_000001cac24b8598 .param/l "sub" 0 4 5, C4<100010>;
P_000001cac24b85d0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cac24b8608 .param/l "sw" 0 4 8, C4<101011>;
P_000001cac24b8640 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cac24b8678 .param/l "xori" 0 4 8, C4<001110>;
v000001cac2487700_0 .var "ALUOp", 3 0;
v000001cac2487c00_0 .var "ALUSrc", 0 0;
v000001cac2487ca0_0 .var "MemReadEn", 0 0;
v000001cac2486e40_0 .var "MemWriteEn", 0 0;
v000001cac2487fc0_0 .var "MemtoReg", 0 0;
v000001cac24877a0_0 .var "RegDst", 0 0;
v000001cac2487f20_0 .var "RegWriteEn", 0 0;
v000001cac2487e80_0 .net "funct", 5 0, L_000001cac25404b0;  alias, 1 drivers
v000001cac2486ee0_0 .var "hlt", 0 0;
v000001cac2487a20_0 .net "opcode", 5 0, L_000001cac24f48a0;  alias, 1 drivers
v000001cac2487020_0 .net "rst", 0 0, v000001cac24f5fc0_0;  alias, 1 drivers
E_000001cac2473eb0 .event anyedge, v000001cac2487020_0, v000001cac2487a20_0, v000001cac2487e80_0;
S_000001cac2424550 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cac24744b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cac24f7150 .functor BUFZ 32, L_000001cac25400f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cac2487d40_0 .net "Data_Out", 31 0, L_000001cac24f7150;  alias, 1 drivers
v000001cac24870c0 .array "InstMem", 2047 0, 31 0;
v000001cac2487840_0 .net *"_ivl_0", 31 0, L_000001cac25400f0;  1 drivers
v000001cac2487de0_0 .net *"_ivl_3", 10 0, L_000001cac253ff10;  1 drivers
v000001cac2487200_0 .net *"_ivl_4", 12 0, L_000001cac2540910;  1 drivers
L_000001cac24f7c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cac2488060_0 .net *"_ivl_7", 1 0, L_000001cac24f7c80;  1 drivers
v000001cac2488100_0 .net "addr", 31 0, v000001cac24ba0b0_0;  alias, 1 drivers
v000001cac24872a0_0 .var/i "i", 31 0;
L_000001cac25400f0 .array/port v000001cac24870c0, L_000001cac2540910;
L_000001cac253ff10 .part v000001cac24ba0b0_0, 0, 11;
L_000001cac2540910 .concat [ 11 2 0 0], L_000001cac253ff10, L_000001cac24f7c80;
S_000001cac24246e0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cac24f69e0 .functor BUFZ 32, L_000001cac2540c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cac24f6f90 .functor BUFZ 32, L_000001cac253fc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cac2487340_0 .net *"_ivl_0", 31 0, L_000001cac2540c30;  1 drivers
v000001cac2488380_0 .net *"_ivl_10", 6 0, L_000001cac253fab0;  1 drivers
L_000001cac24f7d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cac2466030_0 .net *"_ivl_13", 1 0, L_000001cac24f7d58;  1 drivers
v000001cac24660d0_0 .net *"_ivl_2", 6 0, L_000001cac2540050;  1 drivers
L_000001cac24f7d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cac24b9570_0 .net *"_ivl_5", 1 0, L_000001cac24f7d10;  1 drivers
v000001cac24ba470_0 .net *"_ivl_8", 31 0, L_000001cac253fc90;  1 drivers
v000001cac24b9250_0 .net "clk", 0 0, L_000001cac24f7460;  alias, 1 drivers
v000001cac24b9f70_0 .var/i "i", 31 0;
v000001cac24b9390_0 .net "readData1", 31 0, L_000001cac24f69e0;  alias, 1 drivers
v000001cac24b9610_0 .net "readData2", 31 0, L_000001cac24f6f90;  alias, 1 drivers
v000001cac24b94d0_0 .net "readRegister1", 4 0, L_000001cac24f4940;  alias, 1 drivers
v000001cac24b9ed0_0 .net "readRegister2", 4 0, L_000001cac2540370;  alias, 1 drivers
v000001cac24b8710 .array "registers", 31 0, 31 0;
v000001cac24ba510_0 .net "rst", 0 0, v000001cac24f5fc0_0;  alias, 1 drivers
v000001cac24ba1f0_0 .net "we", 0 0, v000001cac2487f20_0;  alias, 1 drivers
v000001cac24b9930_0 .net "writeData", 31 0, L_000001cac2556080;  alias, 1 drivers
v000001cac24b9c50_0 .net "writeRegister", 4 0, L_000001cac2540a50;  alias, 1 drivers
E_000001cac2474530/0 .event negedge, v000001cac2487020_0;
E_000001cac2474530/1 .event posedge, v000001cac24b9250_0;
E_000001cac2474530 .event/or E_000001cac2474530/0, E_000001cac2474530/1;
L_000001cac2540c30 .array/port v000001cac24b8710, L_000001cac2540050;
L_000001cac2540050 .concat [ 5 2 0 0], L_000001cac24f4940, L_000001cac24f7d10;
L_000001cac253fc90 .array/port v000001cac24b8710, L_000001cac253fab0;
L_000001cac253fab0 .concat [ 5 2 0 0], L_000001cac2540370, L_000001cac24f7d58;
S_000001cac23d29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cac24246e0;
 .timescale 0 0;
v000001cac24884c0_0 .var/i "i", 31 0;
S_000001cac23d2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cac2475570 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cac24f6b30 .functor NOT 1, v000001cac24877a0_0, C4<0>, C4<0>, C4<0>;
v000001cac24ba5b0_0 .net *"_ivl_0", 0 0, L_000001cac24f6b30;  1 drivers
v000001cac24b96b0_0 .net "in1", 4 0, L_000001cac2540370;  alias, 1 drivers
v000001cac24b9b10_0 .net "in2", 4 0, L_000001cac24f64c0;  alias, 1 drivers
v000001cac24b8a30_0 .net "out", 4 0, L_000001cac2540a50;  alias, 1 drivers
v000001cac24ba290_0 .net "s", 0 0, v000001cac24877a0_0;  alias, 1 drivers
L_000001cac2540a50 .functor MUXZ 5, L_000001cac24f64c0, L_000001cac2540370, L_000001cac24f6b30, C4<>;
S_000001cac2422c00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cac2475bb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cac24f70e0 .functor NOT 1, v000001cac2487fc0_0, C4<0>, C4<0>, C4<0>;
v000001cac24b9750_0 .net *"_ivl_0", 0 0, L_000001cac24f70e0;  1 drivers
v000001cac24b9070_0 .net "in1", 31 0, v000001cac24b88f0_0;  alias, 1 drivers
v000001cac24b87b0_0 .net "in2", 31 0, v000001cac24ba010_0;  alias, 1 drivers
v000001cac24b8850_0 .net "out", 31 0, L_000001cac2556080;  alias, 1 drivers
v000001cac24ba150_0 .net "s", 0 0, v000001cac2487fc0_0;  alias, 1 drivers
L_000001cac2556080 .functor MUXZ 32, v000001cac24ba010_0, v000001cac24b88f0_0, L_000001cac24f70e0, C4<>;
S_000001cac2422d90 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cac240ddb0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cac240dde8 .param/l "AND" 0 9 12, C4<0010>;
P_000001cac240de20 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cac240de58 .param/l "OR" 0 9 12, C4<0011>;
P_000001cac240de90 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cac240dec8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cac240df00 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cac240df38 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cac240df70 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cac240dfa8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cac240dfe0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cac240e018 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cac24f81d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac24b9d90_0 .net/2u *"_ivl_0", 31 0, L_000001cac24f81d8;  1 drivers
v000001cac24b8b70_0 .net "opSel", 3 0, v000001cac2487700_0;  alias, 1 drivers
v000001cac24b9430_0 .net "operand1", 31 0, L_000001cac2555860;  alias, 1 drivers
v000001cac24b97f0_0 .net "operand2", 31 0, L_000001cac2556da0;  alias, 1 drivers
v000001cac24b88f0_0 .var "result", 31 0;
v000001cac24b8f30_0 .net "zero", 0 0, L_000001cac25575c0;  alias, 1 drivers
E_000001cac2475ab0 .event anyedge, v000001cac2487700_0, v000001cac24b9430_0, v000001cac2487b60_0;
L_000001cac25575c0 .cmp/eq 32, v000001cac24b88f0_0, L_000001cac24f81d8;
S_000001cac240e060 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cac24f0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001cac24f00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001cac24f0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001cac24f0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001cac24f0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001cac24f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cac24f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cac24f0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001cac24f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cac24f0288 .param/l "j" 0 4 12, C4<000010>;
P_000001cac24f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cac24f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cac24f0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001cac24f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cac24f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cac24f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cac24f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cac24f0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001cac24f0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001cac24f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cac24f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cac24f0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001cac24f0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001cac24f0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001cac24f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cac24f0608 .param/l "xori" 0 4 8, C4<001110>;
v000001cac24b9a70_0 .var "PCsrc", 0 0;
v000001cac24b9cf0_0 .net "funct", 5 0, L_000001cac25404b0;  alias, 1 drivers
v000001cac24b9e30_0 .net "opcode", 5 0, L_000001cac24f48a0;  alias, 1 drivers
v000001cac24b8df0_0 .net "operand1", 31 0, L_000001cac24f69e0;  alias, 1 drivers
v000001cac24b9890_0 .net "operand2", 31 0, L_000001cac2556da0;  alias, 1 drivers
v000001cac24ba3d0_0 .net "rst", 0 0, v000001cac24f5fc0_0;  alias, 1 drivers
E_000001cac2475d30/0 .event anyedge, v000001cac2487020_0, v000001cac2487a20_0, v000001cac24b9390_0, v000001cac2487b60_0;
E_000001cac2475d30/1 .event anyedge, v000001cac2487e80_0;
E_000001cac2475d30 .event/or E_000001cac2475d30/0, E_000001cac2475d30/1;
S_000001cac2455a50 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cac24b8ad0 .array "DataMem", 2047 0, 31 0;
v000001cac24b99d0_0 .net "address", 31 0, v000001cac24b88f0_0;  alias, 1 drivers
v000001cac24b9bb0_0 .net "clock", 0 0, L_000001cac24f6ba0;  1 drivers
v000001cac24b8cb0_0 .net "data", 31 0, L_000001cac24f6f90;  alias, 1 drivers
v000001cac24b9110_0 .var/i "i", 31 0;
v000001cac24ba010_0 .var "q", 31 0;
v000001cac24b8d50_0 .net "rden", 0 0, v000001cac2487ca0_0;  alias, 1 drivers
v000001cac24b8e90_0 .net "wren", 0 0, v000001cac2486e40_0;  alias, 1 drivers
E_000001cac2476970 .event posedge, v000001cac24b9bb0_0;
S_000001cac2455be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cac247fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cac2475fb0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cac24b8990_0 .net "PCin", 31 0, L_000001cac2540ff0;  alias, 1 drivers
v000001cac24ba0b0_0 .var "PCout", 31 0;
v000001cac24ba330_0 .net "clk", 0 0, L_000001cac24f7460;  alias, 1 drivers
v000001cac24b8fd0_0 .net "rst", 0 0, v000001cac24f5fc0_0;  alias, 1 drivers
    .scope S_000001cac240e060;
T_0 ;
    %wait E_000001cac2475d30;
    %load/vec4 v000001cac24ba3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cac24b9a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cac24b9e30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cac24b8df0_0;
    %load/vec4 v000001cac24b9890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cac24b9e30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cac24b8df0_0;
    %load/vec4 v000001cac24b9890_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cac24b9e30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cac24b9e30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cac24b9e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cac24b9cf0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cac24b9a70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cac2455be0;
T_1 ;
    %wait E_000001cac2474530;
    %load/vec4 v000001cac24b8fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cac24ba0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cac24b8990_0;
    %assign/vec4 v000001cac24ba0b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cac2424550;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac24872a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cac24872a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cac24872a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %load/vec4 v000001cac24872a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac24872a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24870c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cac2494b90;
T_3 ;
    %wait E_000001cac2473eb0;
    %load/vec4 v000001cac2487020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cac2486ee0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cac2486e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cac2487fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cac2487ca0_0, 0;
    %assign/vec4 v000001cac24877a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cac2486ee0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cac2487700_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cac2487c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cac2487f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cac2486e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cac2487fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cac2487ca0_0, 0, 1;
    %store/vec4 v000001cac24877a0_0, 0, 1;
    %load/vec4 v000001cac2487a20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2486ee0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac24877a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %load/vec4 v000001cac2487e80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac24877a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cac24877a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487fc0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2486e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cac2487c00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cac2487700_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cac24246e0;
T_4 ;
    %wait E_000001cac2474530;
    %fork t_1, S_000001cac23d29c0;
    %jmp t_0;
    .scope S_000001cac23d29c0;
t_1 ;
    %load/vec4 v000001cac24ba510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac24884c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cac24884c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cac24884c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8710, 0, 4;
    %load/vec4 v000001cac24884c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac24884c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cac24ba1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cac24b9930_0;
    %load/vec4 v000001cac24b9c50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8710, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cac24246e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cac24246e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac24b9f70_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cac24b9f70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cac24b9f70_0;
    %ix/getv/s 4, v000001cac24b9f70_0;
    %load/vec4a v000001cac24b8710, 4;
    %ix/getv/s 4, v000001cac24b9f70_0;
    %load/vec4a v000001cac24b8710, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cac24b9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac24b9f70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cac2422d90;
T_6 ;
    %wait E_000001cac2475ab0;
    %load/vec4 v000001cac24b8b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %add;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %sub;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %and;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %or;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %xor;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %or;
    %inv;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cac24b9430_0;
    %load/vec4 v000001cac24b97f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cac24b97f0_0;
    %load/vec4 v000001cac24b9430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cac24b9430_0;
    %ix/getv 4, v000001cac24b97f0_0;
    %shiftl 4;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cac24b9430_0;
    %ix/getv 4, v000001cac24b97f0_0;
    %shiftr 4;
    %assign/vec4 v000001cac24b88f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cac2455a50;
T_7 ;
    %wait E_000001cac2476970;
    %load/vec4 v000001cac24b8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cac24b99d0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001cac24b8ad0, 4;
    %assign/vec4 v000001cac24ba010_0, 0;
T_7.0 ;
    %load/vec4 v000001cac24b8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cac24b8cb0_0;
    %ix/getv 3, v000001cac24b99d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cac2455a50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac24b9110_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cac24b9110_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cac24b9110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %load/vec4 v000001cac24b9110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac24b9110_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cac24b8ad0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001cac2455a50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac24b9110_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cac24b9110_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cac24b9110_0;
    %load/vec4a v000001cac24b8ad0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cac24b9110_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cac24b9110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac24b9110_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cac247fd60;
T_10 ;
    %wait E_000001cac2474530;
    %load/vec4 v000001cac24f4a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cac24f4bc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cac24f4bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cac24f4bc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cac247fa40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac24f55c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac24f5fc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cac247fa40;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cac24f55c0_0;
    %inv;
    %assign/vec4 v000001cac24f55c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cac247fa40;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./ScalarMultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac24f5fc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac24f5fc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001cac24f5200_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
