
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     lcd01_lcd1.ngd -o lcd01_lcd1_map.ncd -pr lcd01_lcd1.prf -mp lcd01_lcd1.mrp
     -lpf C:/Users/elite/OneDrive/Escritorio/lcd01/lcd1/lcd01_lcd1_synplify.lpf
     -lpf C:/Users/elite/OneDrive/Escritorio/lcd01/lcd01.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/02/19  11:17:26

Design Summary
--------------

   Number of registers:     65 out of  7209 (1%)
      PFU registers:           63 out of  6864 (1%)
      PIO registers:            2 out of   345 (1%)
   Number of SLICEs:        78 out of  3432 (2%)
      SLICEs as Logic/ROM:     78 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         15 out of  3432 (0%)
   Number of LUT4s:        149 out of  6864 (2%)
      Number used as logic LUTs:        119
      Number used as distributed RAM:     0
      Number used as ripple logic:       30
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 115 (39%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net L00.sclk_0_0: 41 loads, 41 rising, 0 falling (Driver: L00/OS00/OSCInst0
     )
   Number of Clock Enables:  6
     Net oscout_RNINLFK2: 15 loads, 13 LSLICEs

                                    Page 1




Design:  toplcd00                                      Date:  05/02/19  11:17:26

Design Summary (cont)
---------------------
     Net N_133: 5 loads, 5 LSLICEs
     Net ENc_cnv: 2 loads, 2 LSLICEs
     Net pcontdata.un3_auxlto5_RNI33CI3: 1 loads, 1 LSLICEs
     Net L02/outFlagc_RNO_0: 1 loads, 1 LSLICEs
     Net L02/RSc_0_sqmuxa_0_o4_RNIJDJK3: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net L04/N_9 merged into GSR:  9
   Number of LSRs:  4
     Net G_19: 10 loads, 9 LSLICEs
     Net RSm_80: 6 loads, 5 LSLICEs
     Net L02/comandoc_1_RNO[7]: 1 loads, 1 LSLICEs
     Net L00/OS01/N_6_i: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outFlagc0_c: 30 loads
     Net oscout_RNINLFK2: 23 loads
     Net reset0_c: 22 loads
     Net outcontcd0_c[3]: 20 loads
     Net outcontcd0_c[1]: 19 loads
     Net outcontcd0_c[2]: 17 loads
     Net outcontcd0_c[4]: 16 loads
     Net outcc0_c[1]: 13 loads
     Net outcontcd0_c[5]: 13 loads
     Net sENd: 13 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'L04/N_9' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagdata0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[2]       | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  toplcd00                                      Date:  05/02/19  11:17:26

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outcontcd0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontcd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcd0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagc0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| EN0                 | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RS0                 | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RW0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[1]       | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  toplcd00                                      Date:  05/02/19  11:17:26

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outworlcd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block L00/GND undriven or does not drive anything - clipped.
Block L00/VCC undriven or does not drive anything - clipped.
Block L00/OS00/VCC undriven or does not drive anything - clipped.
Block L00/OS01/VCC undriven or does not drive anything - clipped.
Block L01/GND undriven or does not drive anything - clipped.
Block L01/VCC undriven or does not drive anything - clipped.
Block L02/GND undriven or does not drive anything - clipped.
Block L02/VCC undriven or does not drive anything - clipped.
Block L03/VCC undriven or does not drive anything - clipped.
Block L04/VCC undriven or does not drive anything - clipped.
Block L04/GND undriven or does not drive anything - clipped.
Block L05/GND undriven or does not drive anything - clipped.
Block L05/VCC undriven or does not drive anything - clipped.
Signal L00/OS00/GND undriven or does not drive anything - clipped.
Signal L00/OS01/GND undriven or does not drive anything - clipped.
Signal L03/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal L00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal L00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal L00/OS01/N_1 undriven or does not drive anything - clipped.
Signal L00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal L03/un1_outcontcd_s_5_0_S1 undriven or does not drive anything - clipped.
     
Signal L03/un1_outcontcd_s_5_0_COUT undriven or does not drive anything -
     clipped.
Signal L03/un1_outcontcd_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal L03/N_1 undriven or does not drive anything - clipped.
Block L00/OS00/GND was optimized away.
Block L00/OS01/GND was optimized away.
Block L03/GND was optimized away.





                                    Page 4




Design:  toplcd00                                      Date:  05/02/19  11:17:26

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                L00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     L00.sclk_0_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: L00/OS00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'L04/N_9' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'L04/N_9'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        
















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
