Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:14:36 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/utkar/Documents/ISE/Vivado/chacha1/Reports/timing_report_256.txt -append
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

addr[0]
addr[1]
addr[2]
addr[3]
addr[4]
addr[5]
addr[6]
addr[7]
cs
reset_n
we
write_data[0]
write_data[10]
write_data[11]
write_data[12]
write_data[13]
write_data[14]
write_data[15]
write_data[16]
write_data[17]
write_data[18]
write_data[19]
write_data[1]
write_data[20]
write_data[21]
write_data[22]
write_data[23]
write_data[24]
write_data[25]
write_data[26]
write_data[27]
write_data[28]
write_data[29]
write_data[2]
write_data[30]
write_data[31]
write_data[3]
write_data[4]
write_data[5]
write_data[6]
write_data[7]
write_data[8]
write_data[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

read_data[0]
read_data[10]
read_data[11]
read_data[12]
read_data[13]
read_data[14]
read_data[15]
read_data[16]
read_data[17]
read_data[18]
read_data[19]
read_data[1]
read_data[20]
read_data[21]
read_data[22]
read_data[23]
read_data[24]
read_data[25]
read_data[26]
read_data[27]
read_data[28]
read_data[29]
read_data[2]
read_data[30]
read_data[31]
read_data[3]
read_data[4]
read_data[5]
read_data[6]
read_data[7]
read_data[8]
read_data[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.944        0.000                      0                 2176        0.132        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.944        0.000                      0                 2176        0.132        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.003ns  (logic 7.618ns (54.401%)  route 6.385ns (45.599%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.382     6.865    core/qr3/state_reg_reg[9][0]
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry_i_7__2/I2
    SLICE_X93Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.989 r  core/qr3/a_prim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.989    core/qr3/a_prim1_carry_i_7__2_n_0
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry/S[1]
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.539 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    core/qr3/a_prim1_carry_n_0
    SLICE_X93Y13                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    core/qr3/a_prim1_carry__0_n_0
    SLICE_X93Y14                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    core/qr3/a_prim1_carry__1_n_0
    SLICE_X93Y15                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    core/qr3/a_prim1_carry__2_n_0
    SLICE_X93Y16                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    core/qr3/a_prim1_carry__3_n_0
    SLICE_X93Y17                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.109    core/qr3/a_prim1_carry__4_n_0
    SLICE_X93Y18                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.443 r  core/qr3/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.820     9.263    core/qr3/p_1_in[25]
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1_i_7__2/I5
    SLICE_X88Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.566 r  core/qr3/a_prim2_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     9.566    core/qr3/a_prim2_carry__1_i_7__2_n_0
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1/S[1]
    SLICE_X88Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.116 r  core/qr3/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.116    core/qr3/a_prim2_carry__1_n_0
    SLICE_X88Y15                                                      r  core/qr3/a_prim2_carry__2/CI
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.230    core/qr3/a_prim2_carry__2_n_0
    SLICE_X88Y16                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.344    core/qr3/a_prim2_carry__3_n_0
    SLICE_X88Y17                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.458    core/qr3/a_prim2_carry__4_n_0
    SLICE_X88Y18                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.792 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.935    11.728    core/qr3/c0[25]
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X90Y10         LUT6 (Prop_lut6_I5_O)        0.303    12.031 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.031    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.564 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    core/qr3/a_prim0_carry__0_n_0
    SLICE_X90Y11                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X90Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.681 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.681    core/qr3/a_prim0_carry__1_n_0
    SLICE_X90Y12                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.798 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.798    core/qr3/a_prim0_carry__2_n_0
    SLICE_X90Y13                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.915 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/qr3/a_prim0_carry__3_n_0
    SLICE_X90Y14                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.032    core/qr3/a_prim0_carry__4_n_0
    SLICE_X90Y15                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.149 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.149    core/qr3/a_prim0_carry__5_n_0
    SLICE_X90Y16                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.472 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.834    14.306    core/qr3/qr3_a_prim[29]
    SLICE_X89Y21                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y21         LUT6 (Prop_lut6_I0_O)        0.306    14.612 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.781    15.393    core/qr3/qr3_d_prim[5]
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X89Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.517 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.517    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X89Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.067 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.067    core/qr3/b_prim1_carry__0_n_0
    SLICE_X89Y14                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X89Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.181 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.181    core/qr3/b_prim1_carry__1_n_0
    SLICE_X89Y15                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.295 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.295    core/qr3/b_prim1_carry__2_n_0
    SLICE_X89Y16                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.409 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.409    core/qr3/b_prim1_carry__3_n_0
    SLICE_X89Y17                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.523 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.523    core/qr3/b_prim1_carry__4_n_0
    SLICE_X89Y18                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.637 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.637    core/qr3/b_prim1_carry__5_n_0
    SLICE_X89Y19                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.971 r  core/qr3/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.863    17.833    core/qr3/qr3_c_prim[29]
    SLICE_X95Y19                                                      r  core/qr3/state_reg[7][4]_i_3/I0
    SLICE_X95Y19         LUT6 (Prop_lut6_I0_O)        0.303    18.136 r  core/qr3/state_reg[7][4]_i_3/O
                         net (fo=2, routed)           0.770    18.906    core/qr3/qr3_b_prim[4]
    SLICE_X99Y13                                                      r  core/qr3/state_reg[4][4]_i_1/I0
    SLICE_X99Y13         LUT6 (Prop_lut6_I0_O)        0.124    19.030 r  core/qr3/state_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000    19.030    core/state_new[4]__0[4]
    SLICE_X99Y13         FDRE                                         r  core/state_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X99Y13         FDRE                                         r  core/state_reg_reg[4][4]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X99Y13         FDRE (Setup_fdre_C_D)        0.031    19.974    core/state_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 core/state_reg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.966ns  (logic 7.615ns (54.525%)  route 6.351ns (45.475%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.799     5.043    core/clk_IBUF_BUFG
    SLICE_X95Y11         FDRE                                         r  core/state_reg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.456     5.499 r  core/state_reg_reg[4][1]/Q
                         net (fo=7, routed)           1.597     7.095    core/qr0/state_reg_reg[5][18][1]
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry_i_7/I3
    SLICE_X80Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.219 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.219    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry/S[1]
    SLICE_X80Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.769    core/qr0/a_prim1_carry_n_0
    SLICE_X80Y14                                                      r  core/qr0/a_prim1_carry__0/CI
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.883    core/qr0/a_prim1_carry__0_n_0
    SLICE_X80Y15                                                      r  core/qr0/a_prim1_carry__1/CI
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    core/qr0/a_prim1_carry__1_n_0
    SLICE_X80Y16                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    core/qr0/a_prim1_carry__2_n_0
    SLICE_X80Y17                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.225    core/qr0/a_prim1_carry__3_n_0
    SLICE_X80Y18                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.339 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.339    core/qr0/a_prim1_carry__4_n_0
    SLICE_X80Y19                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.673 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.737     9.411    core/qr0/p_1_in[25]
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X82Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.714 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.714    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X82Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.247 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.247    core/qr0/a_prim2_carry__1_n_0
    SLICE_X82Y15                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.364    core/qr0/a_prim2_carry__2_n_0
    SLICE_X82Y16                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.481    core/qr0/a_prim2_carry__3_n_0
    SLICE_X82Y17                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.598    core/qr0/a_prim2_carry__4_n_0
    SLICE_X82Y18                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  core/qr0/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.715    core/qr0/a_prim2_carry__5_n_0
    SLICE_X82Y19                                                      r  core/qr0/a_prim2_carry__6/CI
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.038 r  core/qr0/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.800    11.837    core/qr0/c0[29]
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1_i_3/I5
    SLICE_X81Y14         LUT6 (Prop_lut6_I5_O)        0.306    12.143 r  core/qr0/a_prim0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.143    core/qr0/a_prim0_carry__1_i_3_n_0
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1/S[1]
    SLICE_X81Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.693 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.693    core/qr0/a_prim0_carry__1_n_0
    SLICE_X81Y15                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.807    core/qr0/a_prim0_carry__2_n_0
    SLICE_X81Y16                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.921    core/qr0/a_prim0_carry__3_n_0
    SLICE_X81Y17                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.035    core/qr0/a_prim0_carry__4_n_0
    SLICE_X81Y18                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.369 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.661    14.030    core/qr0/qr0_a_prim[25]
    SLICE_X77Y15                                                      r  core/qr0/state_reg[15][1]_i_2/I0
    SLICE_X77Y15         LUT6 (Prop_lut6_I0_O)        0.303    14.333 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.720    15.053    core/qr0/qr0_d_prim[1]
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry_i_3/I1
    SLICE_X78Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.177 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.177    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry/S[1]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.727 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.727    core/qr0/b_prim1_carry_n_0
    SLICE_X78Y13                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X78Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.841    core/qr0/b_prim1_carry__0_n_0
    SLICE_X78Y14                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.955    core/qr0/b_prim1_carry__1_n_0
    SLICE_X78Y15                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.069 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.069    core/qr0/b_prim1_carry__2_n_0
    SLICE_X78Y16                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.183 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.183    core/qr0/b_prim1_carry__3_n_0
    SLICE_X78Y17                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.297 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.297    core/qr0/b_prim1_carry__4_n_0
    SLICE_X78Y18                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.411    core/qr0/b_prim1_carry__5_n_0
    SLICE_X78Y19                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.745 r  core/qr0/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           1.195    17.940    core/qr0/qr0_c_prim[29]
    SLICE_X101Y19                                                     r  core/qr0/state_reg[5][4]_i_2/I0
    SLICE_X101Y19        LUT6 (Prop_lut6_I0_O)        0.303    18.243 r  core/qr0/state_reg[5][4]_i_2/O
                         net (fo=2, routed)           0.642    18.885    core/qr0/qr0_b_prim[4]
    SLICE_X99Y13                                                      r  core/qr0/state_reg[5][4]_i_1/I0
    SLICE_X99Y13         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  core/qr0/state_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    19.009    core/state_new[5]__0[4]
    SLICE_X99Y13         FDRE                                         r  core/state_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X99Y13         FDRE                                         r  core/state_reg_reg[5][4]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X99Y13         FDRE (Setup_fdre_C_D)        0.029    19.972    core/state_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 core/state_reg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 7.597ns (54.301%)  route 6.394ns (45.699%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.799     5.043    core/clk_IBUF_BUFG
    SLICE_X95Y11         FDRE                                         r  core/state_reg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.456     5.499 r  core/state_reg_reg[4][1]/Q
                         net (fo=7, routed)           1.597     7.095    core/qr0/state_reg_reg[5][18][1]
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry_i_7/I3
    SLICE_X80Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.219 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.219    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry/S[1]
    SLICE_X80Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.769    core/qr0/a_prim1_carry_n_0
    SLICE_X80Y14                                                      r  core/qr0/a_prim1_carry__0/CI
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.883    core/qr0/a_prim1_carry__0_n_0
    SLICE_X80Y15                                                      r  core/qr0/a_prim1_carry__1/CI
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    core/qr0/a_prim1_carry__1_n_0
    SLICE_X80Y16                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    core/qr0/a_prim1_carry__2_n_0
    SLICE_X80Y17                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.225    core/qr0/a_prim1_carry__3_n_0
    SLICE_X80Y18                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.339 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.339    core/qr0/a_prim1_carry__4_n_0
    SLICE_X80Y19                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.673 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.737     9.411    core/qr0/p_1_in[25]
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X82Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.714 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.714    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X82Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.247 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.247    core/qr0/a_prim2_carry__1_n_0
    SLICE_X82Y15                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.364    core/qr0/a_prim2_carry__2_n_0
    SLICE_X82Y16                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.481    core/qr0/a_prim2_carry__3_n_0
    SLICE_X82Y17                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.598    core/qr0/a_prim2_carry__4_n_0
    SLICE_X82Y18                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  core/qr0/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.715    core/qr0/a_prim2_carry__5_n_0
    SLICE_X82Y19                                                      r  core/qr0/a_prim2_carry__6/CI
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.038 r  core/qr0/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.800    11.837    core/qr0/c0[29]
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1_i_3/I5
    SLICE_X81Y14         LUT6 (Prop_lut6_I5_O)        0.306    12.143 r  core/qr0/a_prim0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.143    core/qr0/a_prim0_carry__1_i_3_n_0
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1/S[1]
    SLICE_X81Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.693 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.693    core/qr0/a_prim0_carry__1_n_0
    SLICE_X81Y15                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.807    core/qr0/a_prim0_carry__2_n_0
    SLICE_X81Y16                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.921    core/qr0/a_prim0_carry__3_n_0
    SLICE_X81Y17                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.035    core/qr0/a_prim0_carry__4_n_0
    SLICE_X81Y18                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.369 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.661    14.030    core/qr0/qr0_a_prim[25]
    SLICE_X77Y15                                                      r  core/qr0/state_reg[15][1]_i_2/I0
    SLICE_X77Y15         LUT6 (Prop_lut6_I0_O)        0.303    14.333 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.720    15.053    core/qr0/qr0_d_prim[1]
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry_i_3/I1
    SLICE_X78Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.177 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.177    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry/S[1]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.727 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.727    core/qr0/b_prim1_carry_n_0
    SLICE_X78Y13                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X78Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.841    core/qr0/b_prim1_carry__0_n_0
    SLICE_X78Y14                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.955    core/qr0/b_prim1_carry__1_n_0
    SLICE_X78Y15                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.069 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.069    core/qr0/b_prim1_carry__2_n_0
    SLICE_X78Y16                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.183 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.183    core/qr0/b_prim1_carry__3_n_0
    SLICE_X78Y17                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.297 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.297    core/qr0/b_prim1_carry__4_n_0
    SLICE_X78Y18                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.411    core/qr0/b_prim1_carry__5_n_0
    SLICE_X78Y19                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.724 r  core/qr0/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.924    17.648    core/qr0/qr0_c_prim[31]
    SLICE_X95Y19                                                      r  core/qr0/state_reg[5][6]_i_2/I0
    SLICE_X95Y19         LUT6 (Prop_lut6_I0_O)        0.306    17.954 r  core/qr0/state_reg[5][6]_i_2/O
                         net (fo=2, routed)           0.956    18.909    core/qr0/qr0_b_prim[6]
    SLICE_X96Y13                                                      r  core/qr0/state_reg[5][6]_i_1/I0
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.124    19.033 r  core/qr0/state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    19.033    core/state_new[5]__0[6]
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[5][6]/C
                         clock pessimism              0.495    20.016    
                         clock uncertainty           -0.035    19.980    
    SLICE_X96Y13         FDRE (Setup_fdre_C_D)        0.077    20.057    core/state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -19.033    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 7.594ns (54.540%)  route 6.330ns (45.460%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.421     6.903    core/qr2/state_reg_reg[7][15]
    SLICE_X92Y11                                                      r  core/qr2/a_prim1_carry_i_8__1/I2
    SLICE_X92Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.027 r  core/qr2/a_prim1_carry_i_8__1/O
                         net (fo=1, routed)           0.000     7.027    core/qr2/a_prim1_carry_i_8__1_n_0
    SLICE_X92Y11                                                      r  core/qr2/a_prim1_carry/S[0]
    SLICE_X92Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  core/qr2/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.540    core/qr2/a_prim1_carry_n_0
    SLICE_X92Y12                                                      r  core/qr2/a_prim1_carry__0/CI
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.657    core/qr2/a_prim1_carry__0_n_0
    SLICE_X92Y13                                                      r  core/qr2/a_prim1_carry__1/CI
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.774    core/qr2/a_prim1_carry__1_n_0
    SLICE_X92Y14                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.891 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.891    core/qr2/a_prim1_carry__2_n_0
    SLICE_X92Y15                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  core/qr2/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.008    core/qr2/a_prim1_carry__3_n_0
    SLICE_X92Y16                                                      r  core/qr2/a_prim1_carry__4/CI
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.125 r  core/qr2/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.125    core/qr2/a_prim1_carry__4_n_0
    SLICE_X92Y17                                                      r  core/qr2/a_prim1_carry__5/CI
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.242 r  core/qr2/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.242    core/qr2/a_prim1_carry__5_n_0
    SLICE_X92Y18                                                      r  core/qr2/a_prim1_carry__6/CI
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.565 r  core/qr2/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.730     9.296    core/qr2/p_1_in[29]
    SLICE_X87Y20                                                      r  core/qr2/a_prim2_carry__2_i_7__1/I5
    SLICE_X87Y20         LUT6 (Prop_lut6_I5_O)        0.306     9.602 r  core/qr2/a_prim2_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.602    core/qr2/a_prim2_carry__2_i_7__1_n_0
    SLICE_X87Y20                                                      r  core/qr2/a_prim2_carry__2/S[1]
    SLICE_X87Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.152 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.152    core/qr2/a_prim2_carry__2_n_0
    SLICE_X87Y21                                                      r  core/qr2/a_prim2_carry__3/CI
    SLICE_X87Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.266    core/qr2/a_prim2_carry__3_n_0
    SLICE_X87Y22                                                      r  core/qr2/a_prim2_carry__4/CI
    SLICE_X87Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  core/qr2/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.380    core/qr2/a_prim2_carry__4_n_0
    SLICE_X87Y23                                                      r  core/qr2/a_prim2_carry__5/CI
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  core/qr2/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.494    core/qr2/a_prim2_carry__5_n_0
    SLICE_X87Y24                                                      r  core/qr2/a_prim2_carry__6/CI
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.828 r  core/qr2/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           1.020    11.847    core/qr2/c0[29]
    SLICE_X87Y10                                                      r  core/qr2/a_prim0_carry__1_i_3__1/I5
    SLICE_X87Y10         LUT6 (Prop_lut6_I5_O)        0.303    12.150 r  core/qr2/a_prim0_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.150    core/qr2/a_prim0_carry__1_i_3__1_n_0
    SLICE_X87Y10                                                      r  core/qr2/a_prim0_carry__1/S[1]
    SLICE_X87Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.700 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.700    core/qr2/a_prim0_carry__1_n_0
    SLICE_X87Y11                                                      r  core/qr2/a_prim0_carry__2/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.814 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.814    core/qr2/a_prim0_carry__2_n_0
    SLICE_X87Y12                                                      r  core/qr2/a_prim0_carry__3/CI
    SLICE_X87Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.928    core/qr2/a_prim0_carry__3_n_0
    SLICE_X87Y13                                                      r  core/qr2/a_prim0_carry__4/CI
    SLICE_X87Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.042 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.042    core/qr2/a_prim0_carry__4_n_0
    SLICE_X87Y14                                                      r  core/qr2/a_prim0_carry__5/CI
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.376 r  core/qr2/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.832    14.209    core/qr2/qr2_a_prim[25]
    SLICE_X88Y10                                                      r  core/qr2/state_reg[14][1]_i_3/I0
    SLICE_X88Y10         LUT6 (Prop_lut6_I0_O)        0.303    14.512 r  core/qr2/state_reg[14][1]_i_3/O
                         net (fo=3, routed)           0.597    15.109    core/qr2/qr2_d_prim[1]
    SLICE_X86Y12                                                      r  core/qr2/b_prim1_carry_i_3__1/I1
    SLICE_X86Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.233 r  core/qr2/b_prim1_carry_i_3__1/O
                         net (fo=1, routed)           0.000    15.233    core/qr2/b_prim1_carry_i_3__1_n_0
    SLICE_X86Y12                                                      r  core/qr2/b_prim1_carry/S[1]
    SLICE_X86Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.766 r  core/qr2/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.766    core/qr2/b_prim1_carry_n_0
    SLICE_X86Y13                                                      r  core/qr2/b_prim1_carry__0/CI
    SLICE_X86Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.883 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.883    core/qr2/b_prim1_carry__0_n_0
    SLICE_X86Y14                                                      r  core/qr2/b_prim1_carry__1/CI
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.000 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.000    core/qr2/b_prim1_carry__1_n_0
    SLICE_X86Y15                                                      r  core/qr2/b_prim1_carry__2/CI
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.117    core/qr2/b_prim1_carry__2_n_0
    SLICE_X86Y16                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.234    core/qr2/b_prim1_carry__3_n_0
    SLICE_X86Y17                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr2/b_prim1_carry__4_n_0
    SLICE_X86Y18                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.468 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.468    core/qr2/b_prim1_carry__5_n_0
    SLICE_X86Y19                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.791 r  core/qr2/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.736    17.527    core/qr2/qr2_c_prim[29]
    SLICE_X96Y19                                                      r  core/qr2/state_reg[7][4]_i_2/I0
    SLICE_X96Y19         LUT6 (Prop_lut6_I0_O)        0.306    17.833 r  core/qr2/state_reg[7][4]_i_2/O
                         net (fo=2, routed)           0.993    18.826    core/qr2/qr2_b_prim[4]
    SLICE_X96Y13                                                      r  core/qr2/state_reg[7][4]_i_1/I0
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.950 r  core/qr2/state_reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000    18.950    core/state_new[7]__0[4]
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[7][4]/C
                         clock pessimism              0.457    19.978    
                         clock uncertainty           -0.035    19.942    
    SLICE_X96Y13         FDRE (Setup_fdre_C_D)        0.079    20.021    core/state_reg_reg[7][4]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.843ns  (logic 7.443ns (53.769%)  route 6.400ns (46.231%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.656     7.139    core/qr1/state_reg_reg[6][15]
    SLICE_X85Y12                                                      r  core/qr1/a_prim1_carry_i_8__0/I2
    SLICE_X85Y12         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  core/qr1/a_prim1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.263    core/qr1/a_prim1_carry_i_8__0_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim1_carry/S[0]
    SLICE_X85Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.795 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.795    core/qr1/a_prim1_carry_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim1_carry__0/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.909    core/qr1/a_prim1_carry__0_n_0
    SLICE_X85Y14                                                      r  core/qr1/a_prim1_carry__1/CI
    SLICE_X85Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.023    core/qr1/a_prim1_carry__1_n_0
    SLICE_X85Y15                                                      r  core/qr1/a_prim1_carry__2/CI
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.137    core/qr1/a_prim1_carry__2_n_0
    SLICE_X85Y16                                                      r  core/qr1/a_prim1_carry__3/CI
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.251    core/qr1/a_prim1_carry__3_n_0
    SLICE_X85Y17                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  core/qr1/a_prim1_carry__4/O[1]
                         net (fo=4, routed)           0.530     9.115    core/qr1/p_1_in[21]
    SLICE_X84Y19                                                      r  core/qr1/a_prim2_carry__0_i_7__0/I5
    SLICE_X84Y19         LUT6 (Prop_lut6_I5_O)        0.303     9.418 r  core/qr1/a_prim2_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     9.418    core/qr1/a_prim2_carry__0_i_7__0_n_0
    SLICE_X84Y19                                                      r  core/qr1/a_prim2_carry__0/S[1]
    SLICE_X84Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  core/qr1/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.968    core/qr1/a_prim2_carry__0_n_0
    SLICE_X84Y20                                                      r  core/qr1/a_prim2_carry__1/CI
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.082 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.082    core/qr1/a_prim2_carry__1_n_0
    SLICE_X84Y21                                                      r  core/qr1/a_prim2_carry__2/CI
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.196 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.196    core/qr1/a_prim2_carry__2_n_0
    SLICE_X84Y22                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.310 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.310    core/qr1/a_prim2_carry__3_n_0
    SLICE_X84Y23                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.424 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.424    core/qr1/a_prim2_carry__4_n_0
    SLICE_X84Y24                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.009    10.547    core/qr1/a_prim2_carry__5_n_0
    SLICE_X84Y25                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.881 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.991    11.872    core/qr1/c0[29]
    SLICE_X83Y14                                                      r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X83Y14         LUT6 (Prop_lut6_I5_O)        0.303    12.175 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.175    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X83Y14                                                      r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X83Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.725 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.725    core/qr1/a_prim0_carry__1_n_0
    SLICE_X83Y15                                                      r  core/qr1/a_prim0_carry__2/CI
    SLICE_X83Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.839    core/qr1/a_prim0_carry__2_n_0
    SLICE_X83Y16                                                      r  core/qr1/a_prim0_carry__3/CI
    SLICE_X83Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.953    core/qr1/a_prim0_carry__3_n_0
    SLICE_X83Y17                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X83Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.067    core/qr1/a_prim0_carry__4_n_0
    SLICE_X83Y18                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X83Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.181    core/qr1/a_prim0_carry__5_n_0
    SLICE_X83Y19                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X83Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.494 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.685    14.179    core/qr1/qr1_a_prim[31]
    SLICE_X75Y15                                                      r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X75Y15         LUT6 (Prop_lut6_I0_O)        0.306    14.485 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.839    15.324    core/qr1/qr1_d_prim[7]
    SLICE_X84Y11                                                      r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X84Y11         LUT2 (Prop_lut2_I1_O)        0.124    15.448 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.448    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X84Y11                                                      r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X84Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.849 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.849    core/qr1/b_prim1_carry__0_n_0
    SLICE_X84Y12                                                      r  core/qr1/b_prim1_carry__1/CI
    SLICE_X84Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.963    core/qr1/b_prim1_carry__1_n_0
    SLICE_X84Y13                                                      r  core/qr1/b_prim1_carry__2/CI
    SLICE_X84Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.077    core/qr1/b_prim1_carry__2_n_0
    SLICE_X84Y14                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X84Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.191    core/qr1/b_prim1_carry__3_n_0
    SLICE_X84Y15                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X84Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.305    core/qr1/b_prim1_carry__4_n_0
    SLICE_X84Y16                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X84Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.419    core/qr1/b_prim1_carry__5_n_0
    SLICE_X84Y17                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X84Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.753 r  core/qr1/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.894    17.647    core/qr1/qr1_c_prim[29]
    SLICE_X94Y19                                                      r  core/qr1/state_reg[6][4]_i_2/I0
    SLICE_X94Y19         LUT6 (Prop_lut6_I0_O)        0.303    17.950 r  core/qr1/state_reg[6][4]_i_2/O
                         net (fo=2, routed)           0.795    18.745    core/qr1/qr1_b_prim[4]
    SLICE_X96Y13                                                      r  core/qr1/state_reg[6][4]_i_1/I0
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.869 r  core/qr1/state_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.000    18.869    core/state_new[6]__0[4]
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X96Y13         FDRE                                         r  core/state_reg_reg[6][4]/C
                         clock pessimism              0.457    19.978    
                         clock uncertainty           -0.035    19.942    
    SLICE_X96Y13         FDRE (Setup_fdre_C_D)        0.081    20.023    core/state_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         20.023    
                         arrival time                         -18.869    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 7.479ns (54.330%)  route 6.287ns (45.670%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 19.523 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.421     6.903    core/qr2/state_reg_reg[7][15]
    SLICE_X92Y11                                                      r  core/qr2/a_prim1_carry_i_8__1/I2
    SLICE_X92Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.027 r  core/qr2/a_prim1_carry_i_8__1/O
                         net (fo=1, routed)           0.000     7.027    core/qr2/a_prim1_carry_i_8__1_n_0
    SLICE_X92Y11                                                      r  core/qr2/a_prim1_carry/S[0]
    SLICE_X92Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  core/qr2/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.540    core/qr2/a_prim1_carry_n_0
    SLICE_X92Y12                                                      r  core/qr2/a_prim1_carry__0/CI
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.657    core/qr2/a_prim1_carry__0_n_0
    SLICE_X92Y13                                                      r  core/qr2/a_prim1_carry__1/CI
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.774    core/qr2/a_prim1_carry__1_n_0
    SLICE_X92Y14                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.891 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.891    core/qr2/a_prim1_carry__2_n_0
    SLICE_X92Y15                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.008 r  core/qr2/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.008    core/qr2/a_prim1_carry__3_n_0
    SLICE_X92Y16                                                      r  core/qr2/a_prim1_carry__4/CI
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.125 r  core/qr2/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.125    core/qr2/a_prim1_carry__4_n_0
    SLICE_X92Y17                                                      r  core/qr2/a_prim1_carry__5/CI
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.242 r  core/qr2/a_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.242    core/qr2/a_prim1_carry__5_n_0
    SLICE_X92Y18                                                      r  core/qr2/a_prim1_carry__6/CI
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.565 r  core/qr2/a_prim1_carry__6/O[1]
                         net (fo=4, routed)           0.730     9.296    core/qr2/p_1_in[29]
    SLICE_X87Y20                                                      r  core/qr2/a_prim2_carry__2_i_7__1/I5
    SLICE_X87Y20         LUT6 (Prop_lut6_I5_O)        0.306     9.602 r  core/qr2/a_prim2_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.602    core/qr2/a_prim2_carry__2_i_7__1_n_0
    SLICE_X87Y20                                                      r  core/qr2/a_prim2_carry__2/S[1]
    SLICE_X87Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.152 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.152    core/qr2/a_prim2_carry__2_n_0
    SLICE_X87Y21                                                      r  core/qr2/a_prim2_carry__3/CI
    SLICE_X87Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.266    core/qr2/a_prim2_carry__3_n_0
    SLICE_X87Y22                                                      r  core/qr2/a_prim2_carry__4/CI
    SLICE_X87Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  core/qr2/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.380    core/qr2/a_prim2_carry__4_n_0
    SLICE_X87Y23                                                      r  core/qr2/a_prim2_carry__5/CI
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  core/qr2/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.494    core/qr2/a_prim2_carry__5_n_0
    SLICE_X87Y24                                                      r  core/qr2/a_prim2_carry__6/CI
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.828 r  core/qr2/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           1.020    11.847    core/qr2/c0[29]
    SLICE_X87Y10                                                      r  core/qr2/a_prim0_carry__1_i_3__1/I5
    SLICE_X87Y10         LUT6 (Prop_lut6_I5_O)        0.303    12.150 r  core/qr2/a_prim0_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.150    core/qr2/a_prim0_carry__1_i_3__1_n_0
    SLICE_X87Y10                                                      r  core/qr2/a_prim0_carry__1/S[1]
    SLICE_X87Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.700 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.700    core/qr2/a_prim0_carry__1_n_0
    SLICE_X87Y11                                                      r  core/qr2/a_prim0_carry__2/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.814 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.814    core/qr2/a_prim0_carry__2_n_0
    SLICE_X87Y12                                                      r  core/qr2/a_prim0_carry__3/CI
    SLICE_X87Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.928    core/qr2/a_prim0_carry__3_n_0
    SLICE_X87Y13                                                      r  core/qr2/a_prim0_carry__4/CI
    SLICE_X87Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.042 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.042    core/qr2/a_prim0_carry__4_n_0
    SLICE_X87Y14                                                      r  core/qr2/a_prim0_carry__5/CI
    SLICE_X87Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.376 r  core/qr2/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.832    14.209    core/qr2/qr2_a_prim[25]
    SLICE_X88Y10                                                      r  core/qr2/state_reg[14][1]_i_3/I0
    SLICE_X88Y10         LUT6 (Prop_lut6_I0_O)        0.303    14.512 r  core/qr2/state_reg[14][1]_i_3/O
                         net (fo=3, routed)           0.597    15.109    core/qr2/qr2_d_prim[1]
    SLICE_X86Y12                                                      r  core/qr2/b_prim1_carry_i_3__1/I1
    SLICE_X86Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.233 r  core/qr2/b_prim1_carry_i_3__1/O
                         net (fo=1, routed)           0.000    15.233    core/qr2/b_prim1_carry_i_3__1_n_0
    SLICE_X86Y12                                                      r  core/qr2/b_prim1_carry/S[1]
    SLICE_X86Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.766 r  core/qr2/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.766    core/qr2/b_prim1_carry_n_0
    SLICE_X86Y13                                                      r  core/qr2/b_prim1_carry__0/CI
    SLICE_X86Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.883 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.883    core/qr2/b_prim1_carry__0_n_0
    SLICE_X86Y14                                                      r  core/qr2/b_prim1_carry__1/CI
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.000 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.000    core/qr2/b_prim1_carry__1_n_0
    SLICE_X86Y15                                                      r  core/qr2/b_prim1_carry__2/CI
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.117    core/qr2/b_prim1_carry__2_n_0
    SLICE_X86Y16                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.234    core/qr2/b_prim1_carry__3_n_0
    SLICE_X86Y17                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr2/b_prim1_carry__4_n_0
    SLICE_X86Y18                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.468 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.468    core/qr2/b_prim1_carry__5_n_0
    SLICE_X86Y19                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.687 r  core/qr2/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.687    17.374    core/qr2/qr2_c_prim[28]
    SLICE_X92Y19                                                      r  core/qr2/state_reg[7][3]_i_2/I0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.295    17.669 r  core/qr2/state_reg[7][3]_i_2/O
                         net (fo=2, routed)           1.000    18.669    core/qr2/qr2_b_prim[3]
    SLICE_X97Y11                                                      r  core/qr2/state_reg[7][3]_i_1/I0
    SLICE_X97Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.793 r  core/qr2/state_reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000    18.793    core/state_new[7]__0[3]
    SLICE_X97Y11         FDRE                                         r  core/state_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.621    19.523    core/clk_IBUF_BUFG
    SLICE_X97Y11         FDRE                                         r  core/state_reg_reg[7][3]/C
                         clock pessimism              0.457    19.980    
                         clock uncertainty           -0.035    19.944    
    SLICE_X97Y11         FDRE (Setup_fdre_C_D)        0.031    19.975    core/state_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -18.793    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.757ns  (logic 7.502ns (54.531%)  route 6.255ns (45.469%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.382     6.865    core/qr3/state_reg_reg[9][0]
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry_i_7__2/I2
    SLICE_X93Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.989 r  core/qr3/a_prim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.989    core/qr3/a_prim1_carry_i_7__2_n_0
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry/S[1]
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.539 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    core/qr3/a_prim1_carry_n_0
    SLICE_X93Y13                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    core/qr3/a_prim1_carry__0_n_0
    SLICE_X93Y14                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    core/qr3/a_prim1_carry__1_n_0
    SLICE_X93Y15                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    core/qr3/a_prim1_carry__2_n_0
    SLICE_X93Y16                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    core/qr3/a_prim1_carry__3_n_0
    SLICE_X93Y17                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.109    core/qr3/a_prim1_carry__4_n_0
    SLICE_X93Y18                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.443 r  core/qr3/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.820     9.263    core/qr3/p_1_in[25]
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1_i_7__2/I5
    SLICE_X88Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.566 r  core/qr3/a_prim2_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     9.566    core/qr3/a_prim2_carry__1_i_7__2_n_0
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1/S[1]
    SLICE_X88Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.116 r  core/qr3/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.116    core/qr3/a_prim2_carry__1_n_0
    SLICE_X88Y15                                                      r  core/qr3/a_prim2_carry__2/CI
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.230    core/qr3/a_prim2_carry__2_n_0
    SLICE_X88Y16                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.344    core/qr3/a_prim2_carry__3_n_0
    SLICE_X88Y17                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.458    core/qr3/a_prim2_carry__4_n_0
    SLICE_X88Y18                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.792 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.935    11.728    core/qr3/c0[25]
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X90Y10         LUT6 (Prop_lut6_I5_O)        0.303    12.031 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.031    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.564 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    core/qr3/a_prim0_carry__0_n_0
    SLICE_X90Y11                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X90Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.681 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.681    core/qr3/a_prim0_carry__1_n_0
    SLICE_X90Y12                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.798 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.798    core/qr3/a_prim0_carry__2_n_0
    SLICE_X90Y13                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.915 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/qr3/a_prim0_carry__3_n_0
    SLICE_X90Y14                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.032    core/qr3/a_prim0_carry__4_n_0
    SLICE_X90Y15                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.149 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.149    core/qr3/a_prim0_carry__5_n_0
    SLICE_X90Y16                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.472 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.834    14.306    core/qr3/qr3_a_prim[29]
    SLICE_X89Y21                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y21         LUT6 (Prop_lut6_I0_O)        0.306    14.612 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.781    15.393    core/qr3/qr3_d_prim[5]
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X89Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.517 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.517    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X89Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.067 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.067    core/qr3/b_prim1_carry__0_n_0
    SLICE_X89Y14                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X89Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.181 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.181    core/qr3/b_prim1_carry__1_n_0
    SLICE_X89Y15                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.295 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.295    core/qr3/b_prim1_carry__2_n_0
    SLICE_X89Y16                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.409 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.409    core/qr3/b_prim1_carry__3_n_0
    SLICE_X89Y17                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.523 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.523    core/qr3/b_prim1_carry__4_n_0
    SLICE_X89Y18                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.637 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.637    core/qr3/b_prim1_carry__5_n_0
    SLICE_X89Y19                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.859 r  core/qr3/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.571    17.430    core/qr3/qr3_c_prim[28]
    SLICE_X92Y19                                                      r  core/qr3/state_reg[7][3]_i_3/I0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.299    17.729 r  core/qr3/state_reg[7][3]_i_3/O
                         net (fo=2, routed)           0.931    18.660    core/qr3/qr3_b_prim[3]
    SLICE_X95Y12                                                      r  core/qr3/state_reg[4][3]_i_1/I0
    SLICE_X95Y12         LUT6 (Prop_lut6_I0_O)        0.124    18.784 r  core/qr3/state_reg[4][3]_i_1/O
                         net (fo=1, routed)           0.000    18.784    core/state_new[4]__0[3]
    SLICE_X95Y12         FDRE                                         r  core/state_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X95Y12         FDRE                                         r  core/state_reg_reg[4][3]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X95Y12         FDRE (Setup_fdre_C_D)        0.031    19.974    core/state_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 core/state_reg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.819ns  (logic 7.519ns (54.409%)  route 6.300ns (45.591%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.799     5.043    core/clk_IBUF_BUFG
    SLICE_X95Y11         FDRE                                         r  core/state_reg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.456     5.499 r  core/state_reg_reg[4][1]/Q
                         net (fo=7, routed)           1.597     7.095    core/qr0/state_reg_reg[5][18][1]
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry_i_7/I3
    SLICE_X80Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.219 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.219    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X80Y13                                                      r  core/qr0/a_prim1_carry/S[1]
    SLICE_X80Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.769    core/qr0/a_prim1_carry_n_0
    SLICE_X80Y14                                                      r  core/qr0/a_prim1_carry__0/CI
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.883    core/qr0/a_prim1_carry__0_n_0
    SLICE_X80Y15                                                      r  core/qr0/a_prim1_carry__1/CI
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    core/qr0/a_prim1_carry__1_n_0
    SLICE_X80Y16                                                      r  core/qr0/a_prim1_carry__2/CI
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.111 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    core/qr0/a_prim1_carry__2_n_0
    SLICE_X80Y17                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.225 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.225    core/qr0/a_prim1_carry__3_n_0
    SLICE_X80Y18                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.339 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.339    core/qr0/a_prim1_carry__4_n_0
    SLICE_X80Y19                                                      r  core/qr0/a_prim1_carry__5/CI
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.673 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.737     9.411    core/qr0/p_1_in[25]
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1_i_7/I5
    SLICE_X82Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.714 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.714    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X82Y14                                                      r  core/qr0/a_prim2_carry__1/S[1]
    SLICE_X82Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.247 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.247    core/qr0/a_prim2_carry__1_n_0
    SLICE_X82Y15                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.364    core/qr0/a_prim2_carry__2_n_0
    SLICE_X82Y16                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.481    core/qr0/a_prim2_carry__3_n_0
    SLICE_X82Y17                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.598    core/qr0/a_prim2_carry__4_n_0
    SLICE_X82Y18                                                      r  core/qr0/a_prim2_carry__5/CI
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  core/qr0/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.715    core/qr0/a_prim2_carry__5_n_0
    SLICE_X82Y19                                                      r  core/qr0/a_prim2_carry__6/CI
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.038 r  core/qr0/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.800    11.837    core/qr0/c0[29]
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1_i_3/I5
    SLICE_X81Y14         LUT6 (Prop_lut6_I5_O)        0.306    12.143 r  core/qr0/a_prim0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.143    core/qr0/a_prim0_carry__1_i_3_n_0
    SLICE_X81Y14                                                      r  core/qr0/a_prim0_carry__1/S[1]
    SLICE_X81Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.693 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.693    core/qr0/a_prim0_carry__1_n_0
    SLICE_X81Y15                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.807    core/qr0/a_prim0_carry__2_n_0
    SLICE_X81Y16                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.921    core/qr0/a_prim0_carry__3_n_0
    SLICE_X81Y17                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X81Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.035    core/qr0/a_prim0_carry__4_n_0
    SLICE_X81Y18                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.369 r  core/qr0/a_prim0_carry__5/O[1]
                         net (fo=2, routed)           0.661    14.030    core/qr0/qr0_a_prim[25]
    SLICE_X77Y15                                                      r  core/qr0/state_reg[15][1]_i_2/I0
    SLICE_X77Y15         LUT6 (Prop_lut6_I0_O)        0.303    14.333 r  core/qr0/state_reg[15][1]_i_2/O
                         net (fo=3, routed)           0.720    15.053    core/qr0/qr0_d_prim[1]
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry_i_3/I1
    SLICE_X78Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.177 r  core/qr0/b_prim1_carry_i_3/O
                         net (fo=1, routed)           0.000    15.177    core/qr0/b_prim1_carry_i_3_n_0
    SLICE_X78Y12                                                      r  core/qr0/b_prim1_carry/S[1]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.727 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.727    core/qr0/b_prim1_carry_n_0
    SLICE_X78Y13                                                      r  core/qr0/b_prim1_carry__0/CI
    SLICE_X78Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.841    core/qr0/b_prim1_carry__0_n_0
    SLICE_X78Y14                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.955    core/qr0/b_prim1_carry__1_n_0
    SLICE_X78Y15                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.069 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.069    core/qr0/b_prim1_carry__2_n_0
    SLICE_X78Y16                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.183 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.183    core/qr0/b_prim1_carry__3_n_0
    SLICE_X78Y17                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.297 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.297    core/qr0/b_prim1_carry__4_n_0
    SLICE_X78Y18                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.411    core/qr0/b_prim1_carry__5_n_0
    SLICE_X78Y19                                                      r  core/qr0/b_prim1_carry__6/CI
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.650 r  core/qr0/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           1.062    17.712    core/qr0/qr0_c_prim[30]
    SLICE_X95Y19                                                      r  core/qr0/state_reg[5][5]_i_2/I0
    SLICE_X95Y19         LUT6 (Prop_lut6_I0_O)        0.302    18.014 r  core/qr0/state_reg[5][5]_i_2/O
                         net (fo=2, routed)           0.724    18.738    core/qr0/qr0_b_prim[5]
    SLICE_X96Y14                                                      r  core/qr0/state_reg[5][5]_i_1/I0
    SLICE_X96Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.862 r  core/qr0/state_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    18.862    core/state_new[5]__0[5]
    SLICE_X96Y14         FDRE                                         r  core/state_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  core/state_reg_reg[5][5]/C
                         clock pessimism              0.495    20.016    
                         clock uncertainty           -0.035    19.980    
    SLICE_X96Y14         FDRE (Setup_fdre_C_D)        0.077    20.057    core/state_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -18.862    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 7.347ns (53.505%)  route 6.384ns (46.495%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X91Y22         FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.656     7.139    core/qr1/state_reg_reg[6][15]
    SLICE_X85Y12                                                      r  core/qr1/a_prim1_carry_i_8__0/I2
    SLICE_X85Y12         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  core/qr1/a_prim1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.263    core/qr1/a_prim1_carry_i_8__0_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim1_carry/S[0]
    SLICE_X85Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.795 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.795    core/qr1/a_prim1_carry_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim1_carry__0/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.909    core/qr1/a_prim1_carry__0_n_0
    SLICE_X85Y14                                                      r  core/qr1/a_prim1_carry__1/CI
    SLICE_X85Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.023    core/qr1/a_prim1_carry__1_n_0
    SLICE_X85Y15                                                      r  core/qr1/a_prim1_carry__2/CI
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.137    core/qr1/a_prim1_carry__2_n_0
    SLICE_X85Y16                                                      r  core/qr1/a_prim1_carry__3/CI
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.251    core/qr1/a_prim1_carry__3_n_0
    SLICE_X85Y17                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.585 r  core/qr1/a_prim1_carry__4/O[1]
                         net (fo=4, routed)           0.530     9.115    core/qr1/p_1_in[21]
    SLICE_X84Y19                                                      r  core/qr1/a_prim2_carry__0_i_7__0/I5
    SLICE_X84Y19         LUT6 (Prop_lut6_I5_O)        0.303     9.418 r  core/qr1/a_prim2_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     9.418    core/qr1/a_prim2_carry__0_i_7__0_n_0
    SLICE_X84Y19                                                      r  core/qr1/a_prim2_carry__0/S[1]
    SLICE_X84Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  core/qr1/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.968    core/qr1/a_prim2_carry__0_n_0
    SLICE_X84Y20                                                      r  core/qr1/a_prim2_carry__1/CI
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.082 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.082    core/qr1/a_prim2_carry__1_n_0
    SLICE_X84Y21                                                      r  core/qr1/a_prim2_carry__2/CI
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.196 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.196    core/qr1/a_prim2_carry__2_n_0
    SLICE_X84Y22                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.310 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.310    core/qr1/a_prim2_carry__3_n_0
    SLICE_X84Y23                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.424 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.424    core/qr1/a_prim2_carry__4_n_0
    SLICE_X84Y24                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.009    10.547    core/qr1/a_prim2_carry__5_n_0
    SLICE_X84Y25                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.881 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.991    11.872    core/qr1/c0[29]
    SLICE_X83Y14                                                      r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X83Y14         LUT6 (Prop_lut6_I5_O)        0.303    12.175 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.175    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X83Y14                                                      r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X83Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.725 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.725    core/qr1/a_prim0_carry__1_n_0
    SLICE_X83Y15                                                      r  core/qr1/a_prim0_carry__2/CI
    SLICE_X83Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.839    core/qr1/a_prim0_carry__2_n_0
    SLICE_X83Y16                                                      r  core/qr1/a_prim0_carry__3/CI
    SLICE_X83Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.953    core/qr1/a_prim0_carry__3_n_0
    SLICE_X83Y17                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X83Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.067    core/qr1/a_prim0_carry__4_n_0
    SLICE_X83Y18                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X83Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.181    core/qr1/a_prim0_carry__5_n_0
    SLICE_X83Y19                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X83Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.494 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.685    14.179    core/qr1/qr1_a_prim[31]
    SLICE_X75Y15                                                      r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X75Y15         LUT6 (Prop_lut6_I0_O)        0.306    14.485 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.839    15.324    core/qr1/qr1_d_prim[7]
    SLICE_X84Y11                                                      r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X84Y11         LUT2 (Prop_lut2_I1_O)        0.124    15.448 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.448    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X84Y11                                                      r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X84Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.849 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.849    core/qr1/b_prim1_carry__0_n_0
    SLICE_X84Y12                                                      r  core/qr1/b_prim1_carry__1/CI
    SLICE_X84Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.963    core/qr1/b_prim1_carry__1_n_0
    SLICE_X84Y13                                                      r  core/qr1/b_prim1_carry__2/CI
    SLICE_X84Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.077    core/qr1/b_prim1_carry__2_n_0
    SLICE_X84Y14                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X84Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.191    core/qr1/b_prim1_carry__3_n_0
    SLICE_X84Y15                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X84Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.305    core/qr1/b_prim1_carry__4_n_0
    SLICE_X84Y16                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X84Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.419    core/qr1/b_prim1_carry__5_n_0
    SLICE_X84Y17                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X84Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.658 r  core/qr1/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.689    17.348    core/qr1/qr1_c_prim[30]
    SLICE_X90Y17                                                      r  core/qr1/state_reg[6][5]_i_2/I0
    SLICE_X90Y17         LUT6 (Prop_lut6_I0_O)        0.302    17.650 r  core/qr1/state_reg[6][5]_i_2/O
                         net (fo=2, routed)           0.984    18.634    core/qr1/qr1_b_prim[5]
    SLICE_X101Y14                                                     r  core/qr1/state_reg[6][5]_i_1/I0
    SLICE_X101Y14        LUT6 (Prop_lut6_I0_O)        0.124    18.758 r  core/qr1/state_reg[6][5]_i_1/O
                         net (fo=1, routed)           0.000    18.758    core/state_new[6]__0[5]
    SLICE_X101Y14        FDRE                                         r  core/state_reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X101Y14        FDRE                                         r  core/state_reg_reg[6][5]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X101Y14        FDRE (Setup_fdre_C_D)        0.031    19.974    core/state_reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -18.758    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 7.522ns (54.587%)  route 6.258ns (45.413%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.783     5.027    core/clk_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  core/qr_ctr_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  core/qr_ctr_reg_reg_rep__0/Q
                         net (fo=128, routed)         1.382     6.865    core/qr3/state_reg_reg[9][0]
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry_i_7__2/I2
    SLICE_X93Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.989 r  core/qr3/a_prim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.989    core/qr3/a_prim1_carry_i_7__2_n_0
    SLICE_X93Y12                                                      r  core/qr3/a_prim1_carry/S[1]
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.539 r  core/qr3/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    core/qr3/a_prim1_carry_n_0
    SLICE_X93Y13                                                      r  core/qr3/a_prim1_carry__0/CI
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  core/qr3/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    core/qr3/a_prim1_carry__0_n_0
    SLICE_X93Y14                                                      r  core/qr3/a_prim1_carry__1/CI
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  core/qr3/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    core/qr3/a_prim1_carry__1_n_0
    SLICE_X93Y15                                                      r  core/qr3/a_prim1_carry__2/CI
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  core/qr3/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    core/qr3/a_prim1_carry__2_n_0
    SLICE_X93Y16                                                      r  core/qr3/a_prim1_carry__3/CI
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  core/qr3/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    core/qr3/a_prim1_carry__3_n_0
    SLICE_X93Y17                                                      r  core/qr3/a_prim1_carry__4/CI
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  core/qr3/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.109    core/qr3/a_prim1_carry__4_n_0
    SLICE_X93Y18                                                      r  core/qr3/a_prim1_carry__5/CI
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.443 r  core/qr3/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.820     9.263    core/qr3/p_1_in[25]
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1_i_7__2/I5
    SLICE_X88Y14         LUT6 (Prop_lut6_I5_O)        0.303     9.566 r  core/qr3/a_prim2_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     9.566    core/qr3/a_prim2_carry__1_i_7__2_n_0
    SLICE_X88Y14                                                      r  core/qr3/a_prim2_carry__1/S[1]
    SLICE_X88Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.116 r  core/qr3/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.116    core/qr3/a_prim2_carry__1_n_0
    SLICE_X88Y15                                                      r  core/qr3/a_prim2_carry__2/CI
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  core/qr3/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.230    core/qr3/a_prim2_carry__2_n_0
    SLICE_X88Y16                                                      r  core/qr3/a_prim2_carry__3/CI
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  core/qr3/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.344    core/qr3/a_prim2_carry__3_n_0
    SLICE_X88Y17                                                      r  core/qr3/a_prim2_carry__4/CI
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.458 r  core/qr3/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.458    core/qr3/a_prim2_carry__4_n_0
    SLICE_X88Y18                                                      r  core/qr3/a_prim2_carry__5/CI
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.792 r  core/qr3/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           0.935    11.728    core/qr3/c0[25]
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0_i_3__2/I5
    SLICE_X90Y10         LUT6 (Prop_lut6_I5_O)        0.303    12.031 r  core/qr3/a_prim0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.031    core/qr3/a_prim0_carry__0_i_3__2_n_0
    SLICE_X90Y10                                                      r  core/qr3/a_prim0_carry__0/S[1]
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.564 r  core/qr3/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    core/qr3/a_prim0_carry__0_n_0
    SLICE_X90Y11                                                      r  core/qr3/a_prim0_carry__1/CI
    SLICE_X90Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.681 r  core/qr3/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.681    core/qr3/a_prim0_carry__1_n_0
    SLICE_X90Y12                                                      r  core/qr3/a_prim0_carry__2/CI
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.798 r  core/qr3/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.798    core/qr3/a_prim0_carry__2_n_0
    SLICE_X90Y13                                                      r  core/qr3/a_prim0_carry__3/CI
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.915 r  core/qr3/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/qr3/a_prim0_carry__3_n_0
    SLICE_X90Y14                                                      r  core/qr3/a_prim0_carry__4/CI
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  core/qr3/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.032    core/qr3/a_prim0_carry__4_n_0
    SLICE_X90Y15                                                      r  core/qr3/a_prim0_carry__5/CI
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.149 r  core/qr3/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.149    core/qr3/a_prim0_carry__5_n_0
    SLICE_X90Y16                                                      r  core/qr3/a_prim0_carry__6/CI
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.472 r  core/qr3/a_prim0_carry__6/O[1]
                         net (fo=2, routed)           0.834    14.306    core/qr3/qr3_a_prim[29]
    SLICE_X89Y21                                                      r  core/qr3/state_reg[14][5]_i_2/I0
    SLICE_X89Y21         LUT6 (Prop_lut6_I0_O)        0.306    14.612 r  core/qr3/state_reg[14][5]_i_2/O
                         net (fo=2, routed)           0.781    15.393    core/qr3/qr3_d_prim[5]
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0_i_3__2/I1
    SLICE_X89Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.517 r  core/qr3/b_prim1_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    15.517    core/qr3/b_prim1_carry__0_i_3__2_n_0
    SLICE_X89Y13                                                      r  core/qr3/b_prim1_carry__0/S[1]
    SLICE_X89Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.067 r  core/qr3/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.067    core/qr3/b_prim1_carry__0_n_0
    SLICE_X89Y14                                                      r  core/qr3/b_prim1_carry__1/CI
    SLICE_X89Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.181 r  core/qr3/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.181    core/qr3/b_prim1_carry__1_n_0
    SLICE_X89Y15                                                      r  core/qr3/b_prim1_carry__2/CI
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.295 r  core/qr3/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.295    core/qr3/b_prim1_carry__2_n_0
    SLICE_X89Y16                                                      r  core/qr3/b_prim1_carry__3/CI
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.409 r  core/qr3/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.409    core/qr3/b_prim1_carry__3_n_0
    SLICE_X89Y17                                                      r  core/qr3/b_prim1_carry__4/CI
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.523 r  core/qr3/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.523    core/qr3/b_prim1_carry__4_n_0
    SLICE_X89Y18                                                      r  core/qr3/b_prim1_carry__5/CI
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.637 r  core/qr3/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.637    core/qr3/b_prim1_carry__5_n_0
    SLICE_X89Y19                                                      r  core/qr3/b_prim1_carry__6/CI
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.876 r  core/qr3/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.708    17.584    core/qr3/qr3_c_prim[30]
    SLICE_X91Y16                                                      r  core/qr3/state_reg[7][5]_i_3/I0
    SLICE_X91Y16         LUT6 (Prop_lut6_I0_O)        0.302    17.886 r  core/qr3/state_reg[7][5]_i_3/O
                         net (fo=2, routed)           0.796    18.683    core/qr2/qr3_b_prim[5]
    SLICE_X96Y14                                                      r  core/qr2/state_reg[7][5]_i_1/I2
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    18.807 r  core/qr2/state_reg[7][5]_i_1/O
                         net (fo=1, routed)           0.000    18.807    core/state_new[7]__0[5]
    SLICE_X96Y14         FDRE                                         r  core/state_reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X96Y14         FDRE                                         r  core/state_reg_reg[7][5]/C
                         clock pessimism              0.457    19.978    
                         clock uncertainty           -0.035    19.942    
    SLICE_X96Y14         FDRE (Setup_fdre_C_D)        0.081    20.023    core/state_reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                         20.023    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.611     1.477    clk_IBUF_BUFG
    SLICE_X93Y7          FDRE                                         r  data_in_reg_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  data_in_reg_reg[7][24]/Q
                         net (fo=1, routed)           0.087     1.706    core/core_data_in[280]
    SLICE_X92Y7                                                       r  core/data_out_reg[280]_i_1/I1
    SLICE_X92Y7          LUT2 (Prop_lut2_I1_O)        0.048     1.754 r  core/data_out_reg[280]_i_1/O
                         net (fo=1, routed)           0.000     1.754    core/data_out_new[280]
    SLICE_X92Y7          FDRE                                         r  core/data_out_reg_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.881     1.996    core/clk_IBUF_BUFG
    SLICE_X92Y7          FDRE                                         r  core/data_out_reg_reg[280]/C
                         clock pessimism             -0.506     1.490    
    SLICE_X92Y7          FDRE (Hold_fdre_C_D)         0.131     1.621    core/data_out_reg_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.628     1.494    clk_IBUF_BUFG
    SLICE_X109Y25        FDRE                                         r  data_in_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  data_in_reg_reg[3][2]/Q
                         net (fo=1, routed)           0.087     1.723    core/core_data_in[386]
    SLICE_X108Y25                                                     r  core/data_out_reg[386]_i_1/I1
    SLICE_X108Y25        LUT2 (Prop_lut2_I1_O)        0.048     1.771 r  core/data_out_reg[386]_i_1/O
                         net (fo=1, routed)           0.000     1.771    core/data_out_new[386]
    SLICE_X108Y25        FDRE                                         r  core/data_out_reg_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.896     2.011    core/clk_IBUF_BUFG
    SLICE_X108Y25        FDRE                                         r  core/data_out_reg_reg[386]/C
                         clock pessimism             -0.504     1.507    
    SLICE_X108Y25        FDRE (Hold_fdre_C_D)         0.131     1.638    core/data_out_reg_reg[386]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    clk_IBUF_BUFG
    SLICE_X105Y21        FDRE                                         r  data_in_reg_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y21        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  data_in_reg_reg[7][15]/Q
                         net (fo=1, routed)           0.087     1.699    core/core_data_in[271]
    SLICE_X104Y21                                                     r  core/data_out_reg[271]_i_1/I1
    SLICE_X104Y21        LUT2 (Prop_lut2_I1_O)        0.048     1.747 r  core/data_out_reg[271]_i_1/O
                         net (fo=1, routed)           0.000     1.747    core/data_out_new[271]
    SLICE_X104Y21        FDRE                                         r  core/data_out_reg_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.872     1.987    core/clk_IBUF_BUFG
    SLICE_X104Y21        FDRE                                         r  core/data_out_reg_reg[271]/C
                         clock pessimism             -0.504     1.483    
    SLICE_X104Y21        FDRE (Hold_fdre_C_D)         0.131     1.614    core/data_out_reg_reg[271]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.631     1.497    clk_IBUF_BUFG
    SLICE_X109Y27        FDRE                                         r  data_in_reg_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  data_in_reg_reg[14][0]/Q
                         net (fo=1, routed)           0.091     1.730    core/core_data_in[32]
    SLICE_X108Y27                                                     r  core/data_out_reg[32]_i_1/I1
    SLICE_X108Y27        LUT2 (Prop_lut2_I1_O)        0.048     1.778 r  core/data_out_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.778    core/data_out_new[32]
    SLICE_X108Y27        FDRE                                         r  core/data_out_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.899     2.014    core/clk_IBUF_BUFG
    SLICE_X108Y27        FDRE                                         r  core/data_out_reg_reg[32]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X108Y27        FDRE (Hold_fdre_C_D)         0.131     1.641    core/data_out_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.602     1.468    clk_IBUF_BUFG
    SLICE_X105Y26        FDRE                                         r  data_in_reg_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  data_in_reg_reg[15][0]/Q
                         net (fo=1, routed)           0.087     1.697    core/core_data_in[0]
    SLICE_X104Y26                                                     r  core/data_out_reg[0]_i_1/I1
    SLICE_X104Y26        LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  core/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    core/data_out_new[0]
    SLICE_X104Y26        FDRE                                         r  core/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.869     1.984    core/clk_IBUF_BUFG
    SLICE_X104Y26        FDRE                                         r  core/data_out_reg_reg[0]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X104Y26        FDRE (Hold_fdre_C_D)         0.120     1.601    core/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.602     1.468    clk_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  data_in_reg_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  data_in_reg_reg[12][15]/Q
                         net (fo=1, routed)           0.087     1.697    core/core_data_in[111]
    SLICE_X102Y23                                                     r  core/data_out_reg[111]_i_1/I1
    SLICE_X102Y23        LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  core/data_out_reg[111]_i_1/O
                         net (fo=1, routed)           0.000     1.742    core/data_out_new[111]
    SLICE_X102Y23        FDRE                                         r  core/data_out_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.869     1.984    core/clk_IBUF_BUFG
    SLICE_X102Y23        FDRE                                         r  core/data_out_reg_reg[111]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X102Y23        FDRE (Hold_fdre_C_D)         0.120     1.601    core/data_out_reg_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X99Y31         FDRE                                         r  data_in_reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  data_in_reg_reg[5][4]/Q
                         net (fo=1, routed)           0.087     1.702    core/core_data_in[324]
    SLICE_X98Y31                                                      r  core/data_out_reg[324]_i_1/I1
    SLICE_X98Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  core/data_out_reg[324]_i_1/O
                         net (fo=1, routed)           0.000     1.747    core/data_out_new[324]
    SLICE_X98Y31         FDRE                                         r  core/data_out_reg_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.874     1.989    core/clk_IBUF_BUFG
    SLICE_X98Y31         FDRE                                         r  core/data_out_reg_reg[324]/C
                         clock pessimism             -0.503     1.486    
    SLICE_X98Y31         FDRE (Hold_fdre_C_D)         0.120     1.606    core/data_out_reg_reg[324]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_in_reg_reg[6][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.637     1.503    clk_IBUF_BUFG
    SLICE_X109Y13        FDRE                                         r  data_in_reg_reg[6][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  data_in_reg_reg[6][30]/Q
                         net (fo=1, routed)           0.089     1.734    core/core_data_in[318]
    SLICE_X108Y13                                                     r  core/data_out_reg[318]_i_1/I1
    SLICE_X108Y13        LUT2 (Prop_lut2_I1_O)        0.045     1.779 r  core/data_out_reg[318]_i_1/O
                         net (fo=1, routed)           0.000     1.779    core/data_out_new[318]
    SLICE_X108Y13        FDRE                                         r  core/data_out_reg_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.907     2.022    core/clk_IBUF_BUFG
    SLICE_X108Y13        FDRE                                         r  core/data_out_reg_reg[318]/C
                         clock pessimism             -0.506     1.516    
    SLICE_X108Y13        FDRE (Hold_fdre_C_D)         0.121     1.637    core/data_out_reg_reg[318]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.612     1.478    clk_IBUF_BUFG
    SLICE_X97Y9          FDRE                                         r  data_in_reg_reg[5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  data_in_reg_reg[5][26]/Q
                         net (fo=1, routed)           0.091     1.711    core/core_data_in[346]
    SLICE_X96Y9                                                       r  core/data_out_reg[346]_i_1/I1
    SLICE_X96Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  core/data_out_reg[346]_i_1/O
                         net (fo=1, routed)           0.000     1.756    core/data_out_new[346]
    SLICE_X96Y9          FDRE                                         r  core/data_out_reg_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.882     1.997    core/clk_IBUF_BUFG
    SLICE_X96Y9          FDRE                                         r  core/data_out_reg_reg[346]/C
                         clock pessimism             -0.506     1.491    
    SLICE_X96Y9          FDRE (Hold_fdre_C_D)         0.121     1.612    core/data_out_reg_reg[346]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.633     1.499    clk_IBUF_BUFG
    SLICE_X111Y20        FDRE                                         r  data_in_reg_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  data_in_reg_reg[14][12]/Q
                         net (fo=1, routed)           0.097     1.737    core/core_data_in[44]
    SLICE_X110Y20                                                     r  core/data_out_reg[44]_i_1/I1
    SLICE_X110Y20        LUT2 (Prop_lut2_I1_O)        0.048     1.785 r  core/data_out_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     1.785    core/data_out_new[44]
    SLICE_X110Y20        FDRE                                         r  core/data_out_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.902     2.017    core/clk_IBUF_BUFG
    SLICE_X110Y20        FDRE                                         r  core/data_out_reg_reg[44]/C
                         clock pessimism             -0.505     1.512    
    SLICE_X110Y20        FDRE (Hold_fdre_C_D)         0.107     1.619    core/data_out_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y27   core/data_out_reg_reg[288]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X96Y29    core/data_out_reg_reg[289]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X101Y8    core/data_out_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X106Y26   core/data_out_reg_reg[290]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X98Y27    core/data_out_reg_reg[291]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X94Y29    core/data_out_reg_reg[292]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y30    core/data_out_reg_reg[293]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X102Y30   core/data_out_reg_reg[294]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X102Y30   core/data_out_reg_reg[295]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X99Y23    core/data_out_reg_reg[399]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X112Y22   data_in_reg_reg[11][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X97Y27    data_in_reg_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X101Y23   data_in_reg_reg[6][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X92Y22    core/state_reg_reg[3][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X92Y22    core/state_reg_reg[3][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X92Y22    core/state_reg_reg[3][28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X97Y27    data_in_reg_reg[11][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X90Y22    core/FSM_onehot_chacha_ctrl_reg_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X90Y22    core/FSM_onehot_chacha_ctrl_reg_reg[2]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y15   core/data_out_reg_reg[401]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y20    core/state_reg_reg[2][29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y8     core/state_reg_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y9     core/state_reg_reg[2][31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y8     core/state_reg_reg[2][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y8     core/state_reg_reg[2][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y8     core/state_reg_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y20    core/state_reg_reg[3][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X110Y21   data_in_reg_reg[11][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X101Y10   data_in_reg_reg[11][16]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.486ns  (logic 4.002ns (19.535%)  route 16.484ns (80.465%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.145    11.088    addr_IBUF[0]
    SLICE_X83Y23                                                      r  read_data_OBUF[28]_inst_i_8/I1
    SLICE_X83Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.212 r  read_data_OBUF[28]_inst_i_8/O
                         net (fo=1, routed)           2.097    13.309    core/read_data_OBUF[28]_inst_i_1_0
    SLICE_X101Y9                                                      r  core/read_data_OBUF[28]_inst_i_3/I4
    SLICE_X101Y9         LUT6 (Prop_lut6_I4_O)        0.124    13.433 r  core/read_data_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.295    13.728    core/read_data_OBUF[28]_inst_i_3_n_0
    SLICE_X101Y10                                                     r  core/read_data_OBUF[28]_inst_i_1/I3
    SLICE_X101Y10        LUT6 (Prop_lut6_I3_O)        0.124    13.852 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           3.947    17.799    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    20.486 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    20.486    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.940ns  (logic 3.928ns (19.701%)  route 16.012ns (80.299%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.896    11.839    addr_IBUF[0]
    SLICE_X84Y26                                                      r  read_data_OBUF[7]_inst_i_8/I1
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.963 r  read_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.612    13.575    core/read_data_OBUF[7]_inst_i_1_0
    SLICE_X103Y28                                                     r  core/read_data_OBUF[7]_inst_i_3/I4
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124    13.699 r  core/read_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.433    14.132    core/read_data_OBUF[7]_inst_i_3_n_0
    SLICE_X103Y28                                                     r  core/read_data_OBUF[7]_inst_i_1/I3
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.124    14.256 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.070    17.327    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         2.613    19.940 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.940    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.862ns  (logic 3.962ns (19.945%)  route 15.901ns (80.055%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.910    11.853    addr_IBUF[0]
    SLICE_X90Y26                                                      r  read_data_OBUF[5]_inst_i_5/I4
    SLICE_X90Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.977 r  read_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.505    12.482    read_data_OBUF[5]_inst_i_5_n_0
    SLICE_X98Y26                                                      r  read_data_OBUF[5]_inst_i_2/I3
    SLICE_X98Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.606 r  read_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.150    13.756    core/read_data[5]
    SLICE_X99Y29                                                      r  core/read_data_OBUF[5]_inst_i_1/I1
    SLICE_X99Y29         LUT6 (Prop_lut6_I1_O)        0.124    13.880 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.336    17.216    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         2.646    19.862 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.862    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.813ns  (logic 3.943ns (19.900%)  route 15.871ns (80.100%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.040    11.983    addr_IBUF[0]
    SLICE_X89Y26                                                      r  read_data_OBUF[3]_inst_i_5/I4
    SLICE_X89Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  read_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.541    12.648    read_data_OBUF[3]_inst_i_5_n_0
    SLICE_X92Y26                                                      r  read_data_OBUF[3]_inst_i_2/I3
    SLICE_X92Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.772 r  read_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.939    13.711    core/read_data[3]
    SLICE_X92Y29                                                      r  core/read_data_OBUF[3]_inst_i_1/I1
    SLICE_X92Y29         LUT6 (Prop_lut6_I1_O)        0.124    13.835 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.350    17.186    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.628    19.813 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.813    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.805ns  (logic 3.954ns (19.964%)  route 15.851ns (80.036%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.602    12.545    core/addr_IBUF[0]
    SLICE_X91Y29                                                      r  core/read_data_OBUF[1]_inst_i_8/I1
    SLICE_X91Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.669 r  core/read_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.432    13.101    core/read_data_OBUF[1]_inst_i_8_n_0
    SLICE_X92Y29                                                      r  core/read_data_OBUF[1]_inst_i_3/I4
    SLICE_X92Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.225 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.452    13.677    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X92Y29                                                      r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X92Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.801 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.365    17.166    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         2.639    19.805 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.805    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.761ns  (logic 3.953ns (20.002%)  route 15.809ns (79.998%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.887    11.830    addr_IBUF[0]
    SLICE_X91Y26                                                      r  read_data_OBUF[4]_inst_i_5/I4
    SLICE_X91Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.954 r  read_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.673    12.627    read_data_OBUF[4]_inst_i_5_n_0
    SLICE_X92Y26                                                      r  read_data_OBUF[4]_inst_i_2/I3
    SLICE_X92Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.751 r  read_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.031    13.782    core/read_data[4]
    SLICE_X92Y31                                                      r  core/read_data_OBUF[4]_inst_i_1/I1
    SLICE_X92Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.906 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.218    17.124    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         2.637    19.761 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.761    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.730ns  (logic 3.912ns (19.827%)  route 15.818ns (80.173%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.356    12.299    core/addr_IBUF[0]
    SLICE_X92Y28                                                      r  core/read_data_OBUF[0]_inst_i_8/I1
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  core/read_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.824    13.247    core/read_data_OBUF[0]_inst_i_8_n_0
    SLICE_X94Y27                                                      r  core/read_data_OBUF[0]_inst_i_3/I4
    SLICE_X94Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.371 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.452    13.823    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X94Y27                                                      r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X94Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.947 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.186    17.133    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.597    19.730 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.730    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.723ns  (logic 3.929ns (19.922%)  route 15.794ns (80.078%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.056    11.999    addr_IBUF[0]
    SLICE_X91Y27                                                      r  read_data_OBUF[6]_inst_i_5/I4
    SLICE_X91Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.123 r  read_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.469    12.592    read_data_OBUF[6]_inst_i_5_n_0
    SLICE_X96Y27                                                      r  read_data_OBUF[6]_inst_i_2/I3
    SLICE_X96Y27         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  read_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.137    13.853    core/read_data[6]
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_1/I1
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124    13.977 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.132    17.109    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         2.614    19.723 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.723    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.692ns  (logic 3.929ns (19.955%)  route 15.762ns (80.045%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.842    10.786    addr_IBUF[0]
    SLICE_X80Y21                                                      r  read_data_OBUF[11]_inst_i_5/I4
    SLICE_X80Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.910 r  read_data_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           1.533    12.443    read_data_OBUF[11]_inst_i_5_n_0
    SLICE_X100Y21                                                     r  read_data_OBUF[11]_inst_i_2/I3
    SLICE_X100Y21        LUT6 (Prop_lut6_I3_O)        0.124    12.567 r  read_data_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.078    13.645    core/read_data[11]
    SLICE_X108Y21                                                     r  core/read_data_OBUF[11]_inst_i_1/I1
    SLICE_X108Y21        LUT6 (Prop_lut6_I1_O)        0.124    13.769 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.308    17.077    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.614    19.692 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.692    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.618ns  (logic 3.919ns (19.976%)  route 15.699ns (80.024%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.154    10.097    addr_IBUF[0]
    SLICE_X74Y15                                                      r  read_data_OBUF[22]_inst_i_5/I4
    SLICE_X74Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.221 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.429    11.650    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X101Y15                                                     r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X101Y15        LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.913    12.686    core/read_data[22]
    SLICE_X102Y18                                                     r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.124    12.810 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.204    17.015    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    19.618 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    19.618    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.350ns (42.972%)  route 1.791ns (57.028%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.744     0.918    core/addr_IBUF[4]
    SLICE_X108Y21                                                     r  core/read_data_OBUF[11]_inst_i_1/I2
    SLICE_X108Y21        LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.047     2.010    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.131     3.141 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.141    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.185ns  (logic 1.327ns (41.662%)  route 1.858ns (58.338%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.975     1.148    core/addr_IBUF[4]
    SLICE_X111Y19                                                     r  core/read_data_OBUF[10]_inst_i_1/I2
    SLICE_X111Y19        LUT6 (Prop_lut6_I2_O)        0.045     1.193 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.884     2.077    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         1.109     3.185 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.185    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.348ns (41.715%)  route 1.884ns (58.285%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.942     1.115    core/addr_IBUF[4]
    SLICE_X103Y28                                                     r  core/read_data_OBUF[7]_inst_i_1/I2
    SLICE_X103Y28        LUT6 (Prop_lut6_I2_O)        0.045     1.160 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.942     2.103    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.233 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.233    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.355ns (41.253%)  route 1.930ns (58.747%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.020     1.200    core/addr_IBUF[6]
    SLICE_X111Y22                                                     f  core/read_data_OBUF[8]_inst_i_1/I4
    SLICE_X111Y22        LUT6 (Prop_lut6_I4_O)        0.045     1.245 r  core/read_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.911     2.156    read_data_OBUF[8]
    M22                                                               r  read_data_OBUF[8]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         1.130     3.285 r  read_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.285    read_data[8]
    M22                                                               r  read_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 1.320ns (39.899%)  route 1.988ns (60.101%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.924     1.097    core/addr_IBUF[4]
    SLICE_X104Y22                                                     r  core/read_data_OBUF[13]_inst_i_1/I2
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.045     1.142 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.064     2.207    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.101     3.308 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.308    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.405ns (42.150%)  route 1.928ns (57.850%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr[5]
    T19                                                               r  addr_IBUF[5]_inst/I
    T19                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  addr_IBUF[5]_inst/O
                         net (fo=83, routed)          0.843     1.027    core/addr_IBUF[5]
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_3/I5
    SLICE_X103Y30        LUT6 (Prop_lut6_I5_O)        0.045     1.072 r  core/read_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.154    core/read_data_OBUF[6]_inst_i_3_n_0
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_1/I3
    SLICE_X103Y30        LUT6 (Prop_lut6_I3_O)        0.045     1.199 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.003     2.201    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.332 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.332    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.410ns  (logic 1.337ns (39.201%)  route 2.073ns (60.799%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.049     1.223    core/addr_IBUF[4]
    SLICE_X111Y11                                                     r  core/read_data_OBUF[19]_inst_i_1/I2
    SLICE_X111Y11        LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.024     2.292    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         1.118     3.410 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.410    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.360ns (39.813%)  route 2.056ns (60.187%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          0.954     1.163    core/we_IBUF
    SLICE_X109Y23                                                     f  core/read_data_OBUF[12]_inst_i_1/I0
    SLICE_X109Y23        LUT6 (Prop_lut6_I0_O)        0.045     1.208 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.102     2.310    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     3.417 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.417    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.332ns (38.499%)  route 2.128ns (61.501%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.090     1.264    core/addr_IBUF[4]
    SLICE_X94Y27                                                      r  core/read_data_OBUF[0]_inst_i_1/I2
    SLICE_X94Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.309 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.347    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     3.460 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.460    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.349ns (38.026%)  route 2.198ns (61.974%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.108     1.281    core/addr_IBUF[4]
    SLICE_X96Y28                                                      r  core/read_data_OBUF[2]_inst_i_1/I2
    SLICE_X96Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.326 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.090     2.416    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.546 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.546    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/data_out_reg_reg[507]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.590ns  (logic 4.014ns (34.637%)  route 7.575ns (65.363%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.800     5.044    core/clk_IBUF_BUFG
    SLICE_X99Y9          FDRE                                         r  core/data_out_reg_reg[507]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y9          FDRE (Prop_fdre_C_Q)         0.419     5.463 r  core/data_out_reg_reg[507]/Q
                         net (fo=1, routed)           0.815     6.278    core/core_data_out[507]
    SLICE_X98Y8                                                       r  core/read_data_OBUF[27]_inst_i_9/I5
    SLICE_X98Y8          LUT6 (Prop_lut6_I5_O)        0.296     6.574 r  core/read_data_OBUF[27]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.574    core/read_data_OBUF[27]_inst_i_9_n_0
    SLICE_X98Y8                                                       r  core/read_data_OBUF[27]_inst_i_6/I0
    SLICE_X98Y8          MUXF7 (Prop_muxf7_I0_O)      0.209     6.783 r  core/read_data_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           1.144     7.926    core/read_data_OBUF[27]_inst_i_6_n_0
    SLICE_X98Y9                                                       r  core/read_data_OBUF[27]_inst_i_3/I0
    SLICE_X98Y9          LUT6 (Prop_lut6_I0_O)        0.297     8.223 r  core/read_data_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.948     9.172    core/read_data_OBUF[27]_inst_i_3_n_0
    SLICE_X98Y9                                                       r  core/read_data_OBUF[27]_inst_i_1/I3
    SLICE_X98Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.296 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.668    13.964    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    16.633 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    16.633    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 3.448ns (29.840%)  route 8.107ns (70.161%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.729     4.973    clk_IBUF_BUFG
    SLICE_X75Y13         FDRE                                         r  key_reg_reg[6][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  key_reg_reg[6][21]/Q
                         net (fo=2, routed)           1.106     6.534    core_key[53]
    SLICE_X73Y15                                                      r  read_data_OBUF[21]_inst_i_5/I1
    SLICE_X73Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  read_data_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           1.854     8.512    read_data_OBUF[21]_inst_i_5_n_0
    SLICE_X101Y15                                                     r  read_data_OBUF[21]_inst_i_2/I3
    SLICE_X101Y15        LUT6 (Prop_lut6_I3_O)        0.124     8.636 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.943     9.579    core/read_data[21]
    SLICE_X103Y17                                                     r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X103Y17        LUT6 (Prop_lut6_I1_O)        0.124     9.703 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.206    13.908    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    16.528 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.528    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 3.486ns (30.746%)  route 7.852ns (69.254%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.718     4.962    clk_IBUF_BUFG
    SLICE_X77Y22         FDRE                                         r  nonce_reg_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.456     5.418 r  nonce_reg_reg[1][30]/Q
                         net (fo=2, routed)           0.941     6.359    core_nonce[62]
    SLICE_X78Y22                                                      r  read_data_OBUF[30]_inst_i_8/I2
    SLICE_X78Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.483 r  read_data_OBUF[30]_inst_i_8/O
                         net (fo=1, routed)           2.032     8.515    core/read_data_OBUF[30]_inst_i_1_0
    SLICE_X105Y13                                                     r  core/read_data_OBUF[30]_inst_i_3/I4
    SLICE_X105Y13        LUT6 (Prop_lut6_I4_O)        0.124     8.639 r  core/read_data_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.263     8.902    core/read_data_OBUF[30]_inst_i_3_n_0
    SLICE_X105Y13                                                     r  core/read_data_OBUF[30]_inst_i_1/I3
    SLICE_X105Y13        LUT6 (Prop_lut6_I3_O)        0.124     9.026 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.616    13.642    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    16.299 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    16.299    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.321ns  (logic 3.432ns (30.313%)  route 7.890ns (69.687%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.733     4.977    clk_IBUF_BUFG
    SLICE_X80Y14         FDRE                                         r  key_reg_reg[5][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y14         FDRE (Prop_fdre_C_Q)         0.456     5.433 r  key_reg_reg[5][22]/Q
                         net (fo=4, routed)           1.344     6.776    core_key[86]
    SLICE_X74Y15                                                      r  read_data_OBUF[22]_inst_i_5/I3
    SLICE_X74Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.429     8.329    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X101Y15                                                     r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X101Y15        LUT6 (Prop_lut6_I3_O)        0.124     8.453 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.913     9.366    core/read_data[22]
    SLICE_X102Y18                                                     r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.124     9.490 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.204    13.694    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    16.298 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.298    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 3.431ns (30.479%)  route 7.826ns (69.521%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.730     4.974    clk_IBUF_BUFG
    SLICE_X77Y14         FDRE                                         r  key_reg_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y14         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  key_reg_reg[4][23]/Q
                         net (fo=4, routed)           1.044     6.473    core_key[119]
    SLICE_X75Y13                                                      r  read_data_OBUF[23]_inst_i_5/I5
    SLICE_X75Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.597 r  read_data_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           1.564     8.161    read_data_OBUF[23]_inst_i_5_n_0
    SLICE_X101Y13                                                     r  read_data_OBUF[23]_inst_i_2/I3
    SLICE_X101Y13        LUT6 (Prop_lut6_I3_O)        0.124     8.285 r  read_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.960     9.245    core/read_data[23]
    SLICE_X102Y15                                                     r  core/read_data_OBUF[23]_inst_i_1/I1
    SLICE_X102Y15        LUT6 (Prop_lut6_I1_O)        0.124     9.369 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.259    13.627    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         2.603    16.230 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.230    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 3.417ns (30.447%)  route 7.806ns (69.553%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.737     4.981    clk_IBUF_BUFG
    SLICE_X83Y10         FDRE                                         r  key_reg_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y10         FDRE (Prop_fdre_C_Q)         0.456     5.437 r  key_reg_reg[5][18]/Q
                         net (fo=4, routed)           0.998     6.434    core_key[82]
    SLICE_X78Y10                                                      r  read_data_OBUF[18]_inst_i_5/I3
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.558 r  read_data_OBUF[18]_inst_i_5/O
                         net (fo=1, routed)           1.595     8.153    read_data_OBUF[18]_inst_i_5_n_0
    SLICE_X101Y12                                                     r  read_data_OBUF[18]_inst_i_2/I3
    SLICE_X101Y12        LUT6 (Prop_lut6_I3_O)        0.124     8.277 r  read_data_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           1.095     9.372    core/read_data[18]
    SLICE_X107Y13                                                     r  core/read_data_OBUF[18]_inst_i_1/I1
    SLICE_X107Y13        LUT6 (Prop_lut6_I1_O)        0.124     9.496 r  core/read_data_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           4.118    13.614    read_data_OBUF[18]
    L21                                                               r  read_data_OBUF[18]_inst/I
    L21                  OBUF (Prop_obuf_I_O)         2.589    16.203 r  read_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.203    read_data[18]
    L21                                                               r  read_data[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.171ns  (logic 3.499ns (31.320%)  route 7.672ns (68.680%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.725     4.969    clk_IBUF_BUFG
    SLICE_X89Y21         FDRE                                         r  nonce_reg_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  nonce_reg_reg[2][29]/Q
                         net (fo=2, routed)           0.825     6.250    core_nonce[29]
    SLICE_X88Y22                                                      r  read_data_OBUF[29]_inst_i_8/I4
    SLICE_X88Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.374 r  read_data_OBUF[29]_inst_i_8/O
                         net (fo=1, routed)           1.726     8.100    core/read_data_OBUF[29]_inst_i_1_0
    SLICE_X107Y10                                                     r  core/read_data_OBUF[29]_inst_i_3/I4
    SLICE_X107Y10        LUT6 (Prop_lut6_I4_O)        0.124     8.224 r  core/read_data_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.464     8.688    core/read_data_OBUF[29]_inst_i_3_n_0
    SLICE_X108Y13                                                     r  core/read_data_OBUF[29]_inst_i_1/I3
    SLICE_X108Y13        LUT6 (Prop_lut6_I3_O)        0.124     8.812 r  core/read_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.657    13.469    read_data_OBUF[29]
    M17                                                               r  read_data_OBUF[29]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.671    16.139 r  read_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.139    read_data[29]
    M17                                                               r  read_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 3.426ns (30.695%)  route 7.737ns (69.305%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.730     4.974    clk_IBUF_BUFG
    SLICE_X78Y13         FDRE                                         r  key_reg_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  key_reg_reg[4][17]/Q
                         net (fo=4, routed)           0.986     6.415    core_key[113]
    SLICE_X78Y10                                                      r  read_data_OBUF[17]_inst_i_5/I5
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  read_data_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           1.573     8.112    read_data_OBUF[17]_inst_i_5_n_0
    SLICE_X98Y11                                                      r  read_data_OBUF[17]_inst_i_2/I3
    SLICE_X98Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.236 r  read_data_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           1.229     9.465    core/read_data[17]
    SLICE_X106Y13                                                     r  core/read_data_OBUF[17]_inst_i_1/I1
    SLICE_X106Y13        LUT6 (Prop_lut6_I1_O)        0.124     9.589 r  core/read_data_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           3.949    13.538    read_data_OBUF[17]
    L22                                                               r  read_data_OBUF[17]_inst/I
    L22                  OBUF (Prop_obuf_I_O)         2.598    16.137 r  read_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000    16.137    read_data[17]
    L22                                                               r  read_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 3.429ns (30.882%)  route 7.675ns (69.118%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.733     4.977    clk_IBUF_BUFG
    SLICE_X80Y14         FDRE                                         r  key_reg_reg[5][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y14         FDRE (Prop_fdre_C_Q)         0.456     5.433 r  key_reg_reg[5][19]/Q
                         net (fo=4, routed)           1.411     6.844    core_key[83]
    SLICE_X75Y13                                                      r  read_data_OBUF[19]_inst_i_5/I3
    SLICE_X75Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.968 r  read_data_OBUF[19]_inst_i_5/O
                         net (fo=1, routed)           1.791     8.759    read_data_OBUF[19]_inst_i_5_n_0
    SLICE_X97Y10                                                      r  read_data_OBUF[19]_inst_i_2/I3
    SLICE_X97Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.883 r  read_data_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           1.094     9.977    core/read_data[19]
    SLICE_X111Y11                                                     r  core/read_data_OBUF[19]_inst_i_1/I1
    SLICE_X111Y11        LUT6 (Prop_lut6_I1_O)        0.124    10.101 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           3.379    13.479    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         2.601    16.080 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.080    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 3.424ns (30.997%)  route 7.621ns (69.003%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.733     4.977    clk_IBUF_BUFG
    SLICE_X80Y13         FDRE                                         r  key_reg_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDRE (Prop_fdre_C_Q)         0.456     5.433 r  key_reg_reg[4][16]/Q
                         net (fo=4, routed)           1.135     6.568    core_key[112]
    SLICE_X83Y10                                                      r  read_data_OBUF[16]_inst_i_5/I5
    SLICE_X83Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.692 r  read_data_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           1.222     7.914    read_data_OBUF[16]_inst_i_5_n_0
    SLICE_X98Y10                                                      r  read_data_OBUF[16]_inst_i_2/I3
    SLICE_X98Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.038 r  read_data_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           1.054     9.092    core/read_data[16]
    SLICE_X103Y10                                                     r  core/read_data_OBUF[16]_inst_i_1/I1
    SLICE_X103Y10        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  core/read_data_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.210    13.426    read_data_OBUF[16]
    K20                                                               r  read_data_OBUF[16]_inst/I
    K20                  OBUF (Prop_obuf_I_O)         2.596    16.021 r  read_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.021    read_data[16]
    K20                                                               r  read_data[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/data_out_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.557ns (55.744%)  route 1.236ns (44.256%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    core/clk_IBUF_BUFG
    SLICE_X102Y29        FDRE                                         r  core/data_out_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  core/data_out_reg_reg[103]/Q
                         net (fo=1, routed)           0.051     1.687    core/core_data_out[103]
    SLICE_X103Y29                                                     r  core/read_data_OBUF[7]_inst_i_12/I5
    SLICE_X103Y29        LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  core/read_data_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.732    core/read_data_OBUF[7]_inst_i_12_n_0
    SLICE_X103Y29                                                     r  core/read_data_OBUF[7]_inst_i_7/I1
    SLICE_X103Y29        MUXF7 (Prop_muxf7_I1_O)      0.065     1.797 r  core/read_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.108     1.904    core/read_data_OBUF[7]_inst_i_7_n_0
    SLICE_X103Y28                                                     r  core/read_data_OBUF[7]_inst_i_3/I1
    SLICE_X103Y28        LUT6 (Prop_lut6_I1_O)        0.108     2.012 r  core/read_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.147    core/read_data_OBUF[7]_inst_i_3_n_0
    SLICE_X103Y28                                                     r  core/read_data_OBUF[7]_inst_i_1/I3
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.045     2.192 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.942     3.135    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     4.265 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.265    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.406ns (50.139%)  route 1.398ns (49.861%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.603     1.469    clk_IBUF_BUFG
    SLICE_X95Y28         FDRE                                         r  rounds_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rounds_reg_reg[2]/Q
                         net (fo=12, routed)          0.115     1.725    rounds_reg[2]
    SLICE_X96Y28                                                      r  read_data_OBUF[2]_inst_i_8/I2
    SLICE_X96Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  read_data_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.824    core/read_data_OBUF[2]_inst_i_1_1
    SLICE_X96Y28                                                      r  core/read_data_OBUF[2]_inst_i_3/I5
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  core/read_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.009    core/read_data_OBUF[2]_inst_i_3_n_0
    SLICE_X96Y28                                                      r  core/read_data_OBUF[2]_inst_i_1/I3
    SLICE_X96Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.054 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.090     3.144    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     4.274 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.274    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.555ns (54.311%)  route 1.308ns (45.689%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.606     1.472    core/clk_IBUF_BUFG
    SLICE_X102Y30        FDRE                                         r  core/data_out_reg_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  core/data_out_reg_reg[166]/Q
                         net (fo=1, routed)           0.083     1.720    core/core_data_out[166]
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_11/I1
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  core/read_data_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.765    core/read_data_OBUF[6]_inst_i_11_n_0
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_7/I0
    SLICE_X103Y30        MUXF7 (Prop_muxf7_I0_O)      0.062     1.827 r  core/read_data_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.140     1.967    core/read_data_OBUF[6]_inst_i_7_n_0
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_3/I1
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.108     2.075 r  core/read_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.157    core/read_data_OBUF[6]_inst_i_3_n_0
    SLICE_X103Y30                                                     r  core/read_data_OBUF[6]_inst_i_1/I3
    SLICE_X103Y30        LUT6 (Prop_lut6_I3_O)        0.045     2.202 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.003     3.205    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     4.336 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.336    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.519ns (53.521%)  route 1.319ns (46.479%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.639     1.505    core/clk_IBUF_BUFG
    SLICE_X110Y12        FDRE                                         r  core/data_out_reg_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  core/data_out_reg_reg[211]/Q
                         net (fo=1, routed)           0.053     1.699    core/core_data_out[211]
    SLICE_X111Y12                                                     r  core/read_data_OBUF[19]_inst_i_11/I3
    SLICE_X111Y12        LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  core/read_data_OBUF[19]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.744    core/read_data_OBUF[19]_inst_i_11_n_0
    SLICE_X111Y12                                                     r  core/read_data_OBUF[19]_inst_i_7/I0
    SLICE_X111Y12        MUXF7 (Prop_muxf7_I0_O)      0.062     1.806 r  core/read_data_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.108     1.914    core/read_data_OBUF[19]_inst_i_7_n_0
    SLICE_X111Y11                                                     r  core/read_data_OBUF[19]_inst_i_3/I1
    SLICE_X111Y11        LUT6 (Prop_lut6_I1_O)        0.108     2.022 r  core/read_data_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.157    core/read_data_OBUF[19]_inst_i_3_n_0
    SLICE_X111Y11                                                     r  core/read_data_OBUF[19]_inst_i_1/I3
    SLICE_X111Y11        LUT6 (Prop_lut6_I3_O)        0.045     2.202 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.226    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         1.118     4.344 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.344    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.534ns (53.576%)  route 1.329ns (46.424%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.636     1.502    core/clk_IBUF_BUFG
    SLICE_X110Y17        FDRE                                         r  core/data_out_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y17        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  core/data_out_reg_reg[104]/Q
                         net (fo=1, routed)           0.086     1.729    core/core_data_out[104]
    SLICE_X111Y17                                                     r  core/read_data_OBUF[8]_inst_i_12/I5
    SLICE_X111Y17        LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  core/read_data_OBUF[8]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.774    core/read_data_OBUF[8]_inst_i_12_n_0
    SLICE_X111Y17                                                     r  core/read_data_OBUF[8]_inst_i_7/I1
    SLICE_X111Y17        MUXF7 (Prop_muxf7_I1_O)      0.065     1.839 r  core/read_data_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           0.139     1.979    core/read_data_OBUF[8]_inst_i_7_n_0
    SLICE_X111Y17                                                     r  core/read_data_OBUF[8]_inst_i_3/I1
    SLICE_X111Y17        LUT6 (Prop_lut6_I1_O)        0.108     2.087 r  core/read_data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.193     2.280    core/read_data_OBUF[8]_inst_i_3_n_0
    SLICE_X111Y22                                                     r  core/read_data_OBUF[8]_inst_i_1/I3
    SLICE_X111Y22        LUT6 (Prop_lut6_I3_O)        0.045     2.325 r  core/read_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.911     3.235    read_data_OBUF[8]
    M22                                                               r  read_data_OBUF[8]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         1.130     4.365 r  read_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.365    read_data[8]
    M22                                                               r  read_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.510ns (52.213%)  route 1.382ns (47.787%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.635     1.501    core/clk_IBUF_BUFG
    SLICE_X111Y18        FDRE                                         r  core/data_out_reg_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  core/data_out_reg_reg[138]/Q
                         net (fo=1, routed)           0.098     1.740    core/core_data_out[138]
    SLICE_X110Y18                                                     r  core/read_data_OBUF[10]_inst_i_11/I0
    SLICE_X110Y18        LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  core/read_data_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.785    core/read_data_OBUF[10]_inst_i_11_n_0
    SLICE_X110Y18                                                     r  core/read_data_OBUF[10]_inst_i_7/I0
    SLICE_X110Y18        MUXF7 (Prop_muxf7_I0_O)      0.062     1.847 r  core/read_data_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.147     1.994    core/read_data_OBUF[10]_inst_i_7_n_0
    SLICE_X110Y18                                                     r  core/read_data_OBUF[10]_inst_i_3/I1
    SLICE_X110Y18        LUT6 (Prop_lut6_I1_O)        0.108     2.102 r  core/read_data_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.253     2.355    core/read_data_OBUF[10]_inst_i_3_n_0
    SLICE_X111Y19                                                     r  core/read_data_OBUF[10]_inst_i_1/I3
    SLICE_X111Y19        LUT6 (Prop_lut6_I3_O)        0.045     2.400 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.884     3.284    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         1.109     4.393 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.393    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.587ns (53.734%)  route 1.366ns (46.266%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    core/clk_IBUF_BUFG
    SLICE_X98Y29         FDRE                                         r  core/data_out_reg_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  core/data_out_reg_reg[197]/Q
                         net (fo=1, routed)           0.050     1.686    core/core_data_out[197]
    SLICE_X99Y29                                                      r  core/read_data_OBUF[5]_inst_i_11/I3
    SLICE_X99Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  core/read_data_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.731    core/read_data_OBUF[5]_inst_i_11_n_0
    SLICE_X99Y29                                                      r  core/read_data_OBUF[5]_inst_i_7/I0
    SLICE_X99Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     1.793 r  core/read_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.140     1.933    core/read_data_OBUF[5]_inst_i_7_n_0
    SLICE_X99Y29                                                      r  core/read_data_OBUF[5]_inst_i_3/I1
    SLICE_X99Y29         LUT6 (Prop_lut6_I1_O)        0.108     2.041 r  core/read_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.123    core/read_data_OBUF[5]_inst_i_3_n_0
    SLICE_X99Y29                                                      r  core/read_data_OBUF[5]_inst_i_1/I3
    SLICE_X99Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.168 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.094     3.262    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     4.425 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.425    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.454ns (48.808%)  route 1.525ns (51.192%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.603     1.469    clk_IBUF_BUFG
    SLICE_X92Y29         FDRE                                         r  rounds_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rounds_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     1.759    core/Q[1]
    SLICE_X91Y29                                                      r  core/read_data_OBUF[1]_inst_i_8/I4
    SLICE_X91Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  core/read_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.148     1.951    core/read_data_OBUF[1]_inst_i_8_n_0
    SLICE_X92Y29                                                      r  core/read_data_OBUF[1]_inst_i_3/I4
    SLICE_X92Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.136    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X92Y29                                                      r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X92Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.181 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.112     3.294    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     4.449 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.449    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.390ns (46.272%)  route 1.614ns (53.728%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.600     1.466    clk_IBUF_BUFG
    SLICE_X93Y26         FDRE                                         r  key_reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  key_reg_reg[7][0]/Q
                         net (fo=2, routed)           0.228     1.835    core_key[0]
    SLICE_X91Y27                                                      r  read_data_OBUF[0]_inst_i_5/I0
    SLICE_X91Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  read_data_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.292     2.172    read_data_OBUF[0]_inst_i_5_n_0
    SLICE_X94Y27                                                      r  read_data_OBUF[0]_inst_i_2/I3
    SLICE_X94Y27         LUT6 (Prop_lut6_I3_O)        0.045     2.217 r  read_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.056     2.273    core/read_data[0]
    SLICE_X94Y27                                                      r  core/read_data_OBUF[0]_inst_i_1/I1
    SLICE_X94Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.318 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     3.356    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     4.470 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.470    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.453ns (47.997%)  route 1.575ns (52.003%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X92Y31         FDRE                                         r  rounds_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  rounds_reg_reg[4]/Q
                         net (fo=11, routed)          0.149     1.784    rounds_reg[4]
    SLICE_X92Y31                                                      r  read_data_OBUF[4]_inst_i_8/I2
    SLICE_X92Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  read_data_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.224     2.053    core/read_data_OBUF[4]_inst_i_1_1
    SLICE_X92Y31                                                      r  core/read_data_OBUF[4]_inst_i_3/I5
    SLICE_X92Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.098 r  core/read_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.238    core/read_data_OBUF[4]_inst_i_3_n_0
    SLICE_X92Y31                                                      r  core/read_data_OBUF[4]_inst_i_1/I3
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.283 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.062     3.345    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     4.499 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.499    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3703 Endpoints
Min Delay          3703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            key_reg_reg[6][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 1.206ns (9.495%)  route 11.494ns (90.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.029     7.987    addr_IBUF[1]
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_2/I2
    SLICE_X84Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.111 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.679     8.790    key_reg[6][31]_i_2_n_0
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X84Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.914 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.786    12.700    key_reg[6][31]_i_1_n_0
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.605     4.507    clk_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][15]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            key_reg_reg[6][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 1.206ns (9.495%)  route 11.494ns (90.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.029     7.987    addr_IBUF[1]
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_2/I2
    SLICE_X84Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.111 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.679     8.790    key_reg[6][31]_i_2_n_0
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X84Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.914 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.786    12.700    key_reg[6][31]_i_1_n_0
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.605     4.507    clk_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][5]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            key_reg_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 1.206ns (9.495%)  route 11.494ns (90.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.029     7.987    addr_IBUF[1]
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_2/I2
    SLICE_X84Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.111 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.679     8.790    key_reg[6][31]_i_2_n_0
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X84Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.914 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.786    12.700    key_reg[6][31]_i_1_n_0
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.605     4.507    clk_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][6]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            key_reg_reg[6][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.700ns  (logic 1.206ns (9.495%)  route 11.494ns (90.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.029     7.987    addr_IBUF[1]
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_2/I2
    SLICE_X84Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.111 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.679     8.790    key_reg[6][31]_i_2_n_0
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X84Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.914 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.786    12.700    key_reg[6][31]_i_1_n_0
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.605     4.507    clk_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  key_reg_reg[6][7]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 1.206ns (9.590%)  route 11.368ns (90.410%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.299     8.256    addr_IBUF[1]
    SLICE_X82Y5                                                       r  key_reg[7][31]_i_2/I3
    SLICE_X82Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.380 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.298     8.678    key_reg[7][31]_i_2_n_0
    SLICE_X82Y5                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X82Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.802 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.771    12.573    data_in_reg[7][31]_i_1_n_0
    SLICE_X106Y28        FDRE                                         r  data_in_reg_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.688     4.590    clk_IBUF_BUFG
    SLICE_X106Y28        FDRE                                         r  data_in_reg_reg[7][6]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.561ns  (logic 1.206ns (9.600%)  route 11.355ns (90.400%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.299     8.256    addr_IBUF[1]
    SLICE_X82Y5                                                       r  key_reg[7][31]_i_2/I3
    SLICE_X82Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.380 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.298     8.678    key_reg[7][31]_i_2_n_0
    SLICE_X82Y5                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X82Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.802 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.759    12.561    data_in_reg[7][31]_i_1_n_0
    SLICE_X93Y29         FDRE                                         r  data_in_reg_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X93Y29         FDRE                                         r  data_in_reg_reg[7][1]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.561ns  (logic 1.206ns (9.600%)  route 11.355ns (90.400%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.299     8.256    addr_IBUF[1]
    SLICE_X82Y5                                                       r  key_reg[7][31]_i_2/I3
    SLICE_X82Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.380 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.298     8.678    key_reg[7][31]_i_2_n_0
    SLICE_X82Y5                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X82Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.802 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.759    12.561    data_in_reg[7][31]_i_1_n_0
    SLICE_X93Y29         FDRE                                         r  data_in_reg_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X93Y29         FDRE                                         r  data_in_reg_reg[7][4]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_in_reg_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.551ns  (logic 1.206ns (9.607%)  route 11.345ns (90.393%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.299     8.256    addr_IBUF[1]
    SLICE_X82Y5                                                       r  key_reg[7][31]_i_2/I3
    SLICE_X82Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.380 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.298     8.678    key_reg[7][31]_i_2_n_0
    SLICE_X82Y5                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X82Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.802 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.749    12.551    data_in_reg[7][31]_i_1_n_0
    SLICE_X95Y27         FDRE                                         r  data_in_reg_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610     4.512    clk_IBUF_BUFG
    SLICE_X95Y27         FDRE                                         r  data_in_reg_reg[7][3]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            key_reg_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.530ns  (logic 1.206ns (9.623%)  route 11.324ns (90.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         7.029     7.987    addr_IBUF[1]
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_2/I2
    SLICE_X84Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.111 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.679     8.790    key_reg[6][31]_i_2_n_0
    SLICE_X84Y6                                                       r  key_reg[6][31]_i_1/I2
    SLICE_X84Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.914 r  key_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.616    12.530    key_reg[6][31]_i_1_n_0
    SLICE_X90Y28         FDRE                                         r  key_reg_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610     4.512    clk_IBUF_BUFG
    SLICE_X90Y28         FDRE                                         r  key_reg_reg[6][4]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            data_in_reg_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.470ns  (logic 1.191ns (9.553%)  route 11.279ns (90.447%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               f  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 f  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         7.070     8.013    addr_IBUF[0]
    SLICE_X90Y6                                                       f  init_reg_i_2/I2
    SLICE_X90Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.137 r  init_reg_i_2/O
                         net (fo=3, routed)           0.671     8.808    init_reg_i_2_n_0
    SLICE_X99Y6                                                       r  data_in_reg[8][31]_i_1/I2
    SLICE_X99Y6          LUT5 (Prop_lut5_I2_O)        0.124     8.932 r  data_in_reg[8][31]_i_1/O
                         net (fo=32, routed)          3.538    12.470    data_in_reg[8][31]_i_1_n_0
    SLICE_X101Y31        FDRE                                         r  data_in_reg_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X101Y31        FDRE                                         r  data_in_reg_reg[8][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data[17]
                            (input port)
  Destination:            data_in_reg_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.165ns (30.374%)  route 0.378ns (69.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  write_data[17] (IN)
                         net (fo=0)                   0.000     0.000    write_data[17]
    V17                                                               r  write_data_IBUF[17]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  write_data_IBUF[17]_inst/O
                         net (fo=27, routed)          0.378     0.543    write_data_IBUF[17]
    SLICE_X112Y15        FDRE                                         r  data_in_reg_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.907     2.022    clk_IBUF_BUFG
    SLICE_X112Y15        FDRE                                         r  data_in_reg_reg[5][17]/C

Slack:                    inf
  Source:                 write_data[20]
                            (input port)
  Destination:            data_in_reg_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.190ns (34.697%)  route 0.358ns (65.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  write_data[20] (IN)
                         net (fo=0)                   0.000     0.000    write_data[20]
    U15                                                               r  write_data_IBUF[20]_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  write_data_IBUF[20]_inst/O
                         net (fo=27, routed)          0.358     0.549    write_data_IBUF[20]
    SLICE_X107Y18        FDRE                                         r  data_in_reg_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.903     2.018    clk_IBUF_BUFG
    SLICE_X107Y18        FDRE                                         r  data_in_reg_reg[0][20]/C

Slack:                    inf
  Source:                 write_data[17]
                            (input port)
  Destination:            data_in_reg_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.165ns (28.729%)  route 0.410ns (71.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  write_data[17] (IN)
                         net (fo=0)                   0.000     0.000    write_data[17]
    V17                                                               r  write_data_IBUF[17]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  write_data_IBUF[17]_inst/O
                         net (fo=27, routed)          0.410     0.575    write_data_IBUF[17]
    SLICE_X110Y18        FDRE                                         r  data_in_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.904     2.019    clk_IBUF_BUFG
    SLICE_X110Y18        FDRE                                         r  data_in_reg_reg[0][17]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.177ns (30.497%)  route 0.404ns (69.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.404     0.581    write_data_IBUF[11]
    SLICE_X107Y12        FDRE                                         r  data_in_reg_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.908     2.023    clk_IBUF_BUFG
    SLICE_X107Y12        FDRE                                         r  data_in_reg_reg[7][11]/C

Slack:                    inf
  Source:                 write_data[10]
                            (input port)
  Destination:            data_in_reg_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.385%)  route 0.389ns (65.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  write_data[10] (IN)
                         net (fo=0)                   0.000     0.000    write_data[10]
    V13                                                               r  write_data_IBUF[10]_inst/I
    V13                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  write_data_IBUF[10]_inst/O
                         net (fo=27, routed)          0.389     0.592    write_data_IBUF[10]
    SLICE_X111Y15        FDRE                                         r  data_in_reg_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.907     2.022    clk_IBUF_BUFG
    SLICE_X111Y15        FDRE                                         r  data_in_reg_reg[8][10]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[15][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.177ns (29.526%)  route 0.423ns (70.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.423     0.600    write_data_IBUF[11]
    SLICE_X108Y12        FDRE                                         r  data_in_reg_reg[15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.908     2.023    clk_IBUF_BUFG
    SLICE_X108Y12        FDRE                                         r  data_in_reg_reg[15][11]/C

Slack:                    inf
  Source:                 write_data[17]
                            (input port)
  Destination:            data_in_reg_reg[14][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.165ns (27.483%)  route 0.436ns (72.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  write_data[17] (IN)
                         net (fo=0)                   0.000     0.000    write_data[17]
    V17                                                               r  write_data_IBUF[17]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  write_data_IBUF[17]_inst/O
                         net (fo=27, routed)          0.436     0.601    write_data_IBUF[17]
    SLICE_X107Y15        FDRE                                         r  data_in_reg_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.906     2.021    clk_IBUF_BUFG
    SLICE_X107Y15        FDRE                                         r  data_in_reg_reg[14][17]/C

Slack:                    inf
  Source:                 write_data[20]
                            (input port)
  Destination:            data_in_reg_reg[8][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.190ns (31.493%)  route 0.414ns (68.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  write_data[20] (IN)
                         net (fo=0)                   0.000     0.000    write_data[20]
    U15                                                               r  write_data_IBUF[20]_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  write_data_IBUF[20]_inst/O
                         net (fo=27, routed)          0.414     0.604    write_data_IBUF[20]
    SLICE_X106Y19        FDRE                                         r  data_in_reg_reg[8][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.902     2.017    clk_IBUF_BUFG
    SLICE_X106Y19        FDRE                                         r  data_in_reg_reg[8][20]/C

Slack:                    inf
  Source:                 write_data[18]
                            (input port)
  Destination:            data_in_reg_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.174ns (28.820%)  route 0.430ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  write_data[18] (IN)
                         net (fo=0)                   0.000     0.000    write_data[18]
    U17                                                               r  write_data_IBUF[18]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  write_data_IBUF[18]_inst/O
                         net (fo=27, routed)          0.430     0.605    write_data_IBUF[18]
    SLICE_X107Y16        FDRE                                         r  data_in_reg_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.905     2.020    clk_IBUF_BUFG
    SLICE_X107Y16        FDRE                                         r  data_in_reg_reg[2][18]/C

Slack:                    inf
  Source:                 write_data[18]
                            (input port)
  Destination:            data_in_reg_reg[10][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.174ns (28.160%)  route 0.444ns (71.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  write_data[18] (IN)
                         net (fo=0)                   0.000     0.000    write_data[18]
    U17                                                               r  write_data_IBUF[18]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  write_data_IBUF[18]_inst/O
                         net (fo=27, routed)          0.444     0.619    write_data_IBUF[18]
    SLICE_X108Y16        FDRE                                         r  data_in_reg_reg[10][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.905     2.020    clk_IBUF_BUFG
    SLICE_X108Y16        FDRE                                         r  data_in_reg_reg[10][18]/C





