{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641647046571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641647046571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 22:04:06 2022 " "Processing started: Sat Jan 08 22:04:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641647046571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647046571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPO_blockcipher_verilog -c PIPO_blockcipher_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPO_blockcipher_verilog -c PIPO_blockcipher_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647046571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1641647047055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorKey " "Found entity 1: xorKey" {  } { { "xorKey.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/xorKey.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xordata.sv 1 1 " "Found 1 design units, including 1 entities, in source file xordata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorData " "Found entity 1: xorData" {  } { { "xorData.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/xorData.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s-layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file s-layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S_layer " "Found entity 1: S_layer" {  } { { "S-layer.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/S-layer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r-layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file r-layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 R_layer " "Found entity 1: R_layer" {  } { { "R-layer.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/R-layer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_firstdata.sv 1 1 " "Found 1 design units, including 1 entities, in source file make_firstdata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 make_FirstData " "Found entity 1: make_FirstData" {  } { { "make_FirstData.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/make_FirstData.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/Buffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_blockcipher_verilog.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipo_blockcipher_verilog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO_blockcipher_verilog " "Found entity 1: PIPO_blockcipher_verilog" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file setcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setCounter " "Found entity 1: setCounter" {  } { { "setCounter.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/setCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runround.sv 1 1 " "Found 1 design units, including 1 entities, in source file runround.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runRound " "Found entity 1: runRound" {  } { { "runRound.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/runRound.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expandkey_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file expandkey_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expandKey_0 " "Found entity 1: expandKey_0" {  } { { "expandKey_0.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/expandKey_0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expandkey_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file expandkey_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expandKey_1 " "Found entity 1: expandKey_1" {  } { { "expandKey_1.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/expandKey_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PIPO " "Found entity 1: tb_PIPO" {  } { { "tb_PIPO.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/tb_PIPO.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file pipo_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPODefinitions (SystemVerilog) " "Found design unit 1: PIPODefinitions (SystemVerilog)" {  } { { "PIPO_Definitions.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_Definitions.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641647055243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647055243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPO_blockcipher_verilog " "Elaborating entity \"PIPO_blockcipher_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641647055306 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "roundKey " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"roundKey\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1641647055337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "roundData " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"roundData\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1641647055337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "roundCounter " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"roundCounter\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1641647055337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expandKey_0 expandKey_0:fk " "Elaborating entity \"expandKey_0\" for hierarchy \"expandKey_0:fk\"" {  } { { "PIPO_blockcipher_verilog.sv" "fk" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expandKey_1 expandKey_1:sk " "Elaborating entity \"expandKey_1\" for hierarchy \"expandKey_1:sk\"" {  } { { "PIPO_blockcipher_verilog.sv" "sk" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_FirstData make_FirstData:mf " "Elaborating entity \"make_FirstData\" for hierarchy \"make_FirstData:mf\"" {  } { { "PIPO_blockcipher_verilog.sv" "mf" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorKey xorKey:first\[0\].second\[0\].xk " "Elaborating entity \"xorKey\" for hierarchy \"xorKey:first\[0\].second\[0\].xk\"" {  } { { "PIPO_blockcipher_verilog.sv" "first\[0\].second\[0\].xk" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorData xorData:first\[0\].second\[0\].xd " "Elaborating entity \"xorData\" for hierarchy \"xorData:first\[0\].second\[0\].xd\"" {  } { { "PIPO_blockcipher_verilog.sv" "first\[0\].second\[0\].xd" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer Buffer:first\[0\].second\[0\].bp2 " "Elaborating entity \"Buffer\" for hierarchy \"Buffer:first\[0\].second\[0\].bp2\"" {  } { { "PIPO_blockcipher_verilog.sv" "first\[0\].second\[0\].bp2" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setCounter setCounter:first\[0\].second\[0\].bc " "Elaborating entity \"setCounter\" for hierarchy \"setCounter:first\[0\].second\[0\].bc\"" {  } { { "PIPO_blockcipher_verilog.sv" "first\[0\].second\[0\].bc" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 64 setCounter.sv(8) " "Verilog HDL assignment warning at setCounter.sv(8): truncated value with size 88 to match size of target (64)" {  } { { "setCounter.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/setCounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641647055446 "|PIPO_blockcipher_verilog|setCounter:first[0].second[0].bc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runRound runRound:first\[0\].second\[1\].brk " "Elaborating entity \"runRound\" for hierarchy \"runRound:first\[0\].second\[1\].brk\"" {  } { { "PIPO_blockcipher_verilog.sv" "first\[0\].second\[1\].brk" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055462 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1641647055478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_layer runRound:first\[0\].second\[1\].brk\|S_layer:sl " "Elaborating entity \"S_layer\" for hierarchy \"runRound:first\[0\].second\[1\].brk\|S_layer:sl\"" {  } { { "runRound.sv" "sl" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/runRound.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_layer runRound:first\[0\].second\[1\].brk\|R_layer:rl " "Elaborating entity \"R_layer\" for hierarchy \"runRound:first\[0\].second\[1\].brk\|R_layer:rl\"" {  } { { "runRound.sv" "rl" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/runRound.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647055524 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641647057133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641647057743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641647059992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641647059992 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "56 " "Design contains 56 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[0\] " "No output dependent on input pin \"counter\[7\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[1\] " "No output dependent on input pin \"counter\[7\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[2\] " "No output dependent on input pin \"counter\[7\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[3\] " "No output dependent on input pin \"counter\[7\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[4\] " "No output dependent on input pin \"counter\[7\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[5\] " "No output dependent on input pin \"counter\[7\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[6\] " "No output dependent on input pin \"counter\[7\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[7\]\[7\] " "No output dependent on input pin \"counter\[7\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[7][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[0\] " "No output dependent on input pin \"counter\[6\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[1\] " "No output dependent on input pin \"counter\[6\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[2\] " "No output dependent on input pin \"counter\[6\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[3\] " "No output dependent on input pin \"counter\[6\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[4\] " "No output dependent on input pin \"counter\[6\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[5\] " "No output dependent on input pin \"counter\[6\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[6\] " "No output dependent on input pin \"counter\[6\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[6\]\[7\] " "No output dependent on input pin \"counter\[6\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[6][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[0\] " "No output dependent on input pin \"counter\[5\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[1\] " "No output dependent on input pin \"counter\[5\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[2\] " "No output dependent on input pin \"counter\[5\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[3\] " "No output dependent on input pin \"counter\[5\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[4\] " "No output dependent on input pin \"counter\[5\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[5\] " "No output dependent on input pin \"counter\[5\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[6\] " "No output dependent on input pin \"counter\[5\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[5\]\[7\] " "No output dependent on input pin \"counter\[5\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[5][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[0\] " "No output dependent on input pin \"counter\[4\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[1\] " "No output dependent on input pin \"counter\[4\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[2\] " "No output dependent on input pin \"counter\[4\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[3\] " "No output dependent on input pin \"counter\[4\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[4\] " "No output dependent on input pin \"counter\[4\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[5\] " "No output dependent on input pin \"counter\[4\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[6\] " "No output dependent on input pin \"counter\[4\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[4\]\[7\] " "No output dependent on input pin \"counter\[4\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[4][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[0\] " "No output dependent on input pin \"counter\[3\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[1\] " "No output dependent on input pin \"counter\[3\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[2\] " "No output dependent on input pin \"counter\[3\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[3\] " "No output dependent on input pin \"counter\[3\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[4\] " "No output dependent on input pin \"counter\[3\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[5\] " "No output dependent on input pin \"counter\[3\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[6\] " "No output dependent on input pin \"counter\[3\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[3\]\[7\] " "No output dependent on input pin \"counter\[3\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[0\] " "No output dependent on input pin \"counter\[2\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[1\] " "No output dependent on input pin \"counter\[2\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[2\] " "No output dependent on input pin \"counter\[2\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[3\] " "No output dependent on input pin \"counter\[2\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[4\] " "No output dependent on input pin \"counter\[2\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[5\] " "No output dependent on input pin \"counter\[2\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[6\] " "No output dependent on input pin \"counter\[2\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[2\]\[7\] " "No output dependent on input pin \"counter\[2\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[0\] " "No output dependent on input pin \"counter\[1\]\[0\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[1\] " "No output dependent on input pin \"counter\[1\]\[1\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[2\] " "No output dependent on input pin \"counter\[1\]\[2\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[3\] " "No output dependent on input pin \"counter\[1\]\[3\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[4\] " "No output dependent on input pin \"counter\[1\]\[4\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[5\] " "No output dependent on input pin \"counter\[1\]\[5\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[6\] " "No output dependent on input pin \"counter\[1\]\[6\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counter\[1\]\[7\] " "No output dependent on input pin \"counter\[1\]\[7\]\"" {  } { { "PIPO_blockcipher_verilog.sv" "" { Text "D:/documents/PIPO_system_verilog/PIPO_blockcipher_verilog/PIPO_blockcipher_verilog.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641647060273 "|PIPO_blockcipher_verilog|counter[1][7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641647060273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2778 " "Implemented 2778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641647060289 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641647060289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2456 " "Implemented 2456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641647060289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641647060289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641647060305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 22:04:20 2022 " "Processing ended: Sat Jan 08 22:04:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641647060305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641647060305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641647060305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641647060305 ""}
