{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542826318792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542826318808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:51:58 2018 " "Processing started: Wed Nov 21 14:51:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542826318808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826318808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador16bits -c Processador16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador16bits -c Processador16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826318808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542826319823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542826319823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-BEHAVIOR " "Found design unit 1: FlipFlopD-BEHAVIOR" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA16bits-BEHAVIOR " "Found design unit 1: ULA16bits-BEHAVIOR" {  } { { "ULA16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ULA16bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA16bits " "Found entity 1: ULA16bits" {  } { { "ULA16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ULA16bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/UnidadedeControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/UnidadedeControle.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracaode16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracaode16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracaode16bits-BEHAVIOR " "Found design unit 1: Subtracaode16bits-BEHAVIOR" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Subtracaode16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracaode16bits " "Found entity 1: Subtracaode16bits" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Subtracaode16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Somadorde16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ShiftEsquerda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdireita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftdireita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDireita-BEHAVIOR " "Found design unit 1: ShiftDireita-BEHAVIOR" {  } { { "ShiftDireita.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ShiftDireita.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDireita " "Found entity 1: ShiftDireita" {  } { { "ShiftDireita.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/ShiftDireita.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QXor-QXor " "Found design unit 1: QXor-QXor" {  } { { "QXor.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QXor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""} { "Info" "ISGN_ENTITY_NAME" "1 QXor " "Found entity 1: QXor" {  } { { "QXor.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QOr-behavior " "Found design unit 1: QOr-behavior" {  } { { "QOr.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QOr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""} { "Info" "ISGN_ENTITY_NAME" "1 QOr " "Found entity 1: QOr" {  } { { "QOr.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNot-behavior " "Found design unit 1: QNot-behavior" {  } { { "QNot.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QNot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNot " "Found entity 1: QNot" {  } { { "QNot.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNand-behavior " "Found design unit 1: QNand-behavior" {  } { { "QNand.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QNand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331471 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNand " "Found entity 1: QNand" {  } { { "QNand.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-behavior " "Found design unit 1: Qand-behavior" {  } { { "QAnd.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331471 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "QAnd.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador12x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador12x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador12x1-Multiplexador12x1 " "Found design unit 1: Multiplexador12x1-Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Multiplexador12x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador12x1 " "Found entity 1: Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Multiplexador12x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Multiplexador2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVIOR " "Found design unit 1: PC-BEHAVIOR" {  } { { "PC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331503 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542826331503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlipFlopD " "Elaborating entity \"FlipFlopD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542826331565 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[4\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[5\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[6\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[7\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[8\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[8\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[9\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[9\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[10\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[10\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[11\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[11\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[12\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[12\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[13\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[13\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[14\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[14\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[15\] FlipFlopD.vhd(18) " "Inferred latch for \"SAIDA\[15\]\" at FlipFlopD.vhd(18)" {  } { { "FlipFlopD.vhd" "" { Text "C:/Projeto_final_AOC_2018.2/Processador/FlipFlopD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826331581 "|FlipFlopD"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542826332659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542826333174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542826333174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542826333268 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542826333268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542826333268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542826333268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542826333331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:52:13 2018 " "Processing ended: Wed Nov 21 14:52:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542826333331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542826333331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542826333331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542826333331 ""}
