/*
 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GCC_TRINKET_H
#define _DT_BINDINGS_CLK_QCOM_GCC_TRINKET_H

#define GCC_AHB2PHY_CSI_CLK					0
#define GCC_AHB2PHY_USB_CLK					1
#define GCC_APC_VS_CLK						2
#define GCC_BOOT_ROM_AHB_CLK					3
#define GCC_CAMERA_AHB_CLK					4
#define GCC_CAMERA_XO_CLK					5
#define GCC_CAMSS_AHB_CLK_SRC					6
#define GCC_CAMSS_CCI_AHB_CLK					7
#define GCC_CAMSS_CCI_CLK					8
#define GCC_CAMSS_CCI_CLK_SRC					9
#define GCC_CAMSS_CPHY_CSID0_CLK				10
#define GCC_CAMSS_CPHY_CSID1_CLK				11
#define GCC_CAMSS_CPHY_CSID2_CLK				12
#define GCC_CAMSS_CPHY_CSID3_CLK				13
#define GCC_CAMSS_CPP_AHB_CLK					14
#define GCC_CAMSS_CPP_AXI_CLK					15
#define GCC_CAMSS_CPP_CLK					16
#define GCC_CAMSS_CPP_CLK_SRC					17
#define GCC_CAMSS_CPP_TSCTR_CLK					18
#define GCC_CAMSS_CPP_VBIF_AHB_CLK				19
#define GCC_CAMSS_CSI0_AHB_CLK					20
#define GCC_CAMSS_CSI0_CLK					21
#define GCC_CAMSS_CSI0_CLK_SRC					22
#define GCC_CAMSS_CSI0PHYTIMER_CLK				23
#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC				24
#define GCC_CAMSS_CSI0PIX_CLK					25
#define GCC_CAMSS_CSI0RDI_CLK					26
#define GCC_CAMSS_CSI1_AHB_CLK					27
#define GCC_CAMSS_CSI1_CLK					28
#define GCC_CAMSS_CSI1_CLK_SRC					29
#define GCC_CAMSS_CSI1PHYTIMER_CLK				30
#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC				31
#define GCC_CAMSS_CSI1PIX_CLK					32
#define GCC_CAMSS_CSI1RDI_CLK					33
#define GCC_CAMSS_CSI2_AHB_CLK					34
#define GCC_CAMSS_CSI2_CLK					35
#define GCC_CAMSS_CSI2_CLK_SRC					36
#define GCC_CAMSS_CSI2PHYTIMER_CLK				37
#define GCC_CAMSS_CSI2PHYTIMER_CLK_SRC				38
#define GCC_CAMSS_CSI2PIX_CLK					39
#define GCC_CAMSS_CSI2RDI_CLK					40
#define GCC_CAMSS_CSI3_AHB_CLK					41
#define GCC_CAMSS_CSI3_CLK					42
#define GCC_CAMSS_CSI3_CLK_SRC					43
#define GCC_CAMSS_CSI3PIX_CLK					44
#define GCC_CAMSS_CSI3RDI_CLK					45
#define GCC_CAMSS_CSI_VFE0_CLK					46
#define GCC_CAMSS_CSI_VFE1_CLK					47
#define GCC_CAMSS_CSIPHY0_CLK					48
#define GCC_CAMSS_CSIPHY1_CLK					49
#define GCC_CAMSS_CSIPHY2_CLK					50
#define GCC_CAMSS_CSIPHY3_CLK					51
#define GCC_CAMSS_CSIPHY_CLK_SRC				52
#define GCC_CAMSS_GP0_CLK					53
#define GCC_CAMSS_GP0_CLK_SRC					54
#define GCC_CAMSS_GP1_CLK					55
#define GCC_CAMSS_GP1_CLK_SRC					56
#define GCC_CAMSS_ISPIF_AHB_CLK					57
#define GCC_CAMSS_JPEG_AHB_CLK					58
#define GCC_CAMSS_JPEG_AXI_CLK					59
#define GCC_CAMSS_JPEG_CLK					60
#define GCC_CAMSS_JPEG_CLK_SRC					61
#define GCC_CAMSS_JPEG_TSCTR_CLK				62
#define GCC_CAMSS_MCLK0_CLK					63
#define GCC_CAMSS_MCLK0_CLK_SRC					64
#define GCC_CAMSS_MCLK1_CLK					65
#define GCC_CAMSS_MCLK1_CLK_SRC					66
#define GCC_CAMSS_MCLK2_CLK					67
#define GCC_CAMSS_MCLK2_CLK_SRC					68
#define GCC_CAMSS_MCLK3_CLK					69
#define GCC_CAMSS_MCLK3_CLK_SRC					70
#define GCC_CAMSS_MICRO_AHB_CLK					71
#define GCC_CAMSS_THROTTLE_NRT_AXI_CLK				72
#define GCC_CAMSS_THROTTLE_RT_AXI_CLK				73
#define GCC_CAMSS_TOP_AHB_CLK					74
#define GCC_CAMSS_VFE0_AHB_CLK					75
#define GCC_CAMSS_VFE0_CLK					76
#define GCC_CAMSS_VFE0_CLK_SRC					77
#define GCC_CAMSS_VFE0_STREAM_CLK				78
#define GCC_CAMSS_VFE1_AHB_CLK					79
#define GCC_CAMSS_VFE1_CLK					80
#define GCC_CAMSS_VFE1_CLK_SRC					81
#define GCC_CAMSS_VFE1_STREAM_CLK				82
#define GCC_CAMSS_VFE_TSCTR_CLK					83
#define GCC_CAMSS_VFE_VBIF_AHB_CLK				84
#define GCC_CAMSS_VFE_VBIF_AXI_CLK				85
#define GCC_CE1_AHB_CLK						86
#define GCC_CE1_AXI_CLK						87
#define GCC_CE1_CLK						88
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK				89
#define GCC_CPUSS_AHB_CLK					90
#define GCC_CPUSS_AHB_CLK_SRC					91
#define GCC_CPUSS_GNOC_CLK					92
#define GCC_CPUSS_THROTTLE_CORE_CLK				93
#define GCC_CPUSS_THROTTLE_XO_CLK				94
#define GCC_DISP_AHB_CLK					95
#define GCC_DISP_GPLL0_DIV_CLK_SRC				96
#define GCC_DISP_HF_AXI_CLK					97
#define GCC_DISP_THROTTLE_CORE_CLK				98
#define GCC_DISP_XO_CLK						99
#define GCC_GP1_CLK						100
#define GCC_GP1_CLK_SRC						101
#define GCC_GP2_CLK						102
#define GCC_GP2_CLK_SRC						103
#define GCC_GP3_CLK						104
#define GCC_GP3_CLK_SRC						105
#define GCC_GPU_CFG_AHB_CLK					106
#define GCC_GPU_GPLL0_CLK_SRC					107
#define GCC_GPU_GPLL0_DIV_CLK_SRC				108
#define GCC_GPU_MEMNOC_GFX_CLK					109
#define GCC_GPU_SNOC_DVM_GFX_CLK				110
#define GCC_GPU_THROTTLE_CORE_CLK				111
#define GCC_GPU_THROTTLE_XO_CLK					112
#define GCC_MSS_VS_CLK						113
#define GCC_PDM2_CLK						114
#define GCC_PDM2_CLK_SRC					115
#define GCC_PDM_AHB_CLK						116
#define GCC_PDM_XO4_CLK						117
#define GCC_PRNG_AHB_CLK					118
#define GCC_QMIP_CAMERA_NRT_AHB_CLK				119
#define GCC_QMIP_CAMERA_RT_AHB_CLK				120
#define GCC_QMIP_CPUSS_CFG_AHB_CLK				121
#define GCC_QMIP_DISP_AHB_CLK					122
#define GCC_QMIP_GPU_CFG_AHB_CLK				123
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK				124
#define GCC_QUPV3_WRAP0_CORE_2X_CLK				125
#define GCC_QUPV3_WRAP0_CORE_CLK				126
#define GCC_QUPV3_WRAP0_S0_CLK					127
#define GCC_QUPV3_WRAP0_S0_CLK_SRC				128
#define GCC_QUPV3_WRAP0_S1_CLK					129
#define GCC_QUPV3_WRAP0_S1_CLK_SRC				130
#define GCC_QUPV3_WRAP0_S2_CLK					131
#define GCC_QUPV3_WRAP0_S2_CLK_SRC				132
#define GCC_QUPV3_WRAP0_S3_CLK					133
#define GCC_QUPV3_WRAP0_S3_CLK_SRC				134
#define GCC_QUPV3_WRAP0_S4_CLK					135
#define GCC_QUPV3_WRAP0_S4_CLK_SRC				136
#define GCC_QUPV3_WRAP0_S5_CLK					137
#define GCC_QUPV3_WRAP0_S5_CLK_SRC				138
#define GCC_QUPV3_WRAP1_CORE_2X_CLK				139
#define GCC_QUPV3_WRAP1_CORE_CLK				140
#define GCC_QUPV3_WRAP1_S0_CLK					141
#define GCC_QUPV3_WRAP1_S0_CLK_SRC				142
#define GCC_QUPV3_WRAP1_S1_CLK					143
#define GCC_QUPV3_WRAP1_S1_CLK_SRC				144
#define GCC_QUPV3_WRAP1_S2_CLK					145
#define GCC_QUPV3_WRAP1_S2_CLK_SRC				146
#define GCC_QUPV3_WRAP1_S3_CLK					147
#define GCC_QUPV3_WRAP1_S3_CLK_SRC				148
#define GCC_QUPV3_WRAP1_S4_CLK					149
#define GCC_QUPV3_WRAP1_S4_CLK_SRC				150
#define GCC_QUPV3_WRAP1_S5_CLK					151
#define GCC_QUPV3_WRAP1_S5_CLK_SRC				152
#define GCC_QUPV3_WRAP_0_M_AHB_CLK				153
#define GCC_QUPV3_WRAP_0_S_AHB_CLK				154
#define GCC_QUPV3_WRAP_1_M_AHB_CLK				155
#define GCC_QUPV3_WRAP_1_S_AHB_CLK				156
#define GCC_SDCC1_AHB_CLK					157
#define GCC_SDCC1_APPS_CLK					158
#define GCC_SDCC1_APPS_CLK_SRC					159
#define GCC_SDCC1_ICE_CORE_CLK					160
#define GCC_SDCC1_ICE_CORE_CLK_SRC				161
#define GCC_SDCC2_AHB_CLK					162
#define GCC_SDCC2_APPS_CLK					163
#define GCC_SDCC2_APPS_CLK_SRC					164
#define GCC_SYS_NOC_CPUSS_AHB_CLK				165
#define GCC_SYS_NOC_UFS_PHY_AXI_CLK				166
#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK				167
#define GCC_UFS_PHY_AHB_CLK					168
#define GCC_UFS_PHY_AXI_CLK					169
#define GCC_UFS_PHY_AXI_CLK_SRC					170
#define GCC_UFS_PHY_ICE_CORE_CLK				171
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC				172
#define GCC_UFS_PHY_PHY_AUX_CLK					173
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC				174
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK				175
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK				176
#define GCC_UFS_PHY_UNIPRO_CORE_CLK				177
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC				178
#define GCC_USB30_PRIM_MASTER_CLK				179
#define GCC_USB30_PRIM_MASTER_CLK_SRC				180
#define GCC_USB30_PRIM_MOCK_UTMI_CLK				181
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC			182
#define GCC_USB30_PRIM_SLEEP_CLK				183
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC				184
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK				185
#define GCC_USB3_PRIM_PHY_PIPE_CLK				186
#define GCC_VDDA_VS_CLK						187
#define GCC_VDDCX_VS_CLK					188
#define GCC_VDDMX_VS_CLK					189
#define GCC_VIDEO_AHB_CLK					190
#define GCC_VIDEO_AXI0_CLK					191
#define GCC_VIDEO_THROTTLE_CORE_CLK				192
#define GCC_VIDEO_XO_CLK					193
#define GCC_VS_CTRL_AHB_CLK					194
#define GCC_VS_CTRL_CLK						195
#define GCC_VS_CTRL_CLK_SRC					196
#define GCC_VSENSOR_CLK_SRC					197
#define GCC_WCSS_VS_CLK						198
#define GPLL0							199
#define GPLL0_OUT_AUX2						200
#define GPLL3							201
#define GPLL4							202
#define GPLL4_OUT_MAIN						203
#define GPLL5							204
#define GPLL5_OUT_MAIN						205
#define GPLL6							206
#define GPLL6_OUT_MAIN						207
#define GPLL7							208
#define GPLL7_OUT_MAIN						209
#define GPLL8							210
#define GPLL8_OUT_MAIN						211
#define GPLL9							212
#define GPLL9_OUT_MAIN						213
#define GCC_USB3_PRIM_CLKREF_CLK				214

#define GCC_CAMSS_CCI_BCR					0
#define GCC_CAMSS_CPP_BCR					1
#define GCC_CAMSS_CPP_TOP_BCR					2
#define GCC_CAMSS_CSI0_BCR					3
#define GCC_CAMSS_CSI0PIX_BCR					4
#define GCC_CAMSS_CSI0RDI_BCR					5
#define GCC_CAMSS_CSI1_BCR					6
#define GCC_CAMSS_CSI1PIX_BCR					7
#define GCC_CAMSS_CSI1RDI_BCR					8
#define GCC_CAMSS_CSI2_BCR					9
#define GCC_CAMSS_CSI2PIX_BCR					10
#define GCC_CAMSS_CSI2RDI_BCR					11
#define GCC_CAMSS_CSI3_BCR					12
#define GCC_CAMSS_CSI3PIX_BCR					13
#define GCC_CAMSS_CSI3RDI_BCR					14
#define GCC_CAMSS_CSI_VFE0_BCR					15
#define GCC_CAMSS_CSI_VFE1_BCR					16
#define GCC_CAMSS_ISPIF_BCR					17
#define GCC_CAMSS_JPEG_BCR					18
#define GCC_CAMSS_MICRO_BCR					19
#define GCC_CAMSS_PHY0_BCR					20
#define GCC_CAMSS_PHY1_BCR					21
#define GCC_CAMSS_PHY2_BCR					22
#define GCC_CAMSS_TOP_BCR					23

/* GCC Resets */
#define GCC_CAMSS_VFE0_BCR					24
#define GCC_CAMSS_VFE1_BCR					25
#define GCC_CAMSS_VFE_VBIF_BCR					26
#define GCC_GPU_BCR						27
#define GCC_MMSS_BCR						28
#define GCC_PDM_BCR						29
#define GCC_PRNG_BCR						30
#define GCC_QUPV3_WRAPPER_0_BCR					31
#define GCC_QUPV3_WRAPPER_1_BCR					32
#define GCC_QUSB2PHY_PRIM_BCR					33
#define GCC_QUSB2PHY_SEC_BCR					34
#define GCC_SDCC1_BCR						35
#define GCC_SDCC2_BCR						36
#define GCC_UFS_PHY_BCR						37
#define GCC_USB30_PRIM_BCR					38
#define GCC_USB_PHY_CFG_AHB2PHY_BCR				39
#define GCC_VS_BCR						40
#define GCC_USB3_PHY_PRIM_SP0_BCR				41
#define GCC_USB3PHY_PHY_PRIM_SP0_BCR				42

#endif
