;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	ADD #127, 102
	SUB 1, <-7
	SPL <0, 90
	CMP #72, @909
	SUB 270, 1
	SUB @127, <106
	SPL 0, -202
	SUB @127, <106
	SLT 1, <-1
	CMP @1, @0
	JMN 0, -202
	SUB @127, 100
	SLT 721, 1
	ADD -7, <-99
	SLT 721, 1
	CMP -7, <-99
	CMP 12, @10
	SPL 127, 100
	SUB #72, @300
	SUB 721, 1
	CMP #72, @300
	SUB 271, 60
	ADD @13, 0
	SUB 271, 60
	JMN 0, -202
	MOV -27, <-20
	SUB @127, 100
	MOV -1, <-20
	CMP #72, @200
	SPL 127, 100
	SPL 127, 100
	SUB @127, <106
	SUB 271, 60
	ADD @13, 0
	SUB @1, @0
	CMP #72, @200
	SUB 271, 60
	JMN 127, 100
	SUB 271, 60
	CMP -7, <-420
	MOV -7, <-20
	CMP -7, <-420
	MOV -7, <-20
	CMP -7, <-420
	CMP 12, @10
