# ARG_OSCI_HARDWARE

**ARG_OSCI** is a compact and configurable digital oscilloscope platform, designed around the ESP32 microcontroller and capable of performing accurate signal measurements across a wide voltage range.  
This repository contains the complete **hardware design files** for ARG_OSCI, including schematics, PCB layout, bill of materials (BOM), and 3D enclosure models.

ðŸ“Œ This repository focuses **exclusively on the hardware**.  
For firmware and companion application, see:

- [Firmware Repository](https://github.com/youruser/arg_osci_firmware)
- [Desktop/Mobile Visualization Tool](https://github.com/youruser/arg_osci_app)

## Product Overview

ARG_OSCI enables reliable signal acquisition through 8 selectable voltage ranges, AC/DC coupling, internal or external ADC channels, and built-in calibration utilities. Designed for educational, prototyping, and semi-professional use, it combines ease of use with signal integrity.

**Key Features:**

- 8 voltage scales ranging from Â±0.6V to Â±400V
- AC/DC coupling switchable via physical toggle
- Two-stage analog attenuation network
- Internal ESP32 ADC (120 kHz BW) or external ADS7884 ADC (1.25 MHz BW)
- Anti-aliasing filters on both acquisition paths
- Built-in 1kHz test signal for compensation
- Â±5V analog supply with optional external â€“5V input
- Physical switches for input configuration
- LED indicator for device readiness
- Designed with manufacturability and tolerance analysis in mind

## Hardware Implementation

### Voltage Scales and Attenuation Stages

Signal scaling is achieved through **two cascaded attenuation stages** controlled via mechanical switches:

- **Stage A/B**: Coarse attenuation (~Ã—40)
- **Stage 1â€“4**: Fine attenuation (~Ã—2.4)

This configuration yields 8 total scales:

| Scale | Expected Range |
|-------|----------------|
| A1    | Â±0.6V          |
| A2    | Â±1.5V          |
| A3    | Â±4V            |
| A4    | Â±10V           |
| B1    | Â±24V           |
| B2    | Â±60V           |
| B3    | Â±150V          |
| B4    | Â±400V          |

Switches allow quick manual selection of attenuation paths, providing hardware-level reliability and simplicity.

### AC/DC Coupling

Coupling mode is selected via a **physical switch**:

- **DC coupling** is the default state.
- **AC coupling** introduces a capacitor in series to block DC components.

> When switching to AC mode, start with the **highest voltage scale** to avoid damage from DC transients. After a few seconds, return to the appropriate scale for the AC signal of interest.

### Signal Conditioning and ADC Modes

ARG_OSCI supports two acquisition modes:

#### Internal ADC (ESP32):
- Integrated into the ESP32 microcontroller
- Bandwidth: ~120 kHz
- Suitable for general-purpose, low-frequency measurements

#### External ADC (ADS7884):
- 12-bit, high-speed SAR ADC
- Bandwidth: ~1.25 MHz
- Offers better resolution and higher fidelity
- **Placement Note**: The ADC must be physically close to the ESP32 to minimize signal degradation and ensure proper timing.

Both paths include **anti-aliasing low-pass filters** designed to suppress high-frequency noise and avoid spectral folding.

## Compensation and Calibration

A **variable capacitor (trimmer)** is used to compensate for the parasitic capacitance of the signal path and switching network. Calibration ensures a flat frequency response.

- Calibration is most effective on the **A2 scale** (Â±1.5V), where the system is most sensitive to capacitance variation.
- A **1kHz test signal** is built into the device for easy calibration by visualizing signal integrity.

Although other scales can be used for compensation, the limited tuning range of the trimmer may not be sufficient for high-voltage scales.

## Power Supply

- Requires a **+5V input**, supplied via USB (ESP32 devkit) or external power source.
- Includes a **â€“5V inverter (LM2776)** to supply op-amps and analog stages.
- For improved stability, an external â€“5V supply may be connected through a dedicated header on the PCB.

> Power supply ripple or variation on the â€“5V rail can introduce baseline offset.

## Offset Correction

In case of unwanted signal offset due to power or analog front-end deviations:

1. Connect the input to GND.
2. Observe the zero level on the application.
3. Apply a compensation in firmware using:

```text
V_corrected = V_measured â€“ offset

## Error & Frequency Response Analysis

The circuit was designed using 5% tolerance passive components. A theoretical dispersion analysis was performed to estimate signal variation across frequency ranges due to tolerance stacking.

A dedicated plot shows the error vs. frequency response for each attenuation scale.

ðŸ‘‰ Insert plot here: (Include your dispersion/error graph in this section)
Example:


Estimated amplitude error vs. frequency per scale using 5% tolerance components

> For higher accuracy, consider using 1% tolerance resistors and capacitors in key analog stages.

## Repository Structure

hardware/
â”œâ”€â”€ schematics/         # KiCad and PDF schematic files
â”œâ”€â”€ pcb/                # KiCad PCB layout + Gerber files
â”œâ”€â”€ bom/                # Bill of Materials (CSV, PDF)
â”œâ”€â”€ case3d/             # STL files for 3D-printed case
â”œâ”€â”€ doc/                # Technical documentation, notes
â””â”€â”€ images/             # Diagrams, plots, and real pictures

##  Design Considerations

- Minimize trace length between ESP32 and ADS7884
- Shield analog paths where possible
- Avoid switching between scales during active sampling
- Always verify input voltage before scale selection

## Functional Behavior

- Manual selection of input scale and coupling
- Visual feedback via onboard LED when device is ready to connect
- Fixed acquisition mode (internal or external) selected at startup
- Quick calibration via built-in test signal and trimmer
- Real-time data streaming to companion software

## Known Issues & Future Improvements

### Known Issues

- Limited trimmer range limits compensation on high voltage scales
- Internal ADC quality varies with ESP32 models
- â€“5V rail may introduce noise or offset if not externally regulated

### Future Improvements

- Firmware-based automatic zero-level calibration
- Replace trimmer with digital potentiometer for better compensation
- Modularize front-end for multi-channel acquisition
- Improve PCB layout for EMC and signal integrity

## Images

- PCB layout
- Real device assembled
- 3D-printed enclosure
- Calibration procedure
- Signal example on different scales

## License

This project is licensed under ?.
See the LICENSE file for full terms and conditions.

## Acknowledgements

This project is part of the **ARG_OSCI** oscilloscope visualization tool suite.  
For the firmware and software used, visit the [ARG_OSCI_FIRMWARE]() and [ARG_OSCI_APP]() repositories.
