# RISCV_CPU
 Designed and simulated a 6-stage pipelined 16-bit CPU architecture using Vivado
