5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate5.3.vcd) 2 -o (generate5.3.cdd) 2 -v (generate5.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate5.3.v 1 31 1 
2 1 15 15 15 c0010 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 init 2 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$1 "main.u$1" 0 generate5.3.v 15 19 1 
2 2 16 16 16 100013 1 0 21008 0 0 1 16 1 0
2 3 16 16 16 c000c 0 1 1410 0 0 1 1 a
2 4 16 16 16 c0013 1 37 1a 2 3
2 5 17 17 17 d000e 1 0 1008 0 0 32 48 a 0
2 6 17 17 17 c000e 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 18 18 100013 1 0 21004 0 0 1 16 0 0
2 8 18 18 18 c000c 0 1 1410 0 0 1 1 a
2 9 18 18 18 c0013 1 37 16 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$2 "main.u$2" 0 generate5.3.v 22 29 1 
