//
// Copyright (c) 2017 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARNVDLA_UH_INC_
#define ___ARNVDLA_UH_INC_

// Register NVDLA_GLB_S_NVDLA_HW_VERSION
#define LIST_REG_FLD_NVDLA_GLB_S_NVDLA_HW_VERSION(_) \
_(NVDLA_GLB,S_NVDLA_HW_VERSION,MAJOR) \
_(NVDLA_GLB,S_NVDLA_HW_VERSION,MINOR)
#define REG_NVDLA_GLB_S_NVDLA_HW_VERSION(_) _(NVDLA_GLB,S_NVDLA_HW_VERSION,0x0,0x0,1,4,0xffffff,0x303031,0xffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR(_) _(NVDLA_GLB,S_NVDLA_HW_VERSION,MAJOR,8,7,0,0,0,0xff,0x31,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR(_)

#define REG_FLD_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR(_) _(NVDLA_GLB,S_NVDLA_HW_VERSION,MINOR,16,23,8,0,0,0xffff,0x3030,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR(_)


// Register NVDLA_GLB_S_INTR_MASK
#define LIST_REG_FLD_NVDLA_GLB_S_INTR_MASK(_) \
_(NVDLA_GLB,S_INTR_MASK,SDP_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,SDP_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,CDP_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,CDP_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,PDP_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,PDP_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,BDMA_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,BDMA_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,RUBIK_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,RUBIK_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,CDMA_DAT_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,CDMA_DAT_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,CDMA_WT_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,CDMA_WT_DONE_MASK1) \
_(NVDLA_GLB,S_INTR_MASK,CACC_DONE_MASK0) \
_(NVDLA_GLB,S_INTR_MASK,CACC_DONE_MASK1)
#define REG_NVDLA_GLB_S_INTR_MASK(_) _(NVDLA_GLB,S_INTR_MASK,0x4,0x4,1,4,0x3f03ff,0x0,0x3f03ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,SDP_DONE_MASK0,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,SDP_DONE_MASK1,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,CDP_DONE_MASK0,1,2,2,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,CDP_DONE_MASK1,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,PDP_DONE_MASK0,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,PDP_DONE_MASK1,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,BDMA_DONE_MASK0,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,BDMA_DONE_MASK1,1,7,7,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,RUBIK_DONE_MASK0,1,8,8,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,RUBIK_DONE_MASK1,1,9,9,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,CDMA_DAT_DONE_MASK0,1,16,16,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,CDMA_DAT_DONE_MASK1,1,17,17,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,CDMA_WT_DONE_MASK0,1,18,18,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,CDMA_WT_DONE_MASK1,1,19,19,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0(_) _(NVDLA_GLB,S_INTR_MASK,CACC_DONE_MASK0,1,20,20,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1(_) _(NVDLA_GLB,S_INTR_MASK,CACC_DONE_MASK1,1,21,21,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1(_)


// Register NVDLA_GLB_S_INTR_SET
#define LIST_REG_FLD_NVDLA_GLB_S_INTR_SET(_) \
_(NVDLA_GLB,S_INTR_SET,SDP_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,SDP_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,CDP_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,CDP_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,PDP_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,PDP_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,BDMA_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,BDMA_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,RUBIK_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,RUBIK_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,CDMA_DAT_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,CDMA_DAT_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,CDMA_WT_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,CDMA_WT_DONE_SET1) \
_(NVDLA_GLB,S_INTR_SET,CACC_DONE_SET0) \
_(NVDLA_GLB,S_INTR_SET,CACC_DONE_SET1)
#define REG_NVDLA_GLB_S_INTR_SET(_) _(NVDLA_GLB,S_INTR_SET,0x8,0x8,1,4,0x3f03ff,0x0,0x3f03ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,SDP_DONE_SET0,1,0,0,22,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,SDP_DONE_SET1,1,1,1,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,CDP_DONE_SET0,1,2,2,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,CDP_DONE_SET1,1,3,3,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,PDP_DONE_SET0,1,4,4,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,PDP_DONE_SET1,1,5,5,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,BDMA_DONE_SET0,1,6,6,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,BDMA_DONE_SET1,1,7,7,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,RUBIK_DONE_SET0,1,8,8,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,RUBIK_DONE_SET1,1,9,9,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,CDMA_DAT_DONE_SET0,1,16,16,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,CDMA_DAT_DONE_SET1,1,17,17,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,CDMA_WT_DONE_SET0,1,18,18,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,CDMA_WT_DONE_SET1,1,19,19,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0(_) _(NVDLA_GLB,S_INTR_SET,CACC_DONE_SET0,1,20,20,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1(_) _(NVDLA_GLB,S_INTR_SET,CACC_DONE_SET1,1,21,21,18,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1(_)


// Register NVDLA_GLB_S_INTR_STATUS
#define LIST_REG_FLD_NVDLA_GLB_S_INTR_STATUS(_) \
_(NVDLA_GLB,S_INTR_STATUS,SDP_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,SDP_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,CDP_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,CDP_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,PDP_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,PDP_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,BDMA_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,BDMA_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,RUBIK_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,RUBIK_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,CDMA_DAT_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,CDMA_DAT_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,CDMA_WT_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,CDMA_WT_DONE_STATUS1) \
_(NVDLA_GLB,S_INTR_STATUS,CACC_DONE_STATUS0) \
_(NVDLA_GLB,S_INTR_STATUS,CACC_DONE_STATUS1)
#define REG_NVDLA_GLB_S_INTR_STATUS(_) _(NVDLA_GLB,S_INTR_STATUS,0xc,0xc,1,4,0x3f03ff,0x0,0x3f03ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,SDP_DONE_STATUS0,1,0,0,23,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,SDP_DONE_STATUS1,1,1,1,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,CDP_DONE_STATUS0,1,2,2,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,CDP_DONE_STATUS1,1,3,3,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,PDP_DONE_STATUS0,1,4,4,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,PDP_DONE_STATUS1,1,5,5,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,BDMA_DONE_STATUS0,1,6,6,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,BDMA_DONE_STATUS1,1,7,7,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,RUBIK_DONE_STATUS0,1,8,8,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,RUBIK_DONE_STATUS1,1,9,9,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,CDMA_DAT_DONE_STATUS0,1,16,16,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,CDMA_DAT_DONE_STATUS1,1,17,17,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,CDMA_WT_DONE_STATUS0,1,18,18,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,CDMA_WT_DONE_STATUS1,1,19,19,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0(_) _(NVDLA_GLB,S_INTR_STATUS,CACC_DONE_STATUS0,1,20,20,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0(_)

#define REG_FLD_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1(_) _(NVDLA_GLB,S_INTR_STATUS,CACC_DONE_STATUS1,1,21,21,19,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1(_)


// Register NVDLA_GEC_FEATURE
#define LIST_REG_FLD_NVDLA_GEC_FEATURE(_) \
_(NVDLA_GEC,FEATURE,NUM_ERR) \
_(NVDLA_GEC,FEATURE,NUM_ERR_SLICES)
#define REG_NVDLA_GEC_FEATURE(_) _(NVDLA_GEC,FEATURE,0x1000,0x0,1,4,0xffff003f,0x430003,0xffff003f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_FEATURE_NUM_ERR(_) _(NVDLA_GEC,FEATURE,NUM_ERR,16,31,16,0,0,0xffff,0x43,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_FEATURE_NUM_ERR(_)

#define REG_FLD_NVDLA_GEC_FEATURE_NUM_ERR_SLICES(_) _(NVDLA_GEC,FEATURE,NUM_ERR_SLICES,6,5,0,0,0,0x3f,0x3,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_FEATURE_NUM_ERR_SLICES(_)


// Register NVDLA_GEC_SWRESET
#define LIST_REG_FLD_NVDLA_GEC_SWRESET(_) \
_(NVDLA_GEC,SWRESET,SWRST)
#define REG_NVDLA_GEC_SWRESET(_) _(NVDLA_GEC,SWRESET,0x1004,0x4,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_SWRESET_SWRST(_) _(NVDLA_GEC,SWRESET,SWRST,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_SWRESET_SWRST(_)


// Register NVDLA_GEC_MISSIONERR_TYPE
#define LIST_REG_FLD_NVDLA_GEC_MISSIONERR_TYPE(_) \
_(NVDLA_GEC,MISSIONERR_TYPE,CODE)
#define REG_NVDLA_GEC_MISSIONERR_TYPE(_) _(NVDLA_GEC,MISSIONERR_TYPE,0x1008,0x8,1,4,0x3f,0x5,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_MISSIONERR_TYPE_CODE(_) _(NVDLA_GEC,MISSIONERR_TYPE,CODE,6,5,0,1,0,0x3f,0x5,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_MISSIONERR_TYPE_CODE(_)


// Register NVDLA_GEC_CURRENT_COUNTER_VALUE
#define LIST_REG_FLD_NVDLA_GEC_CURRENT_COUNTER_VALUE(_) \
_(NVDLA_GEC,CURRENT_COUNTER_VALUE,VALUE)
#define REG_NVDLA_GEC_CURRENT_COUNTER_VALUE(_) _(NVDLA_GEC,CURRENT_COUNTER_VALUE,0x100c,0xc,1,4,0x1ff,0x0,0x1ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE(_) _(NVDLA_GEC,CURRENT_COUNTER_VALUE,VALUE,9,8,0,1,0,0x1ff,0x0,0x1ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE(_)


// Register NVDLA_GEC_MISSIONERR_INDEX
#define LIST_REG_FLD_NVDLA_GEC_MISSIONERR_INDEX(_) \
_(NVDLA_GEC,MISSIONERR_INDEX,IDX)
#define REG_NVDLA_GEC_MISSIONERR_INDEX(_) _(NVDLA_GEC,MISSIONERR_INDEX,0x1014,0x14,1,4,0x7f,0x0,0x7f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_MISSIONERR_INDEX_IDX(_) _(NVDLA_GEC,MISSIONERR_INDEX,IDX,7,6,0,515,1,0x7f,0x0,0x7f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_MISSIONERR_INDEX_IDX(_)


// Register NVDLA_GEC_CORRECTABLE_THRESHOLD
#define LIST_REG_FLD_NVDLA_GEC_CORRECTABLE_THRESHOLD(_) \
_(NVDLA_GEC,CORRECTABLE_THRESHOLD,COUNT)
#define REG_NVDLA_GEC_CORRECTABLE_THRESHOLD(_) _(NVDLA_GEC,CORRECTABLE_THRESHOLD,0x1018,0x18,1,4,0xff,0xff,0xff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT(_) _(NVDLA_GEC,CORRECTABLE_THRESHOLD,COUNT,8,7,0,515,1,0xff,0xff,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT(_)


// Register NVDLA_GEC_MISSIONERR_INJECT_UNLOCK
#define LIST_REG_FLD_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK(_) \
_(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,VALUE)
#define REG_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK(_) _(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,0x101c,0x1c,1,4,0xff,0x0,0xff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE(_) _(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,VALUE,8,7,0,3,0,0xff,0x0,0xff,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE(_) \
_(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,VALUE,LOCK,0) \
_(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,VALUE,UNLOCK,225)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_LOCK                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_UNLOCK                 _MK_ENUM_CONST(225)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR31) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR30) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR29) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR28) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR27) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR26) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR25) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR24) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR23) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR22) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR21) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR20) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR19) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR18) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR17) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR16) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR15) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR14) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR13) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR12) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR11) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR10) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR9) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR8) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR7) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR6) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR5) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR4) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR3) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR2) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR1) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,0x1030,0x30,1,4,0xffffffff,0xffffffff,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR31,1,31,31,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR31,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR31,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR30,1,30,30,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR30,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR30,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR29,1,29,29,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR29,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR29,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR28,1,28,28,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR28,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR28,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR27,1,27,27,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR27,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR27,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR26,1,26,26,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR26,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR26,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR25,1,25,25,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR25,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR25,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR24,1,24,24,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR24,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR24,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR23,1,23,23,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR23,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR23,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR22,1,22,22,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR22,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR22,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR21,1,21,21,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR21,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR21,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR20,1,20,20,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR20,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR20,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR19,1,19,19,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR19,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR19,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR18,1,18,18,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR18,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR18,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR17,1,17,17,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR17,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR17,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR16,1,16,16,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR16,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR16,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR15,1,15,15,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR15,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR15,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR14,1,14,14,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR14,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR14,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR13,1,13,13,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR13,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR13,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR12,1,12,12,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR12,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR12,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR11,1,11,11,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR11,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR11,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR10,1,10,10,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR10,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR10,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR9,1,9,9,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR9,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR9,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR8,1,8,8,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR8,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR8,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR7,1,7,7,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR7,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR7,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR6,1,6,6,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR6,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR6,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR5,1,5,5,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR5,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR5,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR4,1,4,4,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR4,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR4,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR3,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR3,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR3,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR2,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR2,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR2,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR1,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR1,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR1,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR0,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR0,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,ERR0,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR31) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR30) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR29) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR28) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR27) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR26) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR25) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR24) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR23) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR22) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR21) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR20) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR19) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR18) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR17) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR16) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR15) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR14) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR13) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR12) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR11) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR10) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR9) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR8) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR7) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR6) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR5) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR4) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR3) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR2) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR1) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,0x1034,0x34,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR31,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR31,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR31,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR30,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR30,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR30,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR29,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR29,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR29,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR28,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR28,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR28,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR27,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR27,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR27,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR26,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR26,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR26,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR25,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR25,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR25,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR24,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR24,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR24,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR23,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR23,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR23,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR22,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR22,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR22,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR21,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR21,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR21,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR20,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR20,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR20,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR19,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR19,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR19,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR18,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR18,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR18,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR17,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR17,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR17,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR16,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR16,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR16,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR15,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR15,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR15,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR14,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR14,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR14,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR13,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR13,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR13,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR12,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR12,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR12,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR11,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR11,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR11,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR10,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR10,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR10,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR9,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR9,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR9,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR8,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR8,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR8,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR7,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR7,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR7,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR6,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR6,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR6,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR5,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR5,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR5,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR4,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR4,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR4,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR3,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR3,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR3,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR2,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR2,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR2,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR1,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR1,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR1,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR0,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR0,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,ERR0,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_FORCE                 _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR31) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR30) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR29) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR28) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR27) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR26) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR25) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR24) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR23) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR22) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR21) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR20) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR19) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR18) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR17) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR16) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR15) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR14) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR13) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR12) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR11) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR10) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR9) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR8) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR7) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR6) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR5) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR4) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR3) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR2) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR1) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,0x1038,0x38,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR31,1,31,31,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR30,1,30,30,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR29,1,29,29,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR28,1,28,28,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR27,1,27,27,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR26,1,26,26,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR25,1,25,25,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR24,1,24,24,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR23,1,23,23,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR22,1,22,22,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR21,1,21,21,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR20,1,20,20,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR19,1,19,19,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR18,1,18,18,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR17,1,17,17,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR16,1,16,16,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR15,1,15,15,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR14,1,14,14,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR13,1,13,13,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR12,1,12,12,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR11,1,11,11,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR10,1,10,10,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR9,1,9,9,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR8,1,8,8,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR7,1,7,7,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR6,1,6,6,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR5,1,5,5,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR4,1,4,4,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR3,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR2,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR1,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,ERR0,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0(_)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR31) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR30) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR29) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR28) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR27) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR26) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR25) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR24) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR23) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR22) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR21) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR20) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR19) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR18) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR17) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR16) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR15) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR8) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR7) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR6) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR5) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR4) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR3) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR2) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR1) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,0x103c,0x3c,1,4,0xffff81ff,0x0,0xffff81ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR31,1,31,31,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR31,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR31,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR30,1,30,30,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR30,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR30,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR29,1,29,29,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR29,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR29,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR28,1,28,28,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR28,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR28,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR27,1,27,27,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR27,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR27,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR26,1,26,26,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR26,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR26,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR25,1,25,25,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR25,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR25,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR24,1,24,24,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR24,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR24,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR23,1,23,23,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR23,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR23,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR22,1,22,22,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR22,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR22,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR21,1,21,21,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR21,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR21,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR20,1,20,20,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR20,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR20,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR19,1,19,19,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR19,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR19,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR18,1,18,18,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR18,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR18,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR17,1,17,17,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR17,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR17,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR16,1,16,16,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR16,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR16,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR15,1,15,15,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR15,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR15,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR8,1,8,8,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR8,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR8,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR7,1,7,7,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR7,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR7,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR6,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR6,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR6,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR5,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR5,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR5,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR4,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR4,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR4,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR3,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR3,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR3,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR2,1,2,2,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR2,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR2,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR1,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR1,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR1,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0(_) _(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR0,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR0,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,ERR0,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR31) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR30) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR29) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR28) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR27) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR26) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR25) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR24) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR23) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR22) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR21) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR20) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR19) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR18) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR17) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR16) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR15) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR14) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR13) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR12) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR11) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR10) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR9) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR8) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR7) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR6) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR5) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR4) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR3) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR2) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR1) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,0x1040,0x40,1,4,0xffffffff,0xffffffff,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR31,1,31,31,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR31,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR31,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR30,1,30,30,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR30,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR30,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR29,1,29,29,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR29,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR29,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR28,1,28,28,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR28,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR28,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR27,1,27,27,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR27,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR27,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR26,1,26,26,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR26,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR26,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR25,1,25,25,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR25,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR25,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR24,1,24,24,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR24,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR24,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR23,1,23,23,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR23,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR23,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR22,1,22,22,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR22,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR22,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR21,1,21,21,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR21,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR21,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR20,1,20,20,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR20,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR20,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR19,1,19,19,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR19,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR19,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR18,1,18,18,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR18,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR18,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR17,1,17,17,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR17,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR17,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR16,1,16,16,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR16,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR16,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR15,1,15,15,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR15,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR15,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR14,1,14,14,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR14,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR14,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR13,1,13,13,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR13,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR13,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR12,1,12,12,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR12,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR12,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR11,1,11,11,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR11,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR11,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR10,1,10,10,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR10,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR10,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR9,1,9,9,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR9,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR9,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR8,1,8,8,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR8,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR8,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR7,1,7,7,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR7,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR7,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR6,1,6,6,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR6,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR6,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR5,1,5,5,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR5,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR5,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR4,1,4,4,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR4,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR4,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR3,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR3,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR3,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR2,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR2,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR2,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR1,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR1,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR1,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR0,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR0,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,ERR0,ENABLE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_ENABLE                        _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR31) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR30) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR29) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR28) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR27) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR26) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR25) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR24) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR23) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR22) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR21) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR20) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR19) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR18) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR17) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR16) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR15) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR14) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR13) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR12) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR11) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR10) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR9) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR8) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR7) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR6) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR5) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR4) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR3) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR2) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR1) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,0x1044,0x44,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR31,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR31,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR31,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR30,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR30,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR30,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR29,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR29,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR29,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR28,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR28,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR28,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR27,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR27,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR27,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR26,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR26,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR26,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR25,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR25,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR25,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR24,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR24,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR24,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR23,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR23,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR23,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR22,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR22,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR22,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR21,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR21,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR21,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR20,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR20,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR20,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR19,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR19,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR19,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR18,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR18,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR18,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR17,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR17,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR17,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR16,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR16,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR16,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR15,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR15,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR15,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR14,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR14,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR14,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR13,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR13,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR13,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR12,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR12,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR12,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR11,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR11,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR11,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR10,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR10,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR10,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR9,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR9,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR9,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR8,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR8,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR8,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR7,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR7,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR7,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR6,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR6,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR6,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR5,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR5,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR5,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR4,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR4,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR4,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR3,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR3,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR3,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR2,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR2,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR2,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR1,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR1,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR1,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_FORCE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR0,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR0,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,ERR0,FORCE,1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_NOFORCE                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_FORCE                  _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR31) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR30) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR29) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR28) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR27) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR26) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR25) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR24) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR23) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR22) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR21) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR20) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR19) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR18) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR17) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR16) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR15) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR14) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR13) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR12) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR11) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR10) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR9) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR8) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR7) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR6) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR5) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR4) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR3) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR2) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR1) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,0x1048,0x48,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR31,1,31,31,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR30,1,30,30,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR29,1,29,29,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR28,1,28,28,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR27,1,27,27,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR26,1,26,26,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR25,1,25,25,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR24,1,24,24,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR23,1,23,23,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR22,1,22,22,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR21,1,21,21,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR20,1,20,20,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR19,1,19,19,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR18,1,18,18,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR17,1,17,17,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR16,1,16,16,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR15,1,15,15,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR14,1,14,14,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR13,1,13,13,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR12,1,12,12,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR11,1,11,11,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR10,1,10,10,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR9,1,9,9,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR8,1,8,8,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR7,1,7,7,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR6,1,6,6,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR5,1,5,5,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR4,1,4,4,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR3,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR2,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR1,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0(_) _(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,ERR0,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0(_)


// Register NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR31) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR30) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR29) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR28) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR27) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR26) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR25) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR24) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR23) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR22) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR21) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR20) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR19) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR18) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR17) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR16) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR15) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR14) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR13) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR12) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR11) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR10) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR9) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR8) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR7) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR6) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR5) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR4) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR3) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR2) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR1) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR0)
#define REG_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,0x1050,0x50,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR31,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR31,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR31,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR30,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR30,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR30,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR29,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR29,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR29,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR28,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR28,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR28,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR27,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR27,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR27,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR26,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR26,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR26,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR25,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR25,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR25,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR24,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR24,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR24,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR23,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR23,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR23,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR22,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR22,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR22,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR21,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR21,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR21,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR20,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR20,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR20,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR19,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR19,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR19,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR18,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR18,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR18,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR17,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR17,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR17,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR16,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR16,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR16,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR15,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR15,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR15,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR14,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR14,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR14,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR13,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR13,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR13,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR12,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR12,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR12,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR11,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR11,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR11,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR10,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR10,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR10,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR9,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR9,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR9,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR8,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR8,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR8,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR7,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR7,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR7,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR6,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR6,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR6,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR5,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR5,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR5,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR4,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR4,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR4,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR3,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR3,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR3,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR2,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR2,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR2,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR1,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR1,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR1,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_RELOAD                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0(_) _(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR0,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0(_) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR0,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,ERR0,RELOAD,1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_NORELOAD                        _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_RELOAD                  _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR63) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR62) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR61) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR60) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR59) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR58) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR57) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR56) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR55) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR54) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR53) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR52) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR51) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR50) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR49) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR48) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR47) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR46) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR45) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR44) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR43) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR42) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR41) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR40) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR39) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR38) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR37) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR36) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR35) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR34) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR33) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,0x1060,0x60,1,4,0xffffffff,0xffffffff,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR63,1,31,31,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR63,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR63,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR62,1,30,30,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR62,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR62,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR61,1,29,29,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR61,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR61,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR60,1,28,28,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR60,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR60,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR59,1,27,27,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR59,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR59,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR58,1,26,26,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR58,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR58,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR57,1,25,25,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR57,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR57,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR56,1,24,24,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR56,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR56,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR55,1,23,23,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR55,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR55,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR54,1,22,22,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR54,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR54,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR53,1,21,21,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR53,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR53,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR52,1,20,20,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR52,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR52,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR51,1,19,19,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR51,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR51,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR50,1,18,18,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR50,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR50,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR49,1,17,17,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR49,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR49,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR48,1,16,16,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR48,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR48,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR47,1,15,15,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR47,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR47,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR46,1,14,14,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR46,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR46,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR45,1,13,13,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR45,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR45,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR44,1,12,12,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR44,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR44,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR43,1,11,11,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR43,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR43,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR42,1,10,10,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR42,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR42,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR41,1,9,9,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR41,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR41,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR40,1,8,8,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR40,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR40,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR39,1,7,7,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR39,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR39,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR38,1,6,6,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR38,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR38,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR37,1,5,5,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR37,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR37,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR36,1,4,4,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR36,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR36,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR35,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR35,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR35,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR34,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR34,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR34,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR33,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR33,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR33,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR32,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR32,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,ERR32,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR63) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR62) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR61) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR60) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR59) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR58) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR57) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR56) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR55) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR54) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR53) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR52) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR51) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR50) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR49) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR48) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR47) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR46) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR45) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR44) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR43) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR42) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR41) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR40) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR39) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR38) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR37) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR36) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR35) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR34) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR33) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,0x1064,0x64,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR63,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR63,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR63,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR62,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR62,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR62,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR61,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR61,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR61,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR60,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR60,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR60,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR59,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR59,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR59,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR58,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR58,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR58,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR57,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR57,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR57,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR56,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR56,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR56,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR55,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR55,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR55,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR54,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR54,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR54,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR53,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR53,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR53,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR52,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR52,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR52,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR51,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR51,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR51,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR50,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR50,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR50,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR49,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR49,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR49,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR48,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR48,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR48,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR47,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR47,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR47,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR46,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR46,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR46,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR45,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR45,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR45,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR44,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR44,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR44,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR43,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR43,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR43,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR42,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR42,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR42,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR41,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR41,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR41,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR40,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR40,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR40,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR39,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR39,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR39,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR38,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR38,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR38,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR37,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR37,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR37,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR36,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR36,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR36,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR35,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR35,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR35,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR34,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR34,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR34,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR33,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR33,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR33,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR32,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR32,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,ERR32,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_FORCE                        _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR63) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR62) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR61) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR60) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR59) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR58) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR57) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR56) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR55) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR54) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR53) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR52) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR51) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR50) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR49) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR48) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR47) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR46) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR45) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR44) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR43) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR42) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR41) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR40) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR39) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR38) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR37) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR36) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR35) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR34) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR33) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,0x1068,0x68,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR63,1,31,31,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR62,1,30,30,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR61,1,29,29,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR60,1,28,28,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR59,1,27,27,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR58,1,26,26,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR57,1,25,25,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR56,1,24,24,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR55,1,23,23,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR54,1,22,22,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR53,1,21,21,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR52,1,20,20,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR51,1,19,19,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR50,1,18,18,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR49,1,17,17,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR48,1,16,16,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR47,1,15,15,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR46,1,14,14,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR45,1,13,13,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR44,1,12,12,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR43,1,11,11,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR42,1,10,10,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR41,1,9,9,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR40,1,8,8,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR39,1,7,7,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR38,1,6,6,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR37,1,5,5,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR36,1,4,4,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR35,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR34,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR33,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,ERR32,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32(_)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR63) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR62) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR61) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR60) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR59) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR58) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR57) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR56) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR55) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR54) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR53) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR52) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR51) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR50) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR49) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR48) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR47) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR46) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR45) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR44) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR43) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR42) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR41) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR40) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR39) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR38) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR37) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR36) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR35) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR34) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR33) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,0x106c,0x6c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR63,1,31,31,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR63,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR63,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR62,1,30,30,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR62,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR62,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR61,1,29,29,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR61,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR61,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR60,1,28,28,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR60,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR60,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR59,1,27,27,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR59,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR59,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR58,1,26,26,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR58,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR58,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR57,1,25,25,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR57,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR57,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR56,1,24,24,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR56,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR56,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR55,1,23,23,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR55,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR55,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR54,1,22,22,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR54,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR54,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR53,1,21,21,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR53,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR53,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR52,1,20,20,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR52,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR52,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR51,1,19,19,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR51,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR51,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR50,1,18,18,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR50,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR50,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR49,1,17,17,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR49,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR49,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR48,1,16,16,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR48,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR48,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR47,1,15,15,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR47,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR47,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR46,1,14,14,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR46,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR46,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR45,1,13,13,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR45,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR45,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR44,1,12,12,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR44,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR44,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR43,1,11,11,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR43,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR43,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR42,1,10,10,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR42,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR42,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR41,1,9,9,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR41,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR41,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR40,1,8,8,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR40,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR40,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR39,1,7,7,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR39,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR39,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR38,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR38,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR38,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR37,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR37,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR37,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR36,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR36,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR36,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR35,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR35,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR35,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR34,1,2,2,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR34,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR34,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR33,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR33,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR33,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR32,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR32,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,ERR32,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR63) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR62) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR61) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR60) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR59) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR58) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR57) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR56) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR55) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR54) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR53) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR52) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR51) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR50) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR49) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR48) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR47) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR46) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR45) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR44) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR43) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR42) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR41) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR40) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR39) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR38) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR37) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR36) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR35) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR34) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR33) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,0x1070,0x70,1,4,0xffffffff,0xffffffff,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR63,1,31,31,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR63,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR63,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR62,1,30,30,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR62,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR62,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR61,1,29,29,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR61,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR61,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR60,1,28,28,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR60,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR60,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR59,1,27,27,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR59,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR59,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR58,1,26,26,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR58,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR58,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR57,1,25,25,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR57,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR57,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR56,1,24,24,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR56,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR56,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR55,1,23,23,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR55,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR55,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR54,1,22,22,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR54,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR54,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR53,1,21,21,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR53,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR53,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR52,1,20,20,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR52,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR52,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR51,1,19,19,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR51,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR51,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR50,1,18,18,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR50,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR50,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR49,1,17,17,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR49,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR49,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR48,1,16,16,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR48,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR48,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR47,1,15,15,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR47,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR47,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR46,1,14,14,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR46,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR46,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR45,1,13,13,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR45,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR45,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR44,1,12,12,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR44,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR44,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR43,1,11,11,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR43,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR43,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR42,1,10,10,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR42,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR42,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR41,1,9,9,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR41,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR41,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR40,1,8,8,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR40,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR40,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR39,1,7,7,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR39,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR39,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR38,1,6,6,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR38,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR38,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR37,1,5,5,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR37,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR37,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR36,1,4,4,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR36,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR36,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR35,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR35,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR35,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR34,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR34,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR34,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR33,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR33,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR33,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR32,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR32,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,ERR32,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR63) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR62) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR61) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR60) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR59) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR58) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR57) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR56) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR55) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR54) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR53) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR52) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR51) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR50) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR49) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR48) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR47) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR46) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR45) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR44) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR43) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR42) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR41) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR40) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR39) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR38) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR37) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR36) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR35) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR34) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR33) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,0x1074,0x74,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR63,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR63,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR63,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR62,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR62,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR62,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR61,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR61,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR61,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR60,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR60,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR60,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR59,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR59,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR59,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR58,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR58,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR58,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR57,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR57,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR57,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR56,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR56,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR56,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR55,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR55,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR55,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR54,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR54,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR54,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR53,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR53,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR53,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR52,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR52,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR52,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR51,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR51,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR51,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR50,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR50,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR50,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR49,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR49,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR49,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR48,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR48,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR48,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR47,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR47,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR47,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR46,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR46,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR46,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR45,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR45,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR45,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR44,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR44,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR44,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR43,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR43,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR43,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR42,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR42,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR42,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR41,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR41,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR41,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR40,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR40,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR40,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR39,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR39,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR39,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR38,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR38,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR38,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR37,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR37,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR37,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR36,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR36,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR36,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR35,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR35,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR35,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR34,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR34,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR34,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR33,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR33,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR33,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR32,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR32,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,ERR32,FORCE,1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_FORCE                 _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR63) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR62) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR61) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR60) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR59) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR58) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR57) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR56) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR55) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR54) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR53) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR52) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR51) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR50) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR49) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR48) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR47) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR46) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR45) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR44) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR43) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR42) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR41) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR40) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR39) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR38) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR37) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR36) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR35) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR34) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR33) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,0x1078,0x78,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR63,1,31,31,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR62,1,30,30,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR61,1,29,29,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR60,1,28,28,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR59,1,27,27,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR58,1,26,26,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR57,1,25,25,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR56,1,24,24,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR55,1,23,23,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR54,1,22,22,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR53,1,21,21,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR52,1,20,20,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR51,1,19,19,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR50,1,18,18,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR49,1,17,17,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR48,1,16,16,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR47,1,15,15,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR46,1,14,14,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR45,1,13,13,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR44,1,12,12,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR43,1,11,11,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR42,1,10,10,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR41,1,9,9,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR40,1,8,8,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR39,1,7,7,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR38,1,6,6,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR37,1,5,5,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR36,1,4,4,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR35,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR34,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR33,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32(_) _(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,ERR32,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32(_)


// Register NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR63) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR62) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR61) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR60) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR59) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR58) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR57) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR56) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR55) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR54) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR53) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR52) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR51) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR50) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR49) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR48) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR47) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR46) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR45) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR44) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR43) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR42) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR41) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR40) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR39) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR38) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR37) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR36) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR35) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR34) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR33) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR32)
#define REG_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,0x1080,0x80,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR63,1,31,31,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR63,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR63,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR62,1,30,30,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR62,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR62,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR61,1,29,29,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR61,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR61,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR60,1,28,28,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR60,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR60,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR59,1,27,27,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR59,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR59,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR58,1,26,26,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR58,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR58,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR57,1,25,25,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR57,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR57,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR56,1,24,24,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR56,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR56,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR55,1,23,23,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR55,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR55,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR54,1,22,22,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR54,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR54,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR53,1,21,21,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR53,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR53,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR52,1,20,20,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR52,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR52,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR51,1,19,19,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR51,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR51,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR50,1,18,18,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR50,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR50,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR49,1,17,17,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR49,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR49,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR48,1,16,16,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR48,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR48,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR47,1,15,15,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR47,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR47,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR46,1,14,14,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR46,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR46,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR45,1,13,13,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR45,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR45,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR44,1,12,12,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR44,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR44,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR43,1,11,11,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR43,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR43,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR42,1,10,10,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR42,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR42,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR41,1,9,9,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR41,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR41,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR40,1,8,8,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR40,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR40,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR39,1,7,7,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR39,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR39,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR38,1,6,6,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR38,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR38,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR37,1,5,5,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR37,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR37,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR36,1,4,4,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR36,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR36,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR35,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR35,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR35,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR34,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR34,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR34,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR33,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR33,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR33,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32(_) _(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR32,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32(_) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR32,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,ERR32,RELOAD,1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_RELOAD                 _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,ERR63)
#define REG_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,0x1084,0x84,1,4,0x80000000,0x0,0x80000000,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63(_) _(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,ERR63,1,31,31,515,1,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63(_) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,ERR63,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,ERR63,ENABLE,1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_DISABLE                 _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_ENABLE                  _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR67) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR66) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR65) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,0x1090,0x90,1,4,0xf,0xf,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR67,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR67,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR67,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR66,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR66,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR66,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR65,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR65,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR65,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR64,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR64,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,ERR64,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR67) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR66) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR65) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,0x1094,0x94,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR67,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR67,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR67,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR66,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR66,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR66,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR65,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR65,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR65,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_FORCE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR64,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR64,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,ERR64,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_FORCE                        _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR67) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR66) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR65) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,0x1098,0x98,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR67,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR66,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR65,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,ERR64,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64(_)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR65) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,0x109c,0x9c,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR65,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR65,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR65,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64(_) _(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR64,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR64,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,ERR64,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR67) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR66) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR65) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,0x10a0,0xa0,1,4,0xf,0xf,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR67,1,3,3,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR67,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR67,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR66,1,2,2,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR66,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR66,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR65,1,1,1,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR65,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR65,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR64,1,0,0,515,1,0x1,0x1,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR64,DISABLE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,ERR64,ENABLE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR67) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR66) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR65) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,0x10a4,0xa4,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR67,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR67,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR67,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR66,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR66,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR66,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR65,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR65,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR65,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_FORCE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR64,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR64,NOFORCE,0) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,ERR64,FORCE,1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_NOFORCE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_FORCE                 _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS(_) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR67) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR66) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR65) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,0x10a8,0xa8,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR67,1,3,3,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR66,1,2,2,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR65,1,1,1,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65(_)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64(_) _(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,ERR64,1,0,0,515,1,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64(_)


// Register NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD
#define LIST_REG_FLD_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD(_) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR67) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR66) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR65) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR64)
#define REG_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD(_) _(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,0x10b0,0xb0,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67(_) _(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR67,1,3,3,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67(_) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR67,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR67,RELOAD,1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66(_) _(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR66,1,2,2,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66(_) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR66,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR66,RELOAD,1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65(_) _(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR65,1,1,1,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65(_) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR65,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR65,RELOAD,1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_RELOAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64(_) _(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR64,1,0,0,2,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64(_) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR64,NORELOAD,0) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,ERR64,RELOAD,1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_NORELOAD                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_RELOAD                 _MK_ENUM_CONST(1)


// Register NVDLA_MCIF_CFG_RD_WEIGHT_0
#define LIST_REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_0(_) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_BDMA) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_SDP) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_PDP) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_CDP)
#define REG_NVDLA_MCIF_CFG_RD_WEIGHT_0(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_0,0x2000,0x0,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_BDMA,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_SDP,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_PDP,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_0,RD_WEIGHT_CDP,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP(_)


// Register NVDLA_MCIF_CFG_RD_WEIGHT_1
#define LIST_REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_1(_) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_B) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_N) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_E) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_CDMA_DAT)
#define REG_NVDLA_MCIF_CFG_RD_WEIGHT_1(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_1,0x2004,0x4,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_B,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_N,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_E,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_1,RD_WEIGHT_CDMA_DAT,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT(_)


// Register NVDLA_MCIF_CFG_RD_WEIGHT_2
#define LIST_REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_2(_) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_CDMA_WT) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RBK) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_1) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_0)
#define REG_NVDLA_MCIF_CFG_RD_WEIGHT_2(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_2,0x2008,0x8,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_CDMA_WT,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RBK,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_1,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1(_)

#define REG_FLD_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0(_) _(NVDLA_MCIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_0,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0(_)


// Register NVDLA_MCIF_CFG_WR_WEIGHT_0
#define LIST_REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_0(_) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_BDMA) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_SDP) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_PDP) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_CDP)
#define REG_NVDLA_MCIF_CFG_WR_WEIGHT_0(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_0,0x200c,0xc,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_BDMA,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_SDP,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_PDP,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_0,WR_WEIGHT_CDP,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP(_)


// Register NVDLA_MCIF_CFG_WR_WEIGHT_1
#define LIST_REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_1(_) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RBK) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_2) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_1) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_0)
#define REG_NVDLA_MCIF_CFG_WR_WEIGHT_1(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_1,0x2010,0x10,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RBK,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_2,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_1,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1(_)

#define REG_FLD_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0(_) _(NVDLA_MCIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_0,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0(_)


// Register NVDLA_MCIF_CFG_OUTSTANDING_CNT
#define LIST_REG_FLD_NVDLA_MCIF_CFG_OUTSTANDING_CNT(_) \
_(NVDLA_MCIF,CFG_OUTSTANDING_CNT,RD_OS_CNT) \
_(NVDLA_MCIF,CFG_OUTSTANDING_CNT,WR_OS_CNT)
#define REG_NVDLA_MCIF_CFG_OUTSTANDING_CNT(_) _(NVDLA_MCIF,CFG_OUTSTANDING_CNT,0x2014,0x14,1,4,0xffff,0xffff,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT(_) _(NVDLA_MCIF,CFG_OUTSTANDING_CNT,RD_OS_CNT,8,7,0,3,0,0xff,0xff,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT(_)

#define REG_FLD_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT(_) _(NVDLA_MCIF,CFG_OUTSTANDING_CNT,WR_OS_CNT,8,15,8,3,0,0xff,0xff,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT(_)


// Register NVDLA_MCIF_STATUS
#define LIST_REG_FLD_NVDLA_MCIF_STATUS(_) \
_(NVDLA_MCIF,STATUS,IDLE)
#define REG_NVDLA_MCIF_STATUS(_) _(NVDLA_MCIF,STATUS,0x2018,0x18,1,4,0x100,0x100,0x100,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_MCIF_STATUS_IDLE(_) _(NVDLA_MCIF,STATUS,IDLE,1,8,8,1,0,0x1,0x1,0x1,YES,ENM)
#define LIST_REG_ENM_NVDLA_MCIF_STATUS_IDLE(_) \
_(NVDLA_MCIF,STATUS,IDLE,NO,0) \
_(NVDLA_MCIF,STATUS,IDLE,YES,1)
#define NVDLA_MCIF_STATUS_IDLE_NO                       _MK_ENUM_CONST(0)
#define NVDLA_MCIF_STATUS_IDLE_YES                      _MK_ENUM_CONST(1)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_0
#define LIST_REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_0(_) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_BDMA) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_SDP) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_PDP) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_CDP)
#define REG_NVDLA_CVIF_CFG_RD_WEIGHT_0(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_0,0x3000,0x0,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_BDMA,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_SDP,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_PDP,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_0,RD_WEIGHT_CDP,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP(_)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_1
#define LIST_REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_1(_) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_B) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_N) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_E) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_CDMA_DAT)
#define REG_NVDLA_CVIF_CFG_RD_WEIGHT_1(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_1,0x3004,0x4,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_B,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_N,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_SDP_E,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_1,RD_WEIGHT_CDMA_DAT,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT(_)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_2
#define LIST_REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_2(_) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_CDMA_WT) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RBK) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_1) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_0)
#define REG_NVDLA_CVIF_CFG_RD_WEIGHT_2(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_2,0x3008,0x8,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_CDMA_WT,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RBK,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_1,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1(_)

#define REG_FLD_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0(_) _(NVDLA_CVIF,CFG_RD_WEIGHT_2,RD_WEIGHT_RSV_0,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0(_)


// Register NVDLA_CVIF_CFG_WR_WEIGHT_0
#define LIST_REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_0(_) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_BDMA) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_SDP) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_PDP) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_CDP)
#define REG_NVDLA_CVIF_CFG_WR_WEIGHT_0(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_0,0x300c,0xc,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_BDMA,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_SDP,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_PDP,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_0,WR_WEIGHT_CDP,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP(_)


// Register NVDLA_CVIF_CFG_WR_WEIGHT_1
#define LIST_REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_1(_) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RBK) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_2) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_1) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_0)
#define REG_NVDLA_CVIF_CFG_WR_WEIGHT_1(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_1,0x3010,0x10,1,4,0xffffffff,0x1010101,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RBK,8,7,0,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_2,8,15,8,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_1,8,23,16,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1(_)

#define REG_FLD_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0(_) _(NVDLA_CVIF,CFG_WR_WEIGHT_1,WR_WEIGHT_RSV_0,8,31,24,3,0,0xff,0x1,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0(_)


// Register NVDLA_CVIF_CFG_OUTSTANDING_CNT
#define LIST_REG_FLD_NVDLA_CVIF_CFG_OUTSTANDING_CNT(_) \
_(NVDLA_CVIF,CFG_OUTSTANDING_CNT,RD_OS_CNT) \
_(NVDLA_CVIF,CFG_OUTSTANDING_CNT,WR_OS_CNT)
#define REG_NVDLA_CVIF_CFG_OUTSTANDING_CNT(_) _(NVDLA_CVIF,CFG_OUTSTANDING_CNT,0x3014,0x14,1,4,0xffff,0xffff,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT(_) _(NVDLA_CVIF,CFG_OUTSTANDING_CNT,RD_OS_CNT,8,7,0,3,0,0xff,0xff,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT(_)

#define REG_FLD_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT(_) _(NVDLA_CVIF,CFG_OUTSTANDING_CNT,WR_OS_CNT,8,15,8,3,0,0xff,0xff,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT(_)


// Register NVDLA_CVIF_STATUS
#define LIST_REG_FLD_NVDLA_CVIF_STATUS(_) \
_(NVDLA_CVIF,STATUS,IDLE)
#define REG_NVDLA_CVIF_STATUS(_) _(NVDLA_CVIF,STATUS,0x3018,0x18,1,4,0x100,0x100,0x100,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CVIF_STATUS_IDLE(_) _(NVDLA_CVIF,STATUS,IDLE,1,8,8,1,0,0x1,0x1,0x1,YES,ENM)
#define LIST_REG_ENM_NVDLA_CVIF_STATUS_IDLE(_) \
_(NVDLA_CVIF,STATUS,IDLE,NO,0) \
_(NVDLA_CVIF,STATUS,IDLE,YES,1)
#define NVDLA_CVIF_STATUS_IDLE_NO                       _MK_ENUM_CONST(0)
#define NVDLA_CVIF_STATUS_IDLE_YES                      _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_SRC_ADDR_LOW
#define LIST_REG_FLD_NVDLA_BDMA_CFG_SRC_ADDR_LOW(_) \
_(NVDLA_BDMA,CFG_SRC_ADDR_LOW,V32)
#define REG_NVDLA_BDMA_CFG_SRC_ADDR_LOW(_) _(NVDLA_BDMA,CFG_SRC_ADDR_LOW,0x4000,0x0,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32(_) _(NVDLA_BDMA,CFG_SRC_ADDR_LOW,V32,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32(_)


// Register NVDLA_BDMA_CFG_SRC_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_BDMA_CFG_SRC_ADDR_HIGH(_) \
_(NVDLA_BDMA,CFG_SRC_ADDR_HIGH,V8)
#define REG_NVDLA_BDMA_CFG_SRC_ADDR_HIGH(_) _(NVDLA_BDMA,CFG_SRC_ADDR_HIGH,0x4004,0x4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8(_) _(NVDLA_BDMA,CFG_SRC_ADDR_HIGH,V8,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8(_)


// Register NVDLA_BDMA_CFG_DST_ADDR_LOW
#define LIST_REG_FLD_NVDLA_BDMA_CFG_DST_ADDR_LOW(_) \
_(NVDLA_BDMA,CFG_DST_ADDR_LOW,V32)
#define REG_NVDLA_BDMA_CFG_DST_ADDR_LOW(_) _(NVDLA_BDMA,CFG_DST_ADDR_LOW,0x4008,0x8,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32(_) _(NVDLA_BDMA,CFG_DST_ADDR_LOW,V32,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32(_)


// Register NVDLA_BDMA_CFG_DST_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_BDMA_CFG_DST_ADDR_HIGH(_) \
_(NVDLA_BDMA,CFG_DST_ADDR_HIGH,V8)
#define REG_NVDLA_BDMA_CFG_DST_ADDR_HIGH(_) _(NVDLA_BDMA,CFG_DST_ADDR_HIGH,0x400c,0xc,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8(_) _(NVDLA_BDMA,CFG_DST_ADDR_HIGH,V8,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8(_)


// Register NVDLA_BDMA_CFG_LINE
#define LIST_REG_FLD_NVDLA_BDMA_CFG_LINE(_) \
_(NVDLA_BDMA,CFG_LINE,SIZE)
#define REG_NVDLA_BDMA_CFG_LINE(_) _(NVDLA_BDMA,CFG_LINE,0x4010,0x10,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_LINE_SIZE(_) _(NVDLA_BDMA,CFG_LINE,SIZE,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_LINE_SIZE(_)


// Register NVDLA_BDMA_CFG_CMD
#define LIST_REG_FLD_NVDLA_BDMA_CFG_CMD(_) \
_(NVDLA_BDMA,CFG_CMD,SRC_RAM_TYPE) \
_(NVDLA_BDMA,CFG_CMD,DST_RAM_TYPE)
#define REG_NVDLA_BDMA_CFG_CMD(_) _(NVDLA_BDMA,CFG_CMD,0x4014,0x14,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE(_) _(NVDLA_BDMA,CFG_CMD,SRC_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE(_) \
_(NVDLA_BDMA,CFG_CMD,SRC_RAM_TYPE,CVSRAM,0) \
_(NVDLA_BDMA,CFG_CMD,SRC_RAM_TYPE,MC,1)
#define NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_CVSRAM                  _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_MC                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE(_) _(NVDLA_BDMA,CFG_CMD,DST_RAM_TYPE,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE(_) \
_(NVDLA_BDMA,CFG_CMD,DST_RAM_TYPE,CVSRAM,0) \
_(NVDLA_BDMA,CFG_CMD,DST_RAM_TYPE,MC,1)
#define NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_CVSRAM                  _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_MC                      _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LINE_REPEAT
#define LIST_REG_FLD_NVDLA_BDMA_CFG_LINE_REPEAT(_) \
_(NVDLA_BDMA,CFG_LINE_REPEAT,NUMBER)
#define REG_NVDLA_BDMA_CFG_LINE_REPEAT(_) _(NVDLA_BDMA,CFG_LINE_REPEAT,0x4018,0x18,1,4,0xffffff,0x0,0xffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER(_) _(NVDLA_BDMA,CFG_LINE_REPEAT,NUMBER,24,23,0,3,0,0xffffff,0x0,0xffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER(_)


// Register NVDLA_BDMA_CFG_SRC_LINE
#define LIST_REG_FLD_NVDLA_BDMA_CFG_SRC_LINE(_) \
_(NVDLA_BDMA,CFG_SRC_LINE,STRIDE)
#define REG_NVDLA_BDMA_CFG_SRC_LINE(_) _(NVDLA_BDMA,CFG_SRC_LINE,0x401c,0x1c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_SRC_LINE_STRIDE(_) _(NVDLA_BDMA,CFG_SRC_LINE,STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_SRC_LINE_STRIDE(_)


// Register NVDLA_BDMA_CFG_DST_LINE
#define LIST_REG_FLD_NVDLA_BDMA_CFG_DST_LINE(_) \
_(NVDLA_BDMA,CFG_DST_LINE,STRIDE)
#define REG_NVDLA_BDMA_CFG_DST_LINE(_) _(NVDLA_BDMA,CFG_DST_LINE,0x4020,0x20,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_DST_LINE_STRIDE(_) _(NVDLA_BDMA,CFG_DST_LINE,STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_DST_LINE_STRIDE(_)


// Register NVDLA_BDMA_CFG_SURF_REPEAT
#define LIST_REG_FLD_NVDLA_BDMA_CFG_SURF_REPEAT(_) \
_(NVDLA_BDMA,CFG_SURF_REPEAT,NUMBER)
#define REG_NVDLA_BDMA_CFG_SURF_REPEAT(_) _(NVDLA_BDMA,CFG_SURF_REPEAT,0x4024,0x24,1,4,0xffffff,0x0,0xffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER(_) _(NVDLA_BDMA,CFG_SURF_REPEAT,NUMBER,24,23,0,3,0,0xffffff,0x0,0xffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER(_)


// Register NVDLA_BDMA_CFG_SRC_SURF
#define LIST_REG_FLD_NVDLA_BDMA_CFG_SRC_SURF(_) \
_(NVDLA_BDMA,CFG_SRC_SURF,STRIDE)
#define REG_NVDLA_BDMA_CFG_SRC_SURF(_) _(NVDLA_BDMA,CFG_SRC_SURF,0x4028,0x28,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_SRC_SURF_STRIDE(_) _(NVDLA_BDMA,CFG_SRC_SURF,STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_SRC_SURF_STRIDE(_)


// Register NVDLA_BDMA_CFG_DST_SURF
#define LIST_REG_FLD_NVDLA_BDMA_CFG_DST_SURF(_) \
_(NVDLA_BDMA,CFG_DST_SURF,STRIDE)
#define REG_NVDLA_BDMA_CFG_DST_SURF(_) _(NVDLA_BDMA,CFG_DST_SURF,0x402c,0x2c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_DST_SURF_STRIDE(_) _(NVDLA_BDMA,CFG_DST_SURF,STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_DST_SURF_STRIDE(_)


// Register NVDLA_BDMA_CFG_OP
#define LIST_REG_FLD_NVDLA_BDMA_CFG_OP(_) \
_(NVDLA_BDMA,CFG_OP,EN)
#define REG_NVDLA_BDMA_CFG_OP(_) _(NVDLA_BDMA,CFG_OP,0x4030,0x30,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_OP_EN(_) _(NVDLA_BDMA,CFG_OP,EN,1,0,0,7,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_OP_EN(_) \
_(NVDLA_BDMA,CFG_OP,EN,DISABLE,0) \
_(NVDLA_BDMA,CFG_OP,EN,ENABLE,1)
#define NVDLA_BDMA_CFG_OP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_OP_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LAUNCH0
#define LIST_REG_FLD_NVDLA_BDMA_CFG_LAUNCH0(_) \
_(NVDLA_BDMA,CFG_LAUNCH0,GRP0_LAUNCH)
#define REG_NVDLA_BDMA_CFG_LAUNCH0(_) _(NVDLA_BDMA,CFG_LAUNCH0,0x4034,0x34,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH(_) _(NVDLA_BDMA,CFG_LAUNCH0,GRP0_LAUNCH,1,0,0,7,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH(_) \
_(NVDLA_BDMA,CFG_LAUNCH0,GRP0_LAUNCH,NO,0) \
_(NVDLA_BDMA,CFG_LAUNCH0,GRP0_LAUNCH,YES,1)
#define NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_NO                   _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_YES                  _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LAUNCH1
#define LIST_REG_FLD_NVDLA_BDMA_CFG_LAUNCH1(_) \
_(NVDLA_BDMA,CFG_LAUNCH1,GRP1_LAUNCH)
#define REG_NVDLA_BDMA_CFG_LAUNCH1(_) _(NVDLA_BDMA,CFG_LAUNCH1,0x4038,0x38,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH(_) _(NVDLA_BDMA,CFG_LAUNCH1,GRP1_LAUNCH,1,0,0,7,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH(_) \
_(NVDLA_BDMA,CFG_LAUNCH1,GRP1_LAUNCH,NO,0) \
_(NVDLA_BDMA,CFG_LAUNCH1,GRP1_LAUNCH,YES,1)
#define NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_NO                   _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_YES                  _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_STATUS
#define LIST_REG_FLD_NVDLA_BDMA_CFG_STATUS(_) \
_(NVDLA_BDMA,CFG_STATUS,STALL_COUNT_EN)
#define REG_NVDLA_BDMA_CFG_STATUS(_) _(NVDLA_BDMA,CFG_STATUS,0x403c,0x3c,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN(_) _(NVDLA_BDMA,CFG_STATUS,STALL_COUNT_EN,1,0,0,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN(_) \
_(NVDLA_BDMA,CFG_STATUS,STALL_COUNT_EN,NO,0) \
_(NVDLA_BDMA,CFG_STATUS,STALL_COUNT_EN,YES,1)
#define NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_NO                 _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_STATUS
#define LIST_REG_FLD_NVDLA_BDMA_STATUS(_) \
_(NVDLA_BDMA,STATUS,FREE_SLOT) \
_(NVDLA_BDMA,STATUS,IDLE) \
_(NVDLA_BDMA,STATUS,GRP0_BUSY) \
_(NVDLA_BDMA,STATUS,GRP1_BUSY)
#define REG_NVDLA_BDMA_STATUS(_) _(NVDLA_BDMA,STATUS,0x4040,0x40,1,4,0x7ff,0x114,0x7ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_STATUS_FREE_SLOT(_) _(NVDLA_BDMA,STATUS,FREE_SLOT,8,7,0,1,0,0xff,0x14,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_FREE_SLOT(_)

#define REG_FLD_NVDLA_BDMA_STATUS_IDLE(_) _(NVDLA_BDMA,STATUS,IDLE,1,8,8,1,0,0x1,0x1,0x1,YES,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_IDLE(_) \
_(NVDLA_BDMA,STATUS,IDLE,NO,0) \
_(NVDLA_BDMA,STATUS,IDLE,YES,1)
#define NVDLA_BDMA_STATUS_IDLE_NO                       _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_IDLE_YES                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_BDMA_STATUS_GRP0_BUSY(_) _(NVDLA_BDMA,STATUS,GRP0_BUSY,1,9,9,1,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP0_BUSY(_) \
_(NVDLA_BDMA,STATUS,GRP0_BUSY,NO,0) \
_(NVDLA_BDMA,STATUS,GRP0_BUSY,YES,1)
#define NVDLA_BDMA_STATUS_GRP0_BUSY_NO                  _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_GRP0_BUSY_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_BDMA_STATUS_GRP1_BUSY(_) _(NVDLA_BDMA,STATUS,GRP1_BUSY,1,10,10,1,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP1_BUSY(_) \
_(NVDLA_BDMA,STATUS,GRP1_BUSY,NO,0) \
_(NVDLA_BDMA,STATUS,GRP1_BUSY,YES,1)
#define NVDLA_BDMA_STATUS_GRP1_BUSY_NO                  _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_GRP1_BUSY_YES                 _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_STATUS_GRP0_READ_STALL
#define LIST_REG_FLD_NVDLA_BDMA_STATUS_GRP0_READ_STALL(_) \
_(NVDLA_BDMA,STATUS_GRP0_READ_STALL,COUNT)
#define REG_NVDLA_BDMA_STATUS_GRP0_READ_STALL(_) _(NVDLA_BDMA,STATUS_GRP0_READ_STALL,0x4044,0x44,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT(_) _(NVDLA_BDMA,STATUS_GRP0_READ_STALL,COUNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT(_)


// Register NVDLA_BDMA_STATUS_GRP0_WRITE_STALL
#define LIST_REG_FLD_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL(_) \
_(NVDLA_BDMA,STATUS_GRP0_WRITE_STALL,COUNT)
#define REG_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL(_) _(NVDLA_BDMA,STATUS_GRP0_WRITE_STALL,0x4048,0x48,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT(_) _(NVDLA_BDMA,STATUS_GRP0_WRITE_STALL,COUNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT(_)


// Register NVDLA_BDMA_STATUS_GRP1_READ_STALL
#define LIST_REG_FLD_NVDLA_BDMA_STATUS_GRP1_READ_STALL(_) \
_(NVDLA_BDMA,STATUS_GRP1_READ_STALL,COUNT)
#define REG_NVDLA_BDMA_STATUS_GRP1_READ_STALL(_) _(NVDLA_BDMA,STATUS_GRP1_READ_STALL,0x404c,0x4c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT(_) _(NVDLA_BDMA,STATUS_GRP1_READ_STALL,COUNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT(_)


// Register NVDLA_BDMA_STATUS_GRP1_WRITE_STALL
#define LIST_REG_FLD_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL(_) \
_(NVDLA_BDMA,STATUS_GRP1_WRITE_STALL,COUNT)
#define REG_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL(_) _(NVDLA_BDMA,STATUS_GRP1_WRITE_STALL,0x4050,0x50,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT(_) _(NVDLA_BDMA,STATUS_GRP1_WRITE_STALL,COUNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT(_)


// Register NVDLA_CDMA_S_STATUS
#define LIST_REG_FLD_NVDLA_CDMA_S_STATUS(_) \
_(NVDLA_CDMA,S_STATUS,STATUS_0) \
_(NVDLA_CDMA,S_STATUS,STATUS_1)
#define REG_NVDLA_CDMA_S_STATUS(_) _(NVDLA_CDMA,S_STATUS,0x5000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_S_STATUS_STATUS_0(_) _(NVDLA_CDMA,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_STATUS_STATUS_0(_) \
_(NVDLA_CDMA,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CDMA,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CDMA,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CDMA_S_STATUS_STATUS_0_IDLE                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_STATUS_STATUS_0_RUNNING                    _MK_ENUM_CONST(1)
#define NVDLA_CDMA_S_STATUS_STATUS_0_PENDING                    _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CDMA_S_STATUS_STATUS_1(_) _(NVDLA_CDMA,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_STATUS_STATUS_1(_) \
_(NVDLA_CDMA,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CDMA,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CDMA,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CDMA_S_STATUS_STATUS_1_IDLE                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_STATUS_STATUS_1_RUNNING                    _MK_ENUM_CONST(1)
#define NVDLA_CDMA_S_STATUS_STATUS_1_PENDING                    _MK_ENUM_CONST(2)


// Register NVDLA_CDMA_S_POINTER
#define LIST_REG_FLD_NVDLA_CDMA_S_POINTER(_) \
_(NVDLA_CDMA,S_POINTER,PRODUCER) \
_(NVDLA_CDMA,S_POINTER,CONSUMER)
#define REG_NVDLA_CDMA_S_POINTER(_) _(NVDLA_CDMA,S_POINTER,0x5004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_S_POINTER_PRODUCER(_) _(NVDLA_CDMA,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_POINTER_PRODUCER(_) \
_(NVDLA_CDMA,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CDMA,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CDMA_S_POINTER_PRODUCER_GROUP_0                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_POINTER_PRODUCER_GROUP_1                   _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_S_POINTER_CONSUMER(_) _(NVDLA_CDMA,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_POINTER_CONSUMER(_) \
_(NVDLA_CDMA,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CDMA,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CDMA_S_POINTER_CONSUMER_GROUP_0                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_POINTER_CONSUMER_GROUP_1                   _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_S_ARBITER
#define LIST_REG_FLD_NVDLA_CDMA_S_ARBITER(_) \
_(NVDLA_CDMA,S_ARBITER,ARB_WEIGHT) \
_(NVDLA_CDMA,S_ARBITER,ARB_WMB)
#define REG_NVDLA_CDMA_S_ARBITER(_) _(NVDLA_CDMA,S_ARBITER,0x5008,0x8,1,4,0xf000f,0x3000f,0xf000f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT(_) _(NVDLA_CDMA,S_ARBITER,ARB_WEIGHT,4,3,0,3,0,0xf,0xf,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT(_)

#define REG_FLD_NVDLA_CDMA_S_ARBITER_ARB_WMB(_) _(NVDLA_CDMA,S_ARBITER,ARB_WMB,4,19,16,3,0,0xf,0x3,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_ARBITER_ARB_WMB(_)


// Register NVDLA_CDMA_S_CBUF_FLUSH_STATUS
#define LIST_REG_FLD_NVDLA_CDMA_S_CBUF_FLUSH_STATUS(_) \
_(NVDLA_CDMA,S_CBUF_FLUSH_STATUS,FLUSH_DONE)
#define REG_NVDLA_CDMA_S_CBUF_FLUSH_STATUS(_) _(NVDLA_CDMA,S_CBUF_FLUSH_STATUS,0x500c,0xc,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE(_) _(NVDLA_CDMA,S_CBUF_FLUSH_STATUS,FLUSH_DONE,1,0,0,1,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE(_)


// Register NVDLA_CDMA_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CDMA_D_OP_ENABLE(_) \
_(NVDLA_CDMA,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CDMA_D_OP_ENABLE(_) _(NVDLA_CDMA,D_OP_ENABLE,0x5010,0x10,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_OP_ENABLE_OP_EN(_) _(NVDLA_CDMA,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CDMA,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CDMA,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CDMA_D_OP_ENABLE_OP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_OP_ENABLE_OP_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_CDMA_D_MISC_CFG(_) \
_(NVDLA_CDMA,D_MISC_CFG,CONV_MODE) \
_(NVDLA_CDMA,D_MISC_CFG,IN_PRECISION) \
_(NVDLA_CDMA,D_MISC_CFG,PROC_PRECISION) \
_(NVDLA_CDMA,D_MISC_CFG,DATA_REUSE) \
_(NVDLA_CDMA,D_MISC_CFG,WEIGHT_REUSE) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_DATA_RLS) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_WEIGHT_RLS)
#define REG_NVDLA_CDMA_D_MISC_CFG(_) _(NVDLA_CDMA,D_MISC_CFG,0x5014,0x14,1,4,0x11113301,0x1100,0x11113301,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_CONV_MODE(_) _(NVDLA_CDMA,D_MISC_CFG,CONV_MODE,1,0,0,3,0,0x1,0x0,0x1,DIRECT,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_CONV_MODE(_) \
_(NVDLA_CDMA,D_MISC_CFG,CONV_MODE,DIRECT,0) \
_(NVDLA_CDMA,D_MISC_CFG,CONV_MODE,WINOGRAD,1)
#define NVDLA_CDMA_D_MISC_CFG_CONV_MODE_DIRECT                  _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_CONV_MODE_WINOGRAD                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION(_) _(NVDLA_CDMA,D_MISC_CFG,IN_PRECISION,2,9,8,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION(_) \
_(NVDLA_CDMA,D_MISC_CFG,IN_PRECISION,INT8,0) \
_(NVDLA_CDMA,D_MISC_CFG,IN_PRECISION,INT16,1) \
_(NVDLA_CDMA,D_MISC_CFG,IN_PRECISION,FP16,2)
#define NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_INT8                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_INT16                        _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_FP16                 _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION(_) _(NVDLA_CDMA,D_MISC_CFG,PROC_PRECISION,2,13,12,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION(_) \
_(NVDLA_CDMA,D_MISC_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_CDMA,D_MISC_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_CDMA,D_MISC_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_INT8                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_INT16                      _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_FP16                       _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE(_) _(NVDLA_CDMA,D_MISC_CFG,DATA_REUSE,1,16,16,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE(_) \
_(NVDLA_CDMA,D_MISC_CFG,DATA_REUSE,DISABLE,0) \
_(NVDLA_CDMA,D_MISC_CFG,DATA_REUSE,ENABLE,1)
#define NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_ENABLE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE(_) _(NVDLA_CDMA,D_MISC_CFG,WEIGHT_REUSE,1,20,20,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE(_) \
_(NVDLA_CDMA,D_MISC_CFG,WEIGHT_REUSE,DISABLE,0) \
_(NVDLA_CDMA,D_MISC_CFG,WEIGHT_REUSE,ENABLE,1)
#define NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS(_) _(NVDLA_CDMA,D_MISC_CFG,SKIP_DATA_RLS,1,24,24,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS(_) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_DATA_RLS,DISABLE,0) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_DATA_RLS,ENABLE,1)
#define NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS(_) _(NVDLA_CDMA,D_MISC_CFG,SKIP_WEIGHT_RLS,1,28,28,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS(_) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_WEIGHT_RLS,DISABLE,0) \
_(NVDLA_CDMA,D_MISC_CFG,SKIP_WEIGHT_RLS,ENABLE,1)
#define NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DATAIN_FORMAT
#define LIST_REG_FLD_NVDLA_CDMA_D_DATAIN_FORMAT(_) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,DATAIN_FORMAT) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_MAPPING) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_SIGN_OVERRIDE)
#define REG_NVDLA_CDMA_D_DATAIN_FORMAT(_) _(NVDLA_CDMA,D_DATAIN_FORMAT,0x5018,0x18,1,4,0x113f01,0xc00,0x113f01,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT(_) _(NVDLA_CDMA,D_DATAIN_FORMAT,DATAIN_FORMAT,1,0,0,3,0,0x1,0x0,0x1,FEATURE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT(_) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,DATAIN_FORMAT,FEATURE,0) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,DATAIN_FORMAT,PIXEL,1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_FEATURE                        _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_PIXEL                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT(_) _(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,6,13,8,3,0,0x3f,0xc,0x3f,T_A8B8G8R8,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT(_) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R8,0) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R10,1) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R12,2) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R16,3) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R16_I,4) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R16_F,5) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A16B16G16R16,6) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_X16B16G16R16,7) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A16B16G16R16_F,8) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A16Y16U16V16,9) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_V16U16Y16A16,10) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A16Y16U16V16_F,11) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A8B8G8R8,12) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A8R8G8B8,13) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_B8G8R8A8,14) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R8G8B8A8,15) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_X8B8G8R8,16) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_X8R8G8B8,17) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_B8G8R8X8,18) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R8G8B8X8,19) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A2B10G10R10,20) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A2R10G10B10,21) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_B10G10R10A2,22) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_R10G10B10A2,23) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A2Y10U10V10,24) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_V10U10Y10A2,25) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_A8Y8U8V8,26) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_V8U8Y8A8,27) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y8___U8V8_N444,28) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y8___V8U8_N444,29) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y10___U10V10_N444,30) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y10___V10U10_N444,31) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y12___U12V12_N444,32) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y12___V12U12_N444,33) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y16___U16V16_N444,34) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_FORMAT,T_Y16___V16U16_N444,35)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R8                    _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R10                   _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R12                   _MK_ENUM_CONST(2)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R16                   _MK_ENUM_CONST(3)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R16_I                 _MK_ENUM_CONST(4)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R16_F                 _MK_ENUM_CONST(5)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A16B16G16R16                  _MK_ENUM_CONST(6)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_X16B16G16R16                  _MK_ENUM_CONST(7)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A16B16G16R16_F                        _MK_ENUM_CONST(8)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A16Y16U16V16                  _MK_ENUM_CONST(9)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_V16U16Y16A16                  _MK_ENUM_CONST(10)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A16Y16U16V16_F                        _MK_ENUM_CONST(11)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A8B8G8R8                      _MK_ENUM_CONST(12)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A8R8G8B8                      _MK_ENUM_CONST(13)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_B8G8R8A8                      _MK_ENUM_CONST(14)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R8G8B8A8                      _MK_ENUM_CONST(15)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_X8B8G8R8                      _MK_ENUM_CONST(16)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_X8R8G8B8                      _MK_ENUM_CONST(17)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_B8G8R8X8                      _MK_ENUM_CONST(18)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R8G8B8X8                      _MK_ENUM_CONST(19)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A2B10G10R10                   _MK_ENUM_CONST(20)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A2R10G10B10                   _MK_ENUM_CONST(21)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_B10G10R10A2                   _MK_ENUM_CONST(22)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_R10G10B10A2                   _MK_ENUM_CONST(23)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A2Y10U10V10                   _MK_ENUM_CONST(24)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_V10U10Y10A2                   _MK_ENUM_CONST(25)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_A8Y8U8V8                      _MK_ENUM_CONST(26)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_V8U8Y8A8                      _MK_ENUM_CONST(27)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y8___U8V8_N444                        _MK_ENUM_CONST(28)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y8___V8U8_N444                        _MK_ENUM_CONST(29)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y10___U10V10_N444                     _MK_ENUM_CONST(30)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y10___V10U10_N444                     _MK_ENUM_CONST(31)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y12___U12V12_N444                     _MK_ENUM_CONST(32)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y12___V12U12_N444                     _MK_ENUM_CONST(33)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y16___U16V16_N444                     _MK_ENUM_CONST(34)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_T_Y16___V16U16_N444                     _MK_ENUM_CONST(35)

#define REG_FLD_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING(_) _(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_MAPPING,1,16,16,3,0,0x1,0x0,0x1,PITCH_LINEAR,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING(_) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_MAPPING,PITCH_LINEAR,0) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_MAPPING,RESERVED_LINEAR,1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_PITCH_LINEAR                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_RESERVED_LINEAR                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE(_) _(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_SIGN_OVERRIDE,1,20,20,3,0,0x1,0x0,0x1,UNSIGNED_INT,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE(_) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_SIGN_OVERRIDE,UNSIGNED_INT,0) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,PIXEL_SIGN_OVERRIDE,SIGNED_INT,1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_UNSIGNED_INT                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_SIGNED_INT                       _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DATAIN_SIZE_0
#define LIST_REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_0(_) \
_(NVDLA_CDMA,D_DATAIN_SIZE_0,DATAIN_WIDTH) \
_(NVDLA_CDMA,D_DATAIN_SIZE_0,DATAIN_HEIGHT)
#define REG_NVDLA_CDMA_D_DATAIN_SIZE_0(_) _(NVDLA_CDMA,D_DATAIN_SIZE_0,0x501c,0x1c,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH(_) _(NVDLA_CDMA,D_DATAIN_SIZE_0,DATAIN_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH(_)

#define REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT(_) _(NVDLA_CDMA,D_DATAIN_SIZE_0,DATAIN_HEIGHT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT(_)


// Register NVDLA_CDMA_D_DATAIN_SIZE_1
#define LIST_REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_1(_) \
_(NVDLA_CDMA,D_DATAIN_SIZE_1,DATAIN_CHANNEL)
#define REG_NVDLA_CDMA_D_DATAIN_SIZE_1(_) _(NVDLA_CDMA,D_DATAIN_SIZE_1,0x5020,0x20,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL(_) _(NVDLA_CDMA,D_DATAIN_SIZE_1,DATAIN_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL(_)


// Register NVDLA_CDMA_D_DATAIN_SIZE_EXT_0
#define LIST_REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0(_) \
_(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,DATAIN_WIDTH_EXT) \
_(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,DATAIN_HEIGHT_EXT)
#define REG_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0(_) _(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,0x5024,0x24,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT(_) _(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,DATAIN_WIDTH_EXT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT(_)

#define REG_FLD_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT(_) _(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,DATAIN_HEIGHT_EXT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT(_)


// Register NVDLA_CDMA_D_PIXEL_OFFSET
#define LIST_REG_FLD_NVDLA_CDMA_D_PIXEL_OFFSET(_) \
_(NVDLA_CDMA,D_PIXEL_OFFSET,PIXEL_X_OFFSET) \
_(NVDLA_CDMA,D_PIXEL_OFFSET,PIXEL_Y_OFFSET)
#define REG_NVDLA_CDMA_D_PIXEL_OFFSET(_) _(NVDLA_CDMA,D_PIXEL_OFFSET,0x5028,0x28,1,4,0x7001f,0x0,0x7001f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET(_) _(NVDLA_CDMA,D_PIXEL_OFFSET,PIXEL_X_OFFSET,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET(_)

#define REG_FLD_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET(_) _(NVDLA_CDMA,D_PIXEL_OFFSET,PIXEL_Y_OFFSET,3,18,16,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET(_)


// Register NVDLA_CDMA_D_DAIN_RAM_TYPE
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_RAM_TYPE(_) \
_(NVDLA_CDMA,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE)
#define REG_NVDLA_CDMA_D_DAIN_RAM_TYPE(_) _(NVDLA_CDMA,D_DAIN_RAM_TYPE,0x502c,0x2c,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE(_) _(NVDLA_CDMA,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,CVIF,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE(_) \
_(NVDLA_CDMA,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,CVIF,0) \
_(NVDLA_CDMA,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,MCIF,1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_CVIF                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_MCIF                 _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DAIN_ADDR_HIGH_0
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0(_) \
_(NVDLA_CDMA,D_DAIN_ADDR_HIGH_0,DATAIN_ADDR_HIGH_0)
#define REG_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0(_) _(NVDLA_CDMA,D_DAIN_ADDR_HIGH_0,0x5030,0x30,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0(_) _(NVDLA_CDMA,D_DAIN_ADDR_HIGH_0,DATAIN_ADDR_HIGH_0,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0(_)


// Register NVDLA_CDMA_D_DAIN_ADDR_LOW_0
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_LOW_0(_) \
_(NVDLA_CDMA,D_DAIN_ADDR_LOW_0,DATAIN_ADDR_LOW_0)
#define REG_NVDLA_CDMA_D_DAIN_ADDR_LOW_0(_) _(NVDLA_CDMA,D_DAIN_ADDR_LOW_0,0x5034,0x34,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0(_) _(NVDLA_CDMA,D_DAIN_ADDR_LOW_0,DATAIN_ADDR_LOW_0,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0(_)


// Register NVDLA_CDMA_D_DAIN_ADDR_HIGH_1
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1(_) \
_(NVDLA_CDMA,D_DAIN_ADDR_HIGH_1,DATAIN_ADDR_HIGH_1)
#define REG_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1(_) _(NVDLA_CDMA,D_DAIN_ADDR_HIGH_1,0x5038,0x38,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1(_) _(NVDLA_CDMA,D_DAIN_ADDR_HIGH_1,DATAIN_ADDR_HIGH_1,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1(_)


// Register NVDLA_CDMA_D_DAIN_ADDR_LOW_1
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_LOW_1(_) \
_(NVDLA_CDMA,D_DAIN_ADDR_LOW_1,DATAIN_ADDR_LOW_1)
#define REG_NVDLA_CDMA_D_DAIN_ADDR_LOW_1(_) _(NVDLA_CDMA,D_DAIN_ADDR_LOW_1,0x503c,0x3c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1(_) _(NVDLA_CDMA,D_DAIN_ADDR_LOW_1,DATAIN_ADDR_LOW_1,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1(_)


// Register NVDLA_CDMA_D_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_CDMA_D_LINE_STRIDE(_) \
_(NVDLA_CDMA,D_LINE_STRIDE,LINE_STRIDE)
#define REG_NVDLA_CDMA_D_LINE_STRIDE(_) _(NVDLA_CDMA,D_LINE_STRIDE,0x5040,0x40,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE(_) _(NVDLA_CDMA,D_LINE_STRIDE,LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE(_)


// Register NVDLA_CDMA_D_LINE_UV_STRIDE
#define LIST_REG_FLD_NVDLA_CDMA_D_LINE_UV_STRIDE(_) \
_(NVDLA_CDMA,D_LINE_UV_STRIDE,UV_LINE_STRIDE)
#define REG_NVDLA_CDMA_D_LINE_UV_STRIDE(_) _(NVDLA_CDMA,D_LINE_UV_STRIDE,0x5044,0x44,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE(_) _(NVDLA_CDMA,D_LINE_UV_STRIDE,UV_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE(_)


// Register NVDLA_CDMA_D_SURF_STRIDE
#define LIST_REG_FLD_NVDLA_CDMA_D_SURF_STRIDE(_) \
_(NVDLA_CDMA,D_SURF_STRIDE,SURF_STRIDE)
#define REG_NVDLA_CDMA_D_SURF_STRIDE(_) _(NVDLA_CDMA,D_SURF_STRIDE,0x5048,0x48,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE(_) _(NVDLA_CDMA,D_SURF_STRIDE,SURF_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE(_)


// Register NVDLA_CDMA_D_DAIN_MAP
#define LIST_REG_FLD_NVDLA_CDMA_D_DAIN_MAP(_) \
_(NVDLA_CDMA,D_DAIN_MAP,LINE_PACKED) \
_(NVDLA_CDMA,D_DAIN_MAP,SURF_PACKED)
#define REG_NVDLA_CDMA_D_DAIN_MAP(_) _(NVDLA_CDMA,D_DAIN_MAP,0x504c,0x4c,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED(_) _(NVDLA_CDMA,D_DAIN_MAP,LINE_PACKED,1,0,0,3,0,0x1,0x0,0x1,FALSE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED(_) \
_(NVDLA_CDMA,D_DAIN_MAP,LINE_PACKED,FALSE,0) \
_(NVDLA_CDMA,D_DAIN_MAP,LINE_PACKED,TRUE,1)
#define NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_FALSE                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_TRUE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED(_) _(NVDLA_CDMA,D_DAIN_MAP,SURF_PACKED,1,16,16,3,0,0x1,0x0,0x1,FALSE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED(_) \
_(NVDLA_CDMA,D_DAIN_MAP,SURF_PACKED,FALSE,0) \
_(NVDLA_CDMA,D_DAIN_MAP,SURF_PACKED,TRUE,1)
#define NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_FALSE                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_TRUE                  _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_RESERVED_X_CFG
#define LIST_REG_FLD_NVDLA_CDMA_D_RESERVED_X_CFG(_) \
_(NVDLA_CDMA,D_RESERVED_X_CFG,RSV_PER_LINE) \
_(NVDLA_CDMA,D_RESERVED_X_CFG,RSV_PER_UV_LINE)
#define REG_NVDLA_CDMA_D_RESERVED_X_CFG(_) _(NVDLA_CDMA,D_RESERVED_X_CFG,0x5050,0x50,1,4,0x3ff03ff,0x0,0x3ff03ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE(_) _(NVDLA_CDMA,D_RESERVED_X_CFG,RSV_PER_LINE,10,9,0,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE(_)

#define REG_FLD_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE(_) _(NVDLA_CDMA,D_RESERVED_X_CFG,RSV_PER_UV_LINE,10,25,16,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE(_)


// Register NVDLA_CDMA_D_RESERVED_Y_CFG
#define LIST_REG_FLD_NVDLA_CDMA_D_RESERVED_Y_CFG(_) \
_(NVDLA_CDMA,D_RESERVED_Y_CFG,RSV_HEIGHT) \
_(NVDLA_CDMA,D_RESERVED_Y_CFG,RSV_Y_INDEX)
#define REG_NVDLA_CDMA_D_RESERVED_Y_CFG(_) _(NVDLA_CDMA,D_RESERVED_Y_CFG,0x5054,0x54,1,4,0x1f0007,0x0,0x1f0007,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT(_) _(NVDLA_CDMA,D_RESERVED_Y_CFG,RSV_HEIGHT,3,2,0,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT(_)

#define REG_FLD_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX(_) _(NVDLA_CDMA,D_RESERVED_Y_CFG,RSV_Y_INDEX,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX(_)


// Register NVDLA_CDMA_D_BATCH_NUMBER
#define LIST_REG_FLD_NVDLA_CDMA_D_BATCH_NUMBER(_) \
_(NVDLA_CDMA,D_BATCH_NUMBER,BATCHES)
#define REG_NVDLA_CDMA_D_BATCH_NUMBER(_) _(NVDLA_CDMA,D_BATCH_NUMBER,0x5058,0x58,1,4,0x1f,0x0,0x1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES(_) _(NVDLA_CDMA,D_BATCH_NUMBER,BATCHES,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES(_)


// Register NVDLA_CDMA_D_BATCH_STRIDE
#define LIST_REG_FLD_NVDLA_CDMA_D_BATCH_STRIDE(_) \
_(NVDLA_CDMA,D_BATCH_STRIDE,BATCH_STRIDE)
#define REG_NVDLA_CDMA_D_BATCH_STRIDE(_) _(NVDLA_CDMA,D_BATCH_STRIDE,0x505c,0x5c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE(_) _(NVDLA_CDMA,D_BATCH_STRIDE,BATCH_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE(_)


// Register NVDLA_CDMA_D_ENTRY_PER_SLICE
#define LIST_REG_FLD_NVDLA_CDMA_D_ENTRY_PER_SLICE(_) \
_(NVDLA_CDMA,D_ENTRY_PER_SLICE,ENTRIES)
#define REG_NVDLA_CDMA_D_ENTRY_PER_SLICE(_) _(NVDLA_CDMA,D_ENTRY_PER_SLICE,0x5060,0x60,1,4,0xfff,0x0,0xfff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES(_) _(NVDLA_CDMA,D_ENTRY_PER_SLICE,ENTRIES,12,11,0,3,0,0xfff,0x0,0xfff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES(_)


// Register NVDLA_CDMA_D_FETCH_GRAIN
#define LIST_REG_FLD_NVDLA_CDMA_D_FETCH_GRAIN(_) \
_(NVDLA_CDMA,D_FETCH_GRAIN,GRAINS)
#define REG_NVDLA_CDMA_D_FETCH_GRAIN(_) _(NVDLA_CDMA,D_FETCH_GRAIN,0x5064,0x64,1,4,0xfff,0x0,0xfff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS(_) _(NVDLA_CDMA,D_FETCH_GRAIN,GRAINS,12,11,0,3,0,0xfff,0x0,0xfff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS(_)


// Register NVDLA_CDMA_D_WEIGHT_FORMAT
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_FORMAT(_) \
_(NVDLA_CDMA,D_WEIGHT_FORMAT,WEIGHT_FORMAT)
#define REG_NVDLA_CDMA_D_WEIGHT_FORMAT(_) _(NVDLA_CDMA,D_WEIGHT_FORMAT,0x5068,0x68,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT(_) _(NVDLA_CDMA,D_WEIGHT_FORMAT,WEIGHT_FORMAT,1,0,0,3,0,0x1,0x0,0x1,UNCOMPRESSED,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT(_) \
_(NVDLA_CDMA,D_WEIGHT_FORMAT,WEIGHT_FORMAT,UNCOMPRESSED,0) \
_(NVDLA_CDMA,D_WEIGHT_FORMAT,WEIGHT_FORMAT,COMPRESSED,1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_UNCOMPRESSED                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_COMPRESSED                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_WEIGHT_SIZE_0
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_SIZE_0(_) \
_(NVDLA_CDMA,D_WEIGHT_SIZE_0,BYTE_PER_KERNEL)
#define REG_NVDLA_CDMA_D_WEIGHT_SIZE_0(_) _(NVDLA_CDMA,D_WEIGHT_SIZE_0,0x506c,0x6c,1,4,0x3ffff,0x0,0x3ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL(_) _(NVDLA_CDMA,D_WEIGHT_SIZE_0,BYTE_PER_KERNEL,18,17,0,3,0,0x3ffff,0x0,0x3ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL(_)


// Register NVDLA_CDMA_D_WEIGHT_SIZE_1
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_SIZE_1(_) \
_(NVDLA_CDMA,D_WEIGHT_SIZE_1,WEIGHT_KERNEL)
#define REG_NVDLA_CDMA_D_WEIGHT_SIZE_1(_) _(NVDLA_CDMA,D_WEIGHT_SIZE_1,0x5070,0x70,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL(_) _(NVDLA_CDMA,D_WEIGHT_SIZE_1,WEIGHT_KERNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL(_)


// Register NVDLA_CDMA_D_WEIGHT_RAM_TYPE
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_RAM_TYPE(_) \
_(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,WEIGHT_RAM_TYPE)
#define REG_NVDLA_CDMA_D_WEIGHT_RAM_TYPE(_) _(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,0x5074,0x74,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE(_) _(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,WEIGHT_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,CVIF,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE(_) \
_(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,WEIGHT_RAM_TYPE,CVIF,0) \
_(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,WEIGHT_RAM_TYPE,MCIF,1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_CVIF                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_MCIF                       _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_WEIGHT_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH(_) \
_(NVDLA_CDMA,D_WEIGHT_ADDR_HIGH,WEIGHT_ADDR_HIGH)
#define REG_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH(_) _(NVDLA_CDMA,D_WEIGHT_ADDR_HIGH,0x5078,0x78,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH(_) _(NVDLA_CDMA,D_WEIGHT_ADDR_HIGH,WEIGHT_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH(_)


// Register NVDLA_CDMA_D_WEIGHT_ADDR_LOW
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_ADDR_LOW(_) \
_(NVDLA_CDMA,D_WEIGHT_ADDR_LOW,WEIGHT_ADDR_LOW)
#define REG_NVDLA_CDMA_D_WEIGHT_ADDR_LOW(_) _(NVDLA_CDMA,D_WEIGHT_ADDR_LOW,0x507c,0x7c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW(_) _(NVDLA_CDMA,D_WEIGHT_ADDR_LOW,WEIGHT_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW(_)


// Register NVDLA_CDMA_D_WEIGHT_BYTES
#define LIST_REG_FLD_NVDLA_CDMA_D_WEIGHT_BYTES(_) \
_(NVDLA_CDMA,D_WEIGHT_BYTES,WEIGHT_BYTES)
#define REG_NVDLA_CDMA_D_WEIGHT_BYTES(_) _(NVDLA_CDMA,D_WEIGHT_BYTES,0x5080,0x80,1,4,0xffffff80,0x0,0xffffff80,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES(_) _(NVDLA_CDMA,D_WEIGHT_BYTES,WEIGHT_BYTES,25,31,7,3,0,0x1ffffff,0x0,0x1ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES(_)


// Register NVDLA_CDMA_D_WGS_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_CDMA_D_WGS_ADDR_HIGH(_) \
_(NVDLA_CDMA,D_WGS_ADDR_HIGH,WGS_ADDR_HIGH)
#define REG_NVDLA_CDMA_D_WGS_ADDR_HIGH(_) _(NVDLA_CDMA,D_WGS_ADDR_HIGH,0x5084,0x84,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH(_) _(NVDLA_CDMA,D_WGS_ADDR_HIGH,WGS_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH(_)


// Register NVDLA_CDMA_D_WGS_ADDR_LOW
#define LIST_REG_FLD_NVDLA_CDMA_D_WGS_ADDR_LOW(_) \
_(NVDLA_CDMA,D_WGS_ADDR_LOW,WGS_ADDR_LOW)
#define REG_NVDLA_CDMA_D_WGS_ADDR_LOW(_) _(NVDLA_CDMA,D_WGS_ADDR_LOW,0x5088,0x88,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW(_) _(NVDLA_CDMA,D_WGS_ADDR_LOW,WGS_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW(_)


// Register NVDLA_CDMA_D_WMB_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_CDMA_D_WMB_ADDR_HIGH(_) \
_(NVDLA_CDMA,D_WMB_ADDR_HIGH,WMB_ADDR_HIGH)
#define REG_NVDLA_CDMA_D_WMB_ADDR_HIGH(_) _(NVDLA_CDMA,D_WMB_ADDR_HIGH,0x508c,0x8c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH(_) _(NVDLA_CDMA,D_WMB_ADDR_HIGH,WMB_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH(_)


// Register NVDLA_CDMA_D_WMB_ADDR_LOW
#define LIST_REG_FLD_NVDLA_CDMA_D_WMB_ADDR_LOW(_) \
_(NVDLA_CDMA,D_WMB_ADDR_LOW,WMB_ADDR_LOW)
#define REG_NVDLA_CDMA_D_WMB_ADDR_LOW(_) _(NVDLA_CDMA,D_WMB_ADDR_LOW,0x5090,0x90,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW(_) _(NVDLA_CDMA,D_WMB_ADDR_LOW,WMB_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW(_)


// Register NVDLA_CDMA_D_WMB_BYTES
#define LIST_REG_FLD_NVDLA_CDMA_D_WMB_BYTES(_) \
_(NVDLA_CDMA,D_WMB_BYTES,WMB_BYTES)
#define REG_NVDLA_CDMA_D_WMB_BYTES(_) _(NVDLA_CDMA,D_WMB_BYTES,0x5094,0x94,1,4,0xfffff80,0x0,0xfffff80,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES(_) _(NVDLA_CDMA,D_WMB_BYTES,WMB_BYTES,21,27,7,3,0,0x1fffff,0x0,0x1fffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES(_)


// Register NVDLA_CDMA_D_MEAN_FORMAT
#define LIST_REG_FLD_NVDLA_CDMA_D_MEAN_FORMAT(_) \
_(NVDLA_CDMA,D_MEAN_FORMAT,MEAN_FORMAT)
#define REG_NVDLA_CDMA_D_MEAN_FORMAT(_) _(NVDLA_CDMA,D_MEAN_FORMAT,0x5098,0x98,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT(_) _(NVDLA_CDMA,D_MEAN_FORMAT,MEAN_FORMAT,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT(_) \
_(NVDLA_CDMA,D_MEAN_FORMAT,MEAN_FORMAT,DISABLE,0) \
_(NVDLA_CDMA,D_MEAN_FORMAT,MEAN_FORMAT,ENABLE,1)
#define NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_MEAN_GLOBAL_0
#define LIST_REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_0(_) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_0,MEAN_RY) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_0,MEAN_GU)
#define REG_NVDLA_CDMA_D_MEAN_GLOBAL_0(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_0,0x509c,0x9c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_0,MEAN_RY,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY(_)

#define REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_0,MEAN_GU,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU(_)


// Register NVDLA_CDMA_D_MEAN_GLOBAL_1
#define LIST_REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_1(_) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_1,MEAN_BV) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_1,MEAN_AX)
#define REG_NVDLA_CDMA_D_MEAN_GLOBAL_1(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_1,0x50a0,0xa0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_1,MEAN_BV,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV(_)

#define REG_FLD_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX(_) _(NVDLA_CDMA,D_MEAN_GLOBAL_1,MEAN_AX,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX(_)


// Register NVDLA_CDMA_D_CVT_CFG
#define LIST_REG_FLD_NVDLA_CDMA_D_CVT_CFG(_) \
_(NVDLA_CDMA,D_CVT_CFG,CVT_EN) \
_(NVDLA_CDMA,D_CVT_CFG,CVT_TRUNCATE)
#define REG_NVDLA_CDMA_D_CVT_CFG(_) _(NVDLA_CDMA,D_CVT_CFG,0x50a4,0xa4,1,4,0x3f1,0x0,0x3f1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_CVT_CFG_CVT_EN(_) _(NVDLA_CDMA,D_CVT_CFG,CVT_EN,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CVT_CFG_CVT_EN(_) \
_(NVDLA_CDMA,D_CVT_CFG,CVT_EN,DISABLE,0) \
_(NVDLA_CDMA,D_CVT_CFG,CVT_EN,ENABLE,1)
#define NVDLA_CDMA_D_CVT_CFG_CVT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_CVT_CFG_CVT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE(_) _(NVDLA_CDMA,D_CVT_CFG,CVT_TRUNCATE,6,9,4,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE(_)


// Register NVDLA_CDMA_D_CVT_OFFSET
#define LIST_REG_FLD_NVDLA_CDMA_D_CVT_OFFSET(_) \
_(NVDLA_CDMA,D_CVT_OFFSET,CVT_OFFSET)
#define REG_NVDLA_CDMA_D_CVT_OFFSET(_) _(NVDLA_CDMA,D_CVT_OFFSET,0x50a8,0xa8,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET(_) _(NVDLA_CDMA,D_CVT_OFFSET,CVT_OFFSET,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET(_)


// Register NVDLA_CDMA_D_CVT_SCALE
#define LIST_REG_FLD_NVDLA_CDMA_D_CVT_SCALE(_) \
_(NVDLA_CDMA,D_CVT_SCALE,CVT_SCALE)
#define REG_NVDLA_CDMA_D_CVT_SCALE(_) _(NVDLA_CDMA,D_CVT_SCALE,0x50ac,0xac,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE(_) _(NVDLA_CDMA,D_CVT_SCALE,CVT_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE(_)


// Register NVDLA_CDMA_D_CONV_STRIDE
#define LIST_REG_FLD_NVDLA_CDMA_D_CONV_STRIDE(_) \
_(NVDLA_CDMA,D_CONV_STRIDE,CONV_X_STRIDE) \
_(NVDLA_CDMA,D_CONV_STRIDE,CONV_Y_STRIDE)
#define REG_NVDLA_CDMA_D_CONV_STRIDE(_) _(NVDLA_CDMA,D_CONV_STRIDE,0x50b0,0xb0,1,4,0x70007,0x0,0x70007,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE(_) _(NVDLA_CDMA,D_CONV_STRIDE,CONV_X_STRIDE,3,2,0,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE(_)

#define REG_FLD_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE(_) _(NVDLA_CDMA,D_CONV_STRIDE,CONV_Y_STRIDE,3,18,16,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE(_)


// Register NVDLA_CDMA_D_ZERO_PADDING
#define LIST_REG_FLD_NVDLA_CDMA_D_ZERO_PADDING(_) \
_(NVDLA_CDMA,D_ZERO_PADDING,PAD_LEFT) \
_(NVDLA_CDMA,D_ZERO_PADDING,PAD_RIGHT) \
_(NVDLA_CDMA,D_ZERO_PADDING,PAD_TOP) \
_(NVDLA_CDMA,D_ZERO_PADDING,PAD_BOTTOM)
#define REG_NVDLA_CDMA_D_ZERO_PADDING(_) _(NVDLA_CDMA,D_ZERO_PADDING,0x50b4,0xb4,1,4,0x3f1f3f1f,0x0,0x3f1f3f1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT(_) _(NVDLA_CDMA,D_ZERO_PADDING,PAD_LEFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT(_)

#define REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT(_) _(NVDLA_CDMA,D_ZERO_PADDING,PAD_RIGHT,6,13,8,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT(_)

#define REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP(_) _(NVDLA_CDMA,D_ZERO_PADDING,PAD_TOP,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP(_)

#define REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM(_) _(NVDLA_CDMA,D_ZERO_PADDING,PAD_BOTTOM,6,29,24,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM(_)


// Register NVDLA_CDMA_D_ZERO_PADDING_VALUE
#define LIST_REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_VALUE(_) \
_(NVDLA_CDMA,D_ZERO_PADDING_VALUE,PAD_VALUE)
#define REG_NVDLA_CDMA_D_ZERO_PADDING_VALUE(_) _(NVDLA_CDMA,D_ZERO_PADDING_VALUE,0x50b8,0xb8,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE(_) _(NVDLA_CDMA,D_ZERO_PADDING_VALUE,PAD_VALUE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE(_)


// Register NVDLA_CDMA_D_BANK
#define LIST_REG_FLD_NVDLA_CDMA_D_BANK(_) \
_(NVDLA_CDMA,D_BANK,DATA_BANK) \
_(NVDLA_CDMA,D_BANK,WEIGHT_BANK)
#define REG_NVDLA_CDMA_D_BANK(_) _(NVDLA_CDMA,D_BANK,0x50bc,0xbc,1,4,0xf000f,0x0,0xf000f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_BANK_DATA_BANK(_) _(NVDLA_CDMA,D_BANK,DATA_BANK,4,3,0,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_BANK_DATA_BANK(_)

#define REG_FLD_NVDLA_CDMA_D_BANK_WEIGHT_BANK(_) _(NVDLA_CDMA,D_BANK,WEIGHT_BANK,4,19,16,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_BANK_WEIGHT_BANK(_)


// Register NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO
#define LIST_REG_FLD_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO(_) \
_(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO)
#define REG_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO(_) _(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,0x50c0,0xc0,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) _(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) \
_(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,DISABLE,0) \
_(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,ENABLE,1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_NAN_INPUT_DATA_NUM
#define LIST_REG_FLD_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM(_) \
_(NVDLA_CDMA,D_NAN_INPUT_DATA_NUM,NAN_DATA_NUM)
#define REG_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM(_) _(NVDLA_CDMA,D_NAN_INPUT_DATA_NUM,0x50c4,0xc4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM(_) _(NVDLA_CDMA,D_NAN_INPUT_DATA_NUM,NAN_DATA_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM(_)


// Register NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM
#define LIST_REG_FLD_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM(_) \
_(NVDLA_CDMA,D_NAN_INPUT_WEIGHT_NUM,NAN_WEIGHT_NUM)
#define REG_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM(_) _(NVDLA_CDMA,D_NAN_INPUT_WEIGHT_NUM,0x50c8,0xc8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM(_) _(NVDLA_CDMA,D_NAN_INPUT_WEIGHT_NUM,NAN_WEIGHT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM(_)


// Register NVDLA_CDMA_D_INF_INPUT_DATA_NUM
#define LIST_REG_FLD_NVDLA_CDMA_D_INF_INPUT_DATA_NUM(_) \
_(NVDLA_CDMA,D_INF_INPUT_DATA_NUM,INF_DATA_NUM)
#define REG_NVDLA_CDMA_D_INF_INPUT_DATA_NUM(_) _(NVDLA_CDMA,D_INF_INPUT_DATA_NUM,0x50cc,0xcc,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM(_) _(NVDLA_CDMA,D_INF_INPUT_DATA_NUM,INF_DATA_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM(_)


// Register NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM
#define LIST_REG_FLD_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM(_) \
_(NVDLA_CDMA,D_INF_INPUT_WEIGHT_NUM,INF_WEIGHT_NUM)
#define REG_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM(_) _(NVDLA_CDMA,D_INF_INPUT_WEIGHT_NUM,0x50d0,0xd0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM(_) _(NVDLA_CDMA,D_INF_INPUT_WEIGHT_NUM,INF_WEIGHT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM(_)


// Register NVDLA_CDMA_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_CDMA_D_PERF_ENABLE(_) \
_(NVDLA_CDMA,D_PERF_ENABLE,DMA_EN)
#define REG_NVDLA_CDMA_D_PERF_ENABLE(_) _(NVDLA_CDMA,D_PERF_ENABLE,0x50d4,0xd4,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN(_) _(NVDLA_CDMA,D_PERF_ENABLE,DMA_EN,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN(_)


// Register NVDLA_CDMA_D_PERF_DAT_READ_STALL
#define LIST_REG_FLD_NVDLA_CDMA_D_PERF_DAT_READ_STALL(_) \
_(NVDLA_CDMA,D_PERF_DAT_READ_STALL,DAT_RD_STALL)
#define REG_NVDLA_CDMA_D_PERF_DAT_READ_STALL(_) _(NVDLA_CDMA,D_PERF_DAT_READ_STALL,0x50d8,0xd8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL(_) _(NVDLA_CDMA,D_PERF_DAT_READ_STALL,DAT_RD_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL(_)


// Register NVDLA_CDMA_D_PERF_WT_READ_STALL
#define LIST_REG_FLD_NVDLA_CDMA_D_PERF_WT_READ_STALL(_) \
_(NVDLA_CDMA,D_PERF_WT_READ_STALL,WT_RD_STALL)
#define REG_NVDLA_CDMA_D_PERF_WT_READ_STALL(_) _(NVDLA_CDMA,D_PERF_WT_READ_STALL,0x50dc,0xdc,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL(_) _(NVDLA_CDMA,D_PERF_WT_READ_STALL,WT_RD_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL(_)


// Register NVDLA_CDMA_D_PERF_DAT_READ_LATENCY
#define LIST_REG_FLD_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY(_) \
_(NVDLA_CDMA,D_PERF_DAT_READ_LATENCY,DAT_RD_LATENCY)
#define REG_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY(_) _(NVDLA_CDMA,D_PERF_DAT_READ_LATENCY,0x50e0,0xe0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY(_) _(NVDLA_CDMA,D_PERF_DAT_READ_LATENCY,DAT_RD_LATENCY,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY(_)


// Register NVDLA_CDMA_D_PERF_WT_READ_LATENCY
#define LIST_REG_FLD_NVDLA_CDMA_D_PERF_WT_READ_LATENCY(_) \
_(NVDLA_CDMA,D_PERF_WT_READ_LATENCY,WT_RD_LATENCY)
#define REG_NVDLA_CDMA_D_PERF_WT_READ_LATENCY(_) _(NVDLA_CDMA,D_PERF_WT_READ_LATENCY,0x50e4,0xe4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY(_) _(NVDLA_CDMA,D_PERF_WT_READ_LATENCY,WT_RD_LATENCY,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY(_)


// Register NVDLA_CDMA_D_CYA
#define LIST_REG_FLD_NVDLA_CDMA_D_CYA(_) \
_(NVDLA_CDMA,D_CYA,CYA)
#define REG_NVDLA_CDMA_D_CYA(_) _(NVDLA_CDMA,D_CYA,0x50e8,0xe8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDMA_D_CYA_CYA(_) _(NVDLA_CDMA,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDMA_D_CYA_CYA(_)


// Register NVDLA_CSC_S_STATUS
#define LIST_REG_FLD_NVDLA_CSC_S_STATUS(_) \
_(NVDLA_CSC,S_STATUS,STATUS_0) \
_(NVDLA_CSC,S_STATUS,STATUS_1)
#define REG_NVDLA_CSC_S_STATUS(_) _(NVDLA_CSC,S_STATUS,0x6000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_S_STATUS_STATUS_0(_) _(NVDLA_CSC,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_S_STATUS_STATUS_0(_) \
_(NVDLA_CSC,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CSC,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CSC,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CSC_S_STATUS_STATUS_0_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_STATUS_STATUS_0_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_CSC_S_STATUS_STATUS_0_PENDING                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CSC_S_STATUS_STATUS_1(_) _(NVDLA_CSC,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_S_STATUS_STATUS_1(_) \
_(NVDLA_CSC,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CSC,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CSC,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CSC_S_STATUS_STATUS_1_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_STATUS_STATUS_1_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_CSC_S_STATUS_STATUS_1_PENDING                     _MK_ENUM_CONST(2)


// Register NVDLA_CSC_S_POINTER
#define LIST_REG_FLD_NVDLA_CSC_S_POINTER(_) \
_(NVDLA_CSC,S_POINTER,PRODUCER) \
_(NVDLA_CSC,S_POINTER,CONSUMER)
#define REG_NVDLA_CSC_S_POINTER(_) _(NVDLA_CSC,S_POINTER,0x6004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_S_POINTER_PRODUCER(_) _(NVDLA_CSC,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CSC_S_POINTER_PRODUCER(_) \
_(NVDLA_CSC,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CSC,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CSC_S_POINTER_PRODUCER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_POINTER_PRODUCER_GROUP_1                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CSC_S_POINTER_CONSUMER(_) _(NVDLA_CSC,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CSC_S_POINTER_CONSUMER(_) \
_(NVDLA_CSC,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CSC,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CSC_S_POINTER_CONSUMER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_POINTER_CONSUMER_GROUP_1                    _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CSC_D_OP_ENABLE(_) \
_(NVDLA_CSC,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CSC_D_OP_ENABLE(_) _(NVDLA_CSC,D_OP_ENABLE,0x6008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_OP_ENABLE_OP_EN(_) _(NVDLA_CSC,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CSC,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CSC,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CSC_D_OP_ENABLE_OP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_OP_ENABLE_OP_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_CSC_D_MISC_CFG(_) \
_(NVDLA_CSC,D_MISC_CFG,CONV_MODE) \
_(NVDLA_CSC,D_MISC_CFG,IN_PRECISION) \
_(NVDLA_CSC,D_MISC_CFG,PROC_PRECISION) \
_(NVDLA_CSC,D_MISC_CFG,DATA_REUSE) \
_(NVDLA_CSC,D_MISC_CFG,WEIGHT_REUSE) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_DATA_RLS) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_WEIGHT_RLS)
#define REG_NVDLA_CSC_D_MISC_CFG(_) _(NVDLA_CSC,D_MISC_CFG,0x600c,0xc,1,4,0x11113301,0x1100,0x11113301,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_MISC_CFG_CONV_MODE(_) _(NVDLA_CSC,D_MISC_CFG,CONV_MODE,1,0,0,3,0,0x1,0x0,0x1,DIRECT,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_CONV_MODE(_) \
_(NVDLA_CSC,D_MISC_CFG,CONV_MODE,DIRECT,0) \
_(NVDLA_CSC,D_MISC_CFG,CONV_MODE,WINOGRAD,1)
#define NVDLA_CSC_D_MISC_CFG_CONV_MODE_DIRECT                   _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_CONV_MODE_WINOGRAD                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_IN_PRECISION(_) _(NVDLA_CSC,D_MISC_CFG,IN_PRECISION,2,9,8,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_IN_PRECISION(_) \
_(NVDLA_CSC,D_MISC_CFG,IN_PRECISION,INT8,0) \
_(NVDLA_CSC,D_MISC_CFG,IN_PRECISION,INT16,1) \
_(NVDLA_CSC,D_MISC_CFG,IN_PRECISION,FP16,2)
#define NVDLA_CSC_D_MISC_CFG_IN_PRECISION_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_IN_PRECISION_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_CSC_D_MISC_CFG_IN_PRECISION_FP16                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION(_) _(NVDLA_CSC,D_MISC_CFG,PROC_PRECISION,2,13,12,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION(_) \
_(NVDLA_CSC,D_MISC_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_CSC,D_MISC_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_CSC,D_MISC_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_INT8                        _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_INT16                       _MK_ENUM_CONST(1)
#define NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_FP16                        _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_DATA_REUSE(_) _(NVDLA_CSC,D_MISC_CFG,DATA_REUSE,1,16,16,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_DATA_REUSE(_) \
_(NVDLA_CSC,D_MISC_CFG,DATA_REUSE,DISABLE,0) \
_(NVDLA_CSC,D_MISC_CFG,DATA_REUSE,ENABLE,1)
#define NVDLA_CSC_D_MISC_CFG_DATA_REUSE_DISABLE                 _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_DATA_REUSE_ENABLE                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE(_) _(NVDLA_CSC,D_MISC_CFG,WEIGHT_REUSE,1,20,20,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE(_) \
_(NVDLA_CSC,D_MISC_CFG,WEIGHT_REUSE,DISABLE,0) \
_(NVDLA_CSC,D_MISC_CFG,WEIGHT_REUSE,ENABLE,1)
#define NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_ENABLE                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS(_) _(NVDLA_CSC,D_MISC_CFG,SKIP_DATA_RLS,1,24,24,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS(_) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_DATA_RLS,DISABLE,0) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_DATA_RLS,ENABLE,1)
#define NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_ENABLE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS(_) _(NVDLA_CSC,D_MISC_CFG,SKIP_WEIGHT_RLS,1,28,28,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS(_) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_WEIGHT_RLS,DISABLE,0) \
_(NVDLA_CSC,D_MISC_CFG,SKIP_WEIGHT_RLS,ENABLE,1)
#define NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_DATAIN_FORMAT
#define LIST_REG_FLD_NVDLA_CSC_D_DATAIN_FORMAT(_) \
_(NVDLA_CSC,D_DATAIN_FORMAT,DATAIN_FORMAT)
#define REG_NVDLA_CSC_D_DATAIN_FORMAT(_) _(NVDLA_CSC,D_DATAIN_FORMAT,0x6010,0x10,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT(_) _(NVDLA_CSC,D_DATAIN_FORMAT,DATAIN_FORMAT,1,0,0,3,0,0x1,0x0,0x1,FEATURE,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT(_) \
_(NVDLA_CSC,D_DATAIN_FORMAT,DATAIN_FORMAT,FEATURE,0) \
_(NVDLA_CSC,D_DATAIN_FORMAT,DATAIN_FORMAT,PIXEL,1)
#define NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_FEATURE                 _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_PIXEL                   _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_DATAIN_SIZE_EXT_0
#define LIST_REG_FLD_NVDLA_CSC_D_DATAIN_SIZE_EXT_0(_) \
_(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,DATAIN_WIDTH_EXT) \
_(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,DATAIN_HEIGHT_EXT)
#define REG_NVDLA_CSC_D_DATAIN_SIZE_EXT_0(_) _(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,0x6014,0x14,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT(_) _(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,DATAIN_WIDTH_EXT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT(_)

#define REG_FLD_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT(_) _(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,DATAIN_HEIGHT_EXT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT(_)


// Register NVDLA_CSC_D_DATAIN_SIZE_EXT_1
#define LIST_REG_FLD_NVDLA_CSC_D_DATAIN_SIZE_EXT_1(_) \
_(NVDLA_CSC,D_DATAIN_SIZE_EXT_1,DATAIN_CHANNEL_EXT)
#define REG_NVDLA_CSC_D_DATAIN_SIZE_EXT_1(_) _(NVDLA_CSC,D_DATAIN_SIZE_EXT_1,0x6018,0x18,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT(_) _(NVDLA_CSC,D_DATAIN_SIZE_EXT_1,DATAIN_CHANNEL_EXT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT(_)


// Register NVDLA_CSC_D_BATCH_NUMBER
#define LIST_REG_FLD_NVDLA_CSC_D_BATCH_NUMBER(_) \
_(NVDLA_CSC,D_BATCH_NUMBER,BATCHES)
#define REG_NVDLA_CSC_D_BATCH_NUMBER(_) _(NVDLA_CSC,D_BATCH_NUMBER,0x601c,0x1c,1,4,0x1f,0x0,0x1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_BATCH_NUMBER_BATCHES(_) _(NVDLA_CSC,D_BATCH_NUMBER,BATCHES,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_BATCH_NUMBER_BATCHES(_)


// Register NVDLA_CSC_D_POST_Y_EXTENSION
#define LIST_REG_FLD_NVDLA_CSC_D_POST_Y_EXTENSION(_) \
_(NVDLA_CSC,D_POST_Y_EXTENSION,Y_EXTENSION)
#define REG_NVDLA_CSC_D_POST_Y_EXTENSION(_) _(NVDLA_CSC,D_POST_Y_EXTENSION,0x6020,0x20,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION(_) _(NVDLA_CSC,D_POST_Y_EXTENSION,Y_EXTENSION,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION(_)


// Register NVDLA_CSC_D_ENTRY_PER_SLICE
#define LIST_REG_FLD_NVDLA_CSC_D_ENTRY_PER_SLICE(_) \
_(NVDLA_CSC,D_ENTRY_PER_SLICE,ENTRIES)
#define REG_NVDLA_CSC_D_ENTRY_PER_SLICE(_) _(NVDLA_CSC,D_ENTRY_PER_SLICE,0x6024,0x24,1,4,0xfff,0x0,0xfff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES(_) _(NVDLA_CSC,D_ENTRY_PER_SLICE,ENTRIES,12,11,0,3,0,0xfff,0x0,0xfff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES(_)


// Register NVDLA_CSC_D_WEIGHT_FORMAT
#define LIST_REG_FLD_NVDLA_CSC_D_WEIGHT_FORMAT(_) \
_(NVDLA_CSC,D_WEIGHT_FORMAT,WEIGHT_FORMAT)
#define REG_NVDLA_CSC_D_WEIGHT_FORMAT(_) _(NVDLA_CSC,D_WEIGHT_FORMAT,0x6028,0x28,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT(_) _(NVDLA_CSC,D_WEIGHT_FORMAT,WEIGHT_FORMAT,1,0,0,3,0,0x1,0x0,0x1,UNCOMPRESSED,ENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT(_) \
_(NVDLA_CSC,D_WEIGHT_FORMAT,WEIGHT_FORMAT,UNCOMPRESSED,0) \
_(NVDLA_CSC,D_WEIGHT_FORMAT,WEIGHT_FORMAT,COMPRESSED,1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_UNCOMPRESSED                    _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_COMPRESSED                      _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_WEIGHT_SIZE_EXT_0
#define LIST_REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0(_) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,WEIGHT_WIDTH_EXT) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,WEIGHT_HEIGHT_EXT)
#define REG_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,0x602c,0x2c,1,4,0x1f001f,0x0,0x1f001f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,WEIGHT_WIDTH_EXT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT(_)

#define REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,WEIGHT_HEIGHT_EXT,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT(_)


// Register NVDLA_CSC_D_WEIGHT_SIZE_EXT_1
#define LIST_REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1(_) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,WEIGHT_CHANNEL_EXT) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,WEIGHT_KERNEL)
#define REG_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,0x6030,0x30,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,WEIGHT_CHANNEL_EXT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT(_)

#define REG_FLD_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL(_) _(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,WEIGHT_KERNEL,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL(_)


// Register NVDLA_CSC_D_WEIGHT_BYTES
#define LIST_REG_FLD_NVDLA_CSC_D_WEIGHT_BYTES(_) \
_(NVDLA_CSC,D_WEIGHT_BYTES,WEIGHT_BYTES)
#define REG_NVDLA_CSC_D_WEIGHT_BYTES(_) _(NVDLA_CSC,D_WEIGHT_BYTES,0x6034,0x34,1,4,0xffffff80,0x0,0xffffff80,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES(_) _(NVDLA_CSC,D_WEIGHT_BYTES,WEIGHT_BYTES,25,31,7,3,0,0x1ffffff,0x0,0x1ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES(_)


// Register NVDLA_CSC_D_WMB_BYTES
#define LIST_REG_FLD_NVDLA_CSC_D_WMB_BYTES(_) \
_(NVDLA_CSC,D_WMB_BYTES,WMB_BYTES)
#define REG_NVDLA_CSC_D_WMB_BYTES(_) _(NVDLA_CSC,D_WMB_BYTES,0x6038,0x38,1,4,0xfffff80,0x0,0xfffff80,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES(_) _(NVDLA_CSC,D_WMB_BYTES,WMB_BYTES,21,27,7,3,0,0x1fffff,0x0,0x1fffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES(_)


// Register NVDLA_CSC_D_DATAOUT_SIZE_0
#define LIST_REG_FLD_NVDLA_CSC_D_DATAOUT_SIZE_0(_) \
_(NVDLA_CSC,D_DATAOUT_SIZE_0,DATAOUT_WIDTH) \
_(NVDLA_CSC,D_DATAOUT_SIZE_0,DATAOUT_HEIGHT)
#define REG_NVDLA_CSC_D_DATAOUT_SIZE_0(_) _(NVDLA_CSC,D_DATAOUT_SIZE_0,0x603c,0x3c,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH(_) _(NVDLA_CSC,D_DATAOUT_SIZE_0,DATAOUT_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH(_)

#define REG_FLD_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT(_) _(NVDLA_CSC,D_DATAOUT_SIZE_0,DATAOUT_HEIGHT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT(_)


// Register NVDLA_CSC_D_DATAOUT_SIZE_1
#define LIST_REG_FLD_NVDLA_CSC_D_DATAOUT_SIZE_1(_) \
_(NVDLA_CSC,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL)
#define REG_NVDLA_CSC_D_DATAOUT_SIZE_1(_) _(NVDLA_CSC,D_DATAOUT_SIZE_1,0x6040,0x40,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_) _(NVDLA_CSC,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_)


// Register NVDLA_CSC_D_ATOMICS
#define LIST_REG_FLD_NVDLA_CSC_D_ATOMICS(_) \
_(NVDLA_CSC,D_ATOMICS,ATOMICS)
#define REG_NVDLA_CSC_D_ATOMICS(_) _(NVDLA_CSC,D_ATOMICS,0x6044,0x44,1,4,0x1fffff,0x1,0x1fffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_ATOMICS_ATOMICS(_) _(NVDLA_CSC,D_ATOMICS,ATOMICS,21,20,0,3,0,0x1fffff,0x1,0x1fffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_ATOMICS_ATOMICS(_)


// Register NVDLA_CSC_D_RELEASE
#define LIST_REG_FLD_NVDLA_CSC_D_RELEASE(_) \
_(NVDLA_CSC,D_RELEASE,RLS_SLICES)
#define REG_NVDLA_CSC_D_RELEASE(_) _(NVDLA_CSC,D_RELEASE,0x6048,0x48,1,4,0xfff,0x1,0xfff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_RELEASE_RLS_SLICES(_) _(NVDLA_CSC,D_RELEASE,RLS_SLICES,12,11,0,3,0,0xfff,0x1,0xfff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_RELEASE_RLS_SLICES(_)


// Register NVDLA_CSC_D_CONV_STRIDE_EXT
#define LIST_REG_FLD_NVDLA_CSC_D_CONV_STRIDE_EXT(_) \
_(NVDLA_CSC,D_CONV_STRIDE_EXT,CONV_X_STRIDE_EXT) \
_(NVDLA_CSC,D_CONV_STRIDE_EXT,CONV_Y_STRIDE_EXT)
#define REG_NVDLA_CSC_D_CONV_STRIDE_EXT(_) _(NVDLA_CSC,D_CONV_STRIDE_EXT,0x604c,0x4c,1,4,0x70007,0x0,0x70007,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT(_) _(NVDLA_CSC,D_CONV_STRIDE_EXT,CONV_X_STRIDE_EXT,3,2,0,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT(_)

#define REG_FLD_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT(_) _(NVDLA_CSC,D_CONV_STRIDE_EXT,CONV_Y_STRIDE_EXT,3,18,16,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT(_)


// Register NVDLA_CSC_D_DILATION_EXT
#define LIST_REG_FLD_NVDLA_CSC_D_DILATION_EXT(_) \
_(NVDLA_CSC,D_DILATION_EXT,X_DILATION_EXT) \
_(NVDLA_CSC,D_DILATION_EXT,Y_DILATION_EXT)
#define REG_NVDLA_CSC_D_DILATION_EXT(_) _(NVDLA_CSC,D_DILATION_EXT,0x6050,0x50,1,4,0x1f001f,0x0,0x1f001f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT(_) _(NVDLA_CSC,D_DILATION_EXT,X_DILATION_EXT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT(_)

#define REG_FLD_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT(_) _(NVDLA_CSC,D_DILATION_EXT,Y_DILATION_EXT,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT(_)


// Register NVDLA_CSC_D_ZERO_PADDING
#define LIST_REG_FLD_NVDLA_CSC_D_ZERO_PADDING(_) \
_(NVDLA_CSC,D_ZERO_PADDING,PAD_LEFT) \
_(NVDLA_CSC,D_ZERO_PADDING,PAD_TOP)
#define REG_NVDLA_CSC_D_ZERO_PADDING(_) _(NVDLA_CSC,D_ZERO_PADDING,0x6054,0x54,1,4,0x1f001f,0x0,0x1f001f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT(_) _(NVDLA_CSC,D_ZERO_PADDING,PAD_LEFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT(_)

#define REG_FLD_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP(_) _(NVDLA_CSC,D_ZERO_PADDING,PAD_TOP,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP(_)


// Register NVDLA_CSC_D_ZERO_PADDING_VALUE
#define LIST_REG_FLD_NVDLA_CSC_D_ZERO_PADDING_VALUE(_) \
_(NVDLA_CSC,D_ZERO_PADDING_VALUE,PAD_VALUE)
#define REG_NVDLA_CSC_D_ZERO_PADDING_VALUE(_) _(NVDLA_CSC,D_ZERO_PADDING_VALUE,0x6058,0x58,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE(_) _(NVDLA_CSC,D_ZERO_PADDING_VALUE,PAD_VALUE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE(_)


// Register NVDLA_CSC_D_BANK
#define LIST_REG_FLD_NVDLA_CSC_D_BANK(_) \
_(NVDLA_CSC,D_BANK,DATA_BANK) \
_(NVDLA_CSC,D_BANK,WEIGHT_BANK)
#define REG_NVDLA_CSC_D_BANK(_) _(NVDLA_CSC,D_BANK,0x605c,0x5c,1,4,0xf000f,0x0,0xf000f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_BANK_DATA_BANK(_) _(NVDLA_CSC,D_BANK,DATA_BANK,4,3,0,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_BANK_DATA_BANK(_)

#define REG_FLD_NVDLA_CSC_D_BANK_WEIGHT_BANK(_) _(NVDLA_CSC,D_BANK,WEIGHT_BANK,4,19,16,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_BANK_WEIGHT_BANK(_)


// Register NVDLA_CSC_D_PRA_CFG
#define LIST_REG_FLD_NVDLA_CSC_D_PRA_CFG(_) \
_(NVDLA_CSC,D_PRA_CFG,PRA_TRUNCATE)
#define REG_NVDLA_CSC_D_PRA_CFG(_) _(NVDLA_CSC,D_PRA_CFG,0x6060,0x60,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE(_) _(NVDLA_CSC,D_PRA_CFG,PRA_TRUNCATE,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE(_)


// Register NVDLA_CSC_D_CYA
#define LIST_REG_FLD_NVDLA_CSC_D_CYA(_) \
_(NVDLA_CSC,D_CYA,CYA)
#define REG_NVDLA_CSC_D_CYA(_) _(NVDLA_CSC,D_CYA,0x6064,0x64,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CSC_D_CYA_CYA(_) _(NVDLA_CSC,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CSC_D_CYA_CYA(_)


// Register NVDLA_CMAC_A_S_STATUS
#define LIST_REG_FLD_NVDLA_CMAC_A_S_STATUS(_) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_0) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_1)
#define REG_NVDLA_CMAC_A_S_STATUS(_) _(NVDLA_CMAC_A,S_STATUS,0x7000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_A_S_STATUS_STATUS_0(_) _(NVDLA_CMAC_A,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_S_STATUS_STATUS_0(_) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CMAC_A_S_STATUS_STATUS_0_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_STATUS_STATUS_0_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_S_STATUS_STATUS_0_PENDING                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CMAC_A_S_STATUS_STATUS_1(_) _(NVDLA_CMAC_A,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_S_STATUS_STATUS_1(_) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CMAC_A,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CMAC_A_S_STATUS_STATUS_1_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_STATUS_STATUS_1_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_S_STATUS_STATUS_1_PENDING                  _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_A_S_POINTER
#define LIST_REG_FLD_NVDLA_CMAC_A_S_POINTER(_) \
_(NVDLA_CMAC_A,S_POINTER,PRODUCER) \
_(NVDLA_CMAC_A,S_POINTER,CONSUMER)
#define REG_NVDLA_CMAC_A_S_POINTER(_) _(NVDLA_CMAC_A,S_POINTER,0x7004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_A_S_POINTER_PRODUCER(_) _(NVDLA_CMAC_A,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_S_POINTER_PRODUCER(_) \
_(NVDLA_CMAC_A,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CMAC_A,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CMAC_A_S_POINTER_PRODUCER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_POINTER_PRODUCER_GROUP_1                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CMAC_A_S_POINTER_CONSUMER(_) _(NVDLA_CMAC_A,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_S_POINTER_CONSUMER(_) \
_(NVDLA_CMAC_A,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CMAC_A,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CMAC_A_S_POINTER_CONSUMER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_POINTER_CONSUMER_GROUP_1                 _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_A_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CMAC_A_D_OP_ENABLE(_) \
_(NVDLA_CMAC_A,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CMAC_A_D_OP_ENABLE(_) _(NVDLA_CMAC_A,D_OP_ENABLE,0x7008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN(_) _(NVDLA_CMAC_A,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CMAC_A,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CMAC_A,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_A_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_CMAC_A_D_MISC_CFG(_) \
_(NVDLA_CMAC_A,D_MISC_CFG,CONV_MODE) \
_(NVDLA_CMAC_A,D_MISC_CFG,PROC_PRECISION)
#define REG_NVDLA_CMAC_A_D_MISC_CFG(_) _(NVDLA_CMAC_A,D_MISC_CFG,0x700c,0xc,1,4,0x3001,0x1000,0x3001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE(_) _(NVDLA_CMAC_A,D_MISC_CFG,CONV_MODE,1,0,0,3,0,0x1,0x0,0x1,DIRECT,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE(_) \
_(NVDLA_CMAC_A,D_MISC_CFG,CONV_MODE,DIRECT,0) \
_(NVDLA_CMAC_A,D_MISC_CFG,CONV_MODE,WINOGRAD,1)
#define NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_DIRECT                        _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_WINOGRAD                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION(_) _(NVDLA_CMAC_A,D_MISC_CFG,PROC_PRECISION,2,13,12,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION(_) \
_(NVDLA_CMAC_A,D_MISC_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_CMAC_A,D_MISC_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_CMAC_A,D_MISC_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_FP16                     _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_B_S_STATUS
#define LIST_REG_FLD_NVDLA_CMAC_B_S_STATUS(_) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_0) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_1)
#define REG_NVDLA_CMAC_B_S_STATUS(_) _(NVDLA_CMAC_B,S_STATUS,0x8000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_B_S_STATUS_STATUS_0(_) _(NVDLA_CMAC_B,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_S_STATUS_STATUS_0(_) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CMAC_B_S_STATUS_STATUS_0_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_STATUS_STATUS_0_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_S_STATUS_STATUS_0_PENDING                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CMAC_B_S_STATUS_STATUS_1(_) _(NVDLA_CMAC_B,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_S_STATUS_STATUS_1(_) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CMAC_B,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CMAC_B_S_STATUS_STATUS_1_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_STATUS_STATUS_1_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_S_STATUS_STATUS_1_PENDING                  _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_B_S_POINTER
#define LIST_REG_FLD_NVDLA_CMAC_B_S_POINTER(_) \
_(NVDLA_CMAC_B,S_POINTER,PRODUCER) \
_(NVDLA_CMAC_B,S_POINTER,CONSUMER)
#define REG_NVDLA_CMAC_B_S_POINTER(_) _(NVDLA_CMAC_B,S_POINTER,0x8004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_B_S_POINTER_PRODUCER(_) _(NVDLA_CMAC_B,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_S_POINTER_PRODUCER(_) \
_(NVDLA_CMAC_B,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CMAC_B,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CMAC_B_S_POINTER_PRODUCER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_POINTER_PRODUCER_GROUP_1                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CMAC_B_S_POINTER_CONSUMER(_) _(NVDLA_CMAC_B,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_S_POINTER_CONSUMER(_) \
_(NVDLA_CMAC_B,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CMAC_B,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CMAC_B_S_POINTER_CONSUMER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_POINTER_CONSUMER_GROUP_1                 _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_B_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CMAC_B_D_OP_ENABLE(_) \
_(NVDLA_CMAC_B,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CMAC_B_D_OP_ENABLE(_) _(NVDLA_CMAC_B,D_OP_ENABLE,0x8008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN(_) _(NVDLA_CMAC_B,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CMAC_B,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CMAC_B,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_B_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_CMAC_B_D_MISC_CFG(_) \
_(NVDLA_CMAC_B,D_MISC_CFG,CONV_MODE) \
_(NVDLA_CMAC_B,D_MISC_CFG,PROC_PRECISION)
#define REG_NVDLA_CMAC_B_D_MISC_CFG(_) _(NVDLA_CMAC_B,D_MISC_CFG,0x800c,0xc,1,4,0x3001,0x1000,0x3001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE(_) _(NVDLA_CMAC_B,D_MISC_CFG,CONV_MODE,1,0,0,3,0,0x1,0x0,0x1,DIRECT,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE(_) \
_(NVDLA_CMAC_B,D_MISC_CFG,CONV_MODE,DIRECT,0) \
_(NVDLA_CMAC_B,D_MISC_CFG,CONV_MODE,WINOGRAD,1)
#define NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_DIRECT                        _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_WINOGRAD                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION(_) _(NVDLA_CMAC_B,D_MISC_CFG,PROC_PRECISION,2,13,12,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION(_) \
_(NVDLA_CMAC_B,D_MISC_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_CMAC_B,D_MISC_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_CMAC_B,D_MISC_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_FP16                     _MK_ENUM_CONST(2)


// Register NVDLA_CACC_S_STATUS
#define LIST_REG_FLD_NVDLA_CACC_S_STATUS(_) \
_(NVDLA_CACC,S_STATUS,STATUS_0) \
_(NVDLA_CACC,S_STATUS,STATUS_1)
#define REG_NVDLA_CACC_S_STATUS(_) _(NVDLA_CACC,S_STATUS,0x9000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_S_STATUS_STATUS_0(_) _(NVDLA_CACC,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CACC_S_STATUS_STATUS_0(_) \
_(NVDLA_CACC,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CACC,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CACC,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CACC_S_STATUS_STATUS_0_IDLE                       _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_STATUS_STATUS_0_RUNNING                    _MK_ENUM_CONST(1)
#define NVDLA_CACC_S_STATUS_STATUS_0_PENDING                    _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CACC_S_STATUS_STATUS_1(_) _(NVDLA_CACC,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CACC_S_STATUS_STATUS_1(_) \
_(NVDLA_CACC,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CACC,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CACC,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CACC_S_STATUS_STATUS_1_IDLE                       _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_STATUS_STATUS_1_RUNNING                    _MK_ENUM_CONST(1)
#define NVDLA_CACC_S_STATUS_STATUS_1_PENDING                    _MK_ENUM_CONST(2)


// Register NVDLA_CACC_S_POINTER
#define LIST_REG_FLD_NVDLA_CACC_S_POINTER(_) \
_(NVDLA_CACC,S_POINTER,PRODUCER) \
_(NVDLA_CACC,S_POINTER,CONSUMER)
#define REG_NVDLA_CACC_S_POINTER(_) _(NVDLA_CACC,S_POINTER,0x9004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_S_POINTER_PRODUCER(_) _(NVDLA_CACC,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CACC_S_POINTER_PRODUCER(_) \
_(NVDLA_CACC,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CACC,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CACC_S_POINTER_PRODUCER_GROUP_0                   _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_POINTER_PRODUCER_GROUP_1                   _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CACC_S_POINTER_CONSUMER(_) _(NVDLA_CACC,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CACC_S_POINTER_CONSUMER(_) \
_(NVDLA_CACC,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CACC,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CACC_S_POINTER_CONSUMER_GROUP_0                   _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_POINTER_CONSUMER_GROUP_1                   _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CACC_D_OP_ENABLE(_) \
_(NVDLA_CACC,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CACC_D_OP_ENABLE(_) _(NVDLA_CACC,D_OP_ENABLE,0x9008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_OP_ENABLE_OP_EN(_) _(NVDLA_CACC,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CACC_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CACC,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CACC,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CACC_D_OP_ENABLE_OP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_OP_ENABLE_OP_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_CACC_D_MISC_CFG(_) \
_(NVDLA_CACC,D_MISC_CFG,CONV_MODE) \
_(NVDLA_CACC,D_MISC_CFG,PROC_PRECISION)
#define REG_NVDLA_CACC_D_MISC_CFG(_) _(NVDLA_CACC,D_MISC_CFG,0x900c,0xc,1,4,0x3001,0x1000,0x3001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_MISC_CFG_CONV_MODE(_) _(NVDLA_CACC,D_MISC_CFG,CONV_MODE,1,0,0,3,0,0x1,0x0,0x1,DIRECT,ENM)
#define LIST_REG_ENM_NVDLA_CACC_D_MISC_CFG_CONV_MODE(_) \
_(NVDLA_CACC,D_MISC_CFG,CONV_MODE,DIRECT,0) \
_(NVDLA_CACC,D_MISC_CFG,CONV_MODE,WINOGRAD,1)
#define NVDLA_CACC_D_MISC_CFG_CONV_MODE_DIRECT                  _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_MISC_CFG_CONV_MODE_WINOGRAD                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION(_) _(NVDLA_CACC,D_MISC_CFG,PROC_PRECISION,2,13,12,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION(_) \
_(NVDLA_CACC,D_MISC_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_CACC,D_MISC_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_CACC,D_MISC_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_INT8                       _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_INT16                      _MK_ENUM_CONST(1)
#define NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_FP16                       _MK_ENUM_CONST(2)


// Register NVDLA_CACC_D_DATAOUT_SIZE_0
#define LIST_REG_FLD_NVDLA_CACC_D_DATAOUT_SIZE_0(_) \
_(NVDLA_CACC,D_DATAOUT_SIZE_0,DATAOUT_WIDTH) \
_(NVDLA_CACC,D_DATAOUT_SIZE_0,DATAOUT_HEIGHT)
#define REG_NVDLA_CACC_D_DATAOUT_SIZE_0(_) _(NVDLA_CACC,D_DATAOUT_SIZE_0,0x9010,0x10,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH(_) _(NVDLA_CACC,D_DATAOUT_SIZE_0,DATAOUT_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH(_)

#define REG_FLD_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT(_) _(NVDLA_CACC,D_DATAOUT_SIZE_0,DATAOUT_HEIGHT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT(_)


// Register NVDLA_CACC_D_DATAOUT_SIZE_1
#define LIST_REG_FLD_NVDLA_CACC_D_DATAOUT_SIZE_1(_) \
_(NVDLA_CACC,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL)
#define REG_NVDLA_CACC_D_DATAOUT_SIZE_1(_) _(NVDLA_CACC,D_DATAOUT_SIZE_1,0x9014,0x14,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_) _(NVDLA_CACC,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_)


// Register NVDLA_CACC_D_DATAOUT_ADDR
#define LIST_REG_FLD_NVDLA_CACC_D_DATAOUT_ADDR(_) \
_(NVDLA_CACC,D_DATAOUT_ADDR,DATAOUT_ADDR)
#define REG_NVDLA_CACC_D_DATAOUT_ADDR(_) _(NVDLA_CACC,D_DATAOUT_ADDR,0x9018,0x18,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR(_) _(NVDLA_CACC,D_DATAOUT_ADDR,DATAOUT_ADDR,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR(_)


// Register NVDLA_CACC_D_BATCH_NUMBER
#define LIST_REG_FLD_NVDLA_CACC_D_BATCH_NUMBER(_) \
_(NVDLA_CACC,D_BATCH_NUMBER,BATCHES)
#define REG_NVDLA_CACC_D_BATCH_NUMBER(_) _(NVDLA_CACC,D_BATCH_NUMBER,0x901c,0x1c,1,4,0x1f,0x0,0x1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_BATCH_NUMBER_BATCHES(_) _(NVDLA_CACC,D_BATCH_NUMBER,BATCHES,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_BATCH_NUMBER_BATCHES(_)


// Register NVDLA_CACC_D_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_CACC_D_LINE_STRIDE(_) \
_(NVDLA_CACC,D_LINE_STRIDE,LINE_STRIDE)
#define REG_NVDLA_CACC_D_LINE_STRIDE(_) _(NVDLA_CACC,D_LINE_STRIDE,0x9020,0x20,1,4,0xffffe0,0x0,0xffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE(_) _(NVDLA_CACC,D_LINE_STRIDE,LINE_STRIDE,19,23,5,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE(_)


// Register NVDLA_CACC_D_SURF_STRIDE
#define LIST_REG_FLD_NVDLA_CACC_D_SURF_STRIDE(_) \
_(NVDLA_CACC,D_SURF_STRIDE,SURF_STRIDE)
#define REG_NVDLA_CACC_D_SURF_STRIDE(_) _(NVDLA_CACC,D_SURF_STRIDE,0x9024,0x24,1,4,0xffffe0,0x0,0xffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE(_) _(NVDLA_CACC,D_SURF_STRIDE,SURF_STRIDE,19,23,5,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE(_)


// Register NVDLA_CACC_D_DATAOUT_MAP
#define LIST_REG_FLD_NVDLA_CACC_D_DATAOUT_MAP(_) \
_(NVDLA_CACC,D_DATAOUT_MAP,LINE_PACKED) \
_(NVDLA_CACC,D_DATAOUT_MAP,SURF_PACKED)
#define REG_NVDLA_CACC_D_DATAOUT_MAP(_) _(NVDLA_CACC,D_DATAOUT_MAP,0x9028,0x28,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED(_) _(NVDLA_CACC,D_DATAOUT_MAP,LINE_PACKED,1,0,0,3,0,0x1,0x0,0x1,FALSE,ENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED(_) \
_(NVDLA_CACC,D_DATAOUT_MAP,LINE_PACKED,FALSE,0) \
_(NVDLA_CACC,D_DATAOUT_MAP,LINE_PACKED,TRUE,1)
#define NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_FALSE                      _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_TRUE                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED(_) _(NVDLA_CACC,D_DATAOUT_MAP,SURF_PACKED,1,16,16,3,0,0x1,0x0,0x1,FALSE,ENM)
#define LIST_REG_ENM_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED(_) \
_(NVDLA_CACC,D_DATAOUT_MAP,SURF_PACKED,FALSE,0) \
_(NVDLA_CACC,D_DATAOUT_MAP,SURF_PACKED,TRUE,1)
#define NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_FALSE                      _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_TRUE                       _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_CLIP_CFG
#define LIST_REG_FLD_NVDLA_CACC_D_CLIP_CFG(_) \
_(NVDLA_CACC,D_CLIP_CFG,CLIP_TRUNCATE)
#define REG_NVDLA_CACC_D_CLIP_CFG(_) _(NVDLA_CACC,D_CLIP_CFG,0x902c,0x2c,1,4,0x1f,0x0,0x1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE(_) _(NVDLA_CACC,D_CLIP_CFG,CLIP_TRUNCATE,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE(_)


// Register NVDLA_CACC_D_OUT_SATURATION
#define LIST_REG_FLD_NVDLA_CACC_D_OUT_SATURATION(_) \
_(NVDLA_CACC,D_OUT_SATURATION,SAT_COUNT)
#define REG_NVDLA_CACC_D_OUT_SATURATION(_) _(NVDLA_CACC,D_OUT_SATURATION,0x9030,0x30,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT(_) _(NVDLA_CACC,D_OUT_SATURATION,SAT_COUNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT(_)


// Register NVDLA_CACC_D_CYA
#define LIST_REG_FLD_NVDLA_CACC_D_CYA(_) \
_(NVDLA_CACC,D_CYA,CYA)
#define REG_NVDLA_CACC_D_CYA(_) _(NVDLA_CACC,D_CYA,0x9034,0x34,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CACC_D_CYA_CYA(_) _(NVDLA_CACC,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CACC_D_CYA_CYA(_)


// Register NVDLA_SDP_RDMA_S_STATUS
#define LIST_REG_FLD_NVDLA_SDP_RDMA_S_STATUS(_) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_0) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_1)
#define REG_NVDLA_SDP_RDMA_S_STATUS(_) _(NVDLA_SDP_RDMA,S_STATUS,0xa000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_S_STATUS_STATUS_0(_) _(NVDLA_SDP_RDMA,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_S_STATUS_STATUS_0(_) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_0_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_0_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_0_PENDING                        _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_S_STATUS_STATUS_1(_) _(NVDLA_SDP_RDMA,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_S_STATUS_STATUS_1(_) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_SDP_RDMA,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_1_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_1_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_S_STATUS_STATUS_1_PENDING                        _MK_ENUM_CONST(2)


// Register NVDLA_SDP_RDMA_S_POINTER
#define LIST_REG_FLD_NVDLA_SDP_RDMA_S_POINTER(_) \
_(NVDLA_SDP_RDMA,S_POINTER,PRODUCER) \
_(NVDLA_SDP_RDMA,S_POINTER,CONSUMER)
#define REG_NVDLA_SDP_RDMA_S_POINTER(_) _(NVDLA_SDP_RDMA,S_POINTER,0xa004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_S_POINTER_PRODUCER(_) _(NVDLA_SDP_RDMA,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_S_POINTER_PRODUCER(_) \
_(NVDLA_SDP_RDMA,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_SDP_RDMA,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_SDP_RDMA_S_POINTER_PRODUCER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_POINTER_PRODUCER_GROUP_1                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_S_POINTER_CONSUMER(_) _(NVDLA_SDP_RDMA,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_S_POINTER_CONSUMER(_) \
_(NVDLA_SDP_RDMA,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_SDP_RDMA,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_SDP_RDMA_S_POINTER_CONSUMER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_POINTER_CONSUMER_GROUP_1                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_OP_ENABLE(_) \
_(NVDLA_SDP_RDMA,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_SDP_RDMA_D_OP_ENABLE(_) _(NVDLA_SDP_RDMA,D_OP_ENABLE,0xa008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN(_) _(NVDLA_SDP_RDMA,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_SDP_RDMA,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_SDP_RDMA,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH(_) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_WIDTH,WIDTH)
#define REG_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_WIDTH,0xa00c,0xc,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_WIDTH,WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH(_)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT(_) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_HEIGHT,HEIGHT)
#define REG_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_HEIGHT,0xa010,0x10,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_HEIGHT,HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT(_)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL(_) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_CHANNEL,CHANNEL)
#define REG_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_CHANNEL,0xa014,0x14,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL(_) _(NVDLA_SDP_RDMA,D_DATA_CUBE_CHANNEL,CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL(_)


// Register NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW(_) \
_(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW)
#define REG_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_LOW,0xa018,0x18,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_)


// Register NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) \
_(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH)
#define REG_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_HIGH,0xa01c,0x1c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_)


// Register NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_SRC_LINE_STRIDE,0xa020,0x20,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_SRC_SURFACE_STRIDE,0xa024,0x24,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_BRDMA_CFG
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DISABLE) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_USE) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_SIZE) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_MODE) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_RAM_TYPE)
#define REG_NVDLA_SDP_RDMA_D_BRDMA_CFG(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,0xa028,0x28,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DISABLE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DISABLE,NO,0) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DISABLE,YES,1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_YES                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_USE,2,2,1,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_USE,MUL,0) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_USE,ALU,1) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_USE,BOTH,2)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_MUL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_ALU                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_BOTH                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_SIZE,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_SIZE,ONE_BYTE,0) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_SIZE,TWO_BYTE,1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_ONE_BYTE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_TWO_BYTE                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_MODE,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_MODE,PER_KERNEL,0) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_DATA_MODE,PER_ELEMENT,1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_PER_KERNEL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_PER_ELEMENT                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE(_) _(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_RAM_TYPE,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE(_) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_RAM_TYPE,CV,0) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,BRDMA_RAM_TYPE,MC,1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW(_) \
_(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_LOW,BS_BASE_ADDR_LOW)
#define REG_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_LOW,0xa02c,0x2c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_LOW,BS_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW(_)


// Register NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH(_) \
_(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_HIGH,BS_BASE_ADDR_HIGH)
#define REG_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_HIGH,0xa030,0x30,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_HIGH,BS_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH(_)


// Register NVDLA_SDP_RDMA_D_BS_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BS_LINE_STRIDE,BS_LINE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_LINE_STRIDE,0xa034,0x34,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_LINE_STRIDE,BS_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BS_SURFACE_STRIDE,BS_SURFACE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_SURFACE_STRIDE,0xa038,0x38,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_SURFACE_STRIDE,BS_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BS_BATCH_STRIDE,BS_BATCH_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_BATCH_STRIDE,0xa03c,0x3c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_BS_BATCH_STRIDE,BS_BATCH_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_NRDMA_CFG
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DISABLE) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_USE) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_SIZE) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_MODE) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_RAM_TYPE)
#define REG_NVDLA_SDP_RDMA_D_NRDMA_CFG(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,0xa040,0x40,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DISABLE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DISABLE,NO,0) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DISABLE,YES,1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_YES                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_USE,2,2,1,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_USE,MUL,0) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_USE,ALU,1) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_USE,BOTH,2)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_MUL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_ALU                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_BOTH                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_SIZE,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_SIZE,ONE_BYTE,0) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_SIZE,TWO_BYTE,1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_ONE_BYTE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_TWO_BYTE                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_MODE,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_MODE,PER_KERNEL,0) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_DATA_MODE,PER_ELEMENT,1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_PER_KERNEL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_PER_ELEMENT                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE(_) _(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_RAM_TYPE,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE(_) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_RAM_TYPE,CV,0) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,NRDMA_RAM_TYPE,MC,1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW(_) \
_(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_LOW,BN_BASE_ADDR_LOW)
#define REG_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_LOW,0xa044,0x44,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_LOW,BN_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW(_)


// Register NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH(_) \
_(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_HIGH,BN_BASE_ADDR_HIGH)
#define REG_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_HIGH,0xa048,0x48,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_HIGH,BN_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH(_)


// Register NVDLA_SDP_RDMA_D_BN_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BN_LINE_STRIDE,BN_LINE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_LINE_STRIDE,0xa04c,0x4c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_LINE_STRIDE,BN_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BN_SURFACE_STRIDE,BN_SURFACE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_SURFACE_STRIDE,0xa050,0x50,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_SURFACE_STRIDE,BN_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_BN_BATCH_STRIDE,BN_BATCH_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_BATCH_STRIDE,0xa054,0x54,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_BN_BATCH_STRIDE,BN_BATCH_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_ERDMA_CFG
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DISABLE) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_USE) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_SIZE) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_MODE) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_RAM_TYPE)
#define REG_NVDLA_SDP_RDMA_D_ERDMA_CFG(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,0xa058,0x58,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DISABLE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DISABLE,NO,0) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DISABLE,YES,1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_YES                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_USE,2,2,1,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_USE,MUL,0) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_USE,ALU,1) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_USE,BOTH,2)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_MUL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_ALU                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_BOTH                  _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_SIZE,1,3,3,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_SIZE,ONE_BYTE,0) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_SIZE,TWO_BYTE,1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_ONE_BYTE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_TWO_BYTE                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_MODE,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_MODE,PER_KERNEL,0) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_DATA_MODE,PER_ELEMENT,1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_PER_KERNEL                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_PER_ELEMENT                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE(_) _(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_RAM_TYPE,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE(_) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_RAM_TYPE,CV,0) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,ERDMA_RAM_TYPE,MC,1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW(_) \
_(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_LOW,EW_BASE_ADDR_LOW)
#define REG_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_LOW,0xa05c,0x5c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW(_) _(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_LOW,EW_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW(_)


// Register NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH(_) \
_(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_HIGH,EW_BASE_ADDR_HIGH)
#define REG_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_HIGH,0xa060,0x60,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH(_) _(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_HIGH,EW_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH(_)


// Register NVDLA_SDP_RDMA_D_EW_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_EW_LINE_STRIDE,EW_LINE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_LINE_STRIDE,0xa064,0x64,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_LINE_STRIDE,EW_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_EW_SURFACE_STRIDE,EW_SURFACE_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_SURFACE_STRIDE,0xa068,0x68,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_SURFACE_STRIDE,EW_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE(_) \
_(NVDLA_SDP_RDMA,D_EW_BATCH_STRIDE,EW_BATCH_STRIDE)
#define REG_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_BATCH_STRIDE,0xa06c,0x6c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE(_) _(NVDLA_SDP_RDMA,D_EW_BATCH_STRIDE,EW_BATCH_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE(_)


// Register NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,FLYING_MODE) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,WINOGRAD) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,IN_PRECISION) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,PROC_PRECISION) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,OUT_PRECISION) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,BATCH_NUMBER)
#define REG_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,0xa070,0x70,1,4,0x1fff,0x14,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,FLYING_MODE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,FLYING_MODE,OFF,0) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,FLYING_MODE,ON,1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_OFF                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_ON                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,WINOGRAD,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,WINOGRAD,OFF,0) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,WINOGRAD,ON,1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_OFF                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_ON                   _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,IN_PRECISION,2,3,2,3,0,0x3,0x1,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,IN_PRECISION,INT8,0) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,IN_PRECISION,INT16,1) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,IN_PRECISION,FP16,2)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_FP16                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,PROC_PRECISION,2,5,4,3,0,0x3,0x1,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,PROC_PRECISION,INT8,0) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,PROC_PRECISION,INT16,1) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,PROC_PRECISION,FP16,2)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_INT8                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_INT16                  _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_FP16                   _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,OUT_PRECISION,2,7,6,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION(_) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,OUT_PRECISION,INT8,0) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,OUT_PRECISION,INT16,1) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,OUT_PRECISION,FP16,2)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_INT8                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_INT16                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_FP16                    _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER(_) _(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,BATCH_NUMBER,5,12,8,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER(_)


// Register NVDLA_SDP_RDMA_D_SRC_DMA_CFG
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_SRC_DMA_CFG(_) \
_(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE)
#define REG_NVDLA_SDP_RDMA_D_SRC_DMA_CFG(_) _(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,0xa074,0x74,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE(_) _(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE(_) \
_(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,CV,0) \
_(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,MC,1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM(_) \
_(NVDLA_SDP_RDMA,D_STATUS_NAN_INPUT_NUM,STATUS_NAN_INPUT_NUM)
#define REG_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM(_) _(NVDLA_SDP_RDMA,D_STATUS_NAN_INPUT_NUM,0xa078,0x78,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM(_) _(NVDLA_SDP_RDMA,D_STATUS_NAN_INPUT_NUM,STATUS_NAN_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM(_)


// Register NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM(_) \
_(NVDLA_SDP_RDMA,D_STATUS_INF_INPUT_NUM,STATUS_INF_INPUT_NUM)
#define REG_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM(_) _(NVDLA_SDP_RDMA,D_STATUS_INF_INPUT_NUM,0xa07c,0x7c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM(_) _(NVDLA_SDP_RDMA,D_STATUS_INF_INPUT_NUM,STATUS_INF_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM(_)


// Register NVDLA_SDP_RDMA_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_PERF_ENABLE(_) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_DMA_EN) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN)
#define REG_NVDLA_SDP_RDMA_D_PERF_ENABLE(_) _(NVDLA_SDP_RDMA,D_PERF_ENABLE,0xa080,0x80,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN(_) _(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_DMA_EN,1,0,0,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN(_) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_DMA_EN,NO,0) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_DMA_EN,YES,1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_NO                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_YES                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN(_) _(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,1,1,1,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN(_) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,NO,0) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,YES,1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_YES                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL(_) \
_(NVDLA_SDP_RDMA,D_PERF_MRDMA_READ_STALL,MRDMA_STALL)
#define REG_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_MRDMA_READ_STALL,0xa084,0x84,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_MRDMA_READ_STALL,MRDMA_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL(_)


// Register NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL(_) \
_(NVDLA_SDP_RDMA,D_PERF_BRDMA_READ_STALL,BRDMA_STALL)
#define REG_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_BRDMA_READ_STALL,0xa088,0x88,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_BRDMA_READ_STALL,BRDMA_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL(_)


// Register NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL(_) \
_(NVDLA_SDP_RDMA,D_PERF_NRDMA_READ_STALL,NRDMA_STALL)
#define REG_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_NRDMA_READ_STALL,0xa08c,0x8c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_NRDMA_READ_STALL,NRDMA_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL(_)


// Register NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL
#define LIST_REG_FLD_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL(_) \
_(NVDLA_SDP_RDMA,D_PERF_ERDMA_READ_STALL,ERDMA_STALL)
#define REG_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_ERDMA_READ_STALL,0xa090,0x90,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL(_) _(NVDLA_SDP_RDMA,D_PERF_ERDMA_READ_STALL,ERDMA_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL(_)


// Register NVDLA_SDP_S_STATUS
#define LIST_REG_FLD_NVDLA_SDP_S_STATUS(_) \
_(NVDLA_SDP,S_STATUS,STATUS_0) \
_(NVDLA_SDP,S_STATUS,STATUS_1)
#define REG_NVDLA_SDP_S_STATUS(_) _(NVDLA_SDP,S_STATUS,0xb000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_STATUS_STATUS_0(_) _(NVDLA_SDP,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_STATUS_STATUS_0(_) \
_(NVDLA_SDP,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_SDP,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_SDP,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_SDP_S_STATUS_STATUS_0_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_STATUS_STATUS_0_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_SDP_S_STATUS_STATUS_0_PENDING                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_S_STATUS_STATUS_1(_) _(NVDLA_SDP,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_STATUS_STATUS_1(_) \
_(NVDLA_SDP,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_SDP,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_SDP,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_SDP_S_STATUS_STATUS_1_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_STATUS_STATUS_1_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_SDP_S_STATUS_STATUS_1_PENDING                     _MK_ENUM_CONST(2)


// Register NVDLA_SDP_S_POINTER
#define LIST_REG_FLD_NVDLA_SDP_S_POINTER(_) \
_(NVDLA_SDP,S_POINTER,PRODUCER) \
_(NVDLA_SDP,S_POINTER,CONSUMER)
#define REG_NVDLA_SDP_S_POINTER(_) _(NVDLA_SDP,S_POINTER,0xb004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_POINTER_PRODUCER(_) _(NVDLA_SDP,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_POINTER_PRODUCER(_) \
_(NVDLA_SDP,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_SDP,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_SDP_S_POINTER_PRODUCER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_POINTER_PRODUCER_GROUP_1                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_S_POINTER_CONSUMER(_) _(NVDLA_SDP,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_POINTER_CONSUMER(_) \
_(NVDLA_SDP,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_SDP,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_SDP_S_POINTER_CONSUMER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_POINTER_CONSUMER_GROUP_1                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_ACCESS_CFG
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_ACCESS_CFG(_) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ADDR) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE)
#define REG_NVDLA_SDP_S_LUT_ACCESS_CFG(_) _(NVDLA_SDP,S_LUT_ACCESS_CFG,0xb008,0x8,1,4,0x303ff,0x0,0x303ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR(_) _(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ADDR,10,9,0,7,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR(_)

#define REG_FLD_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID(_) _(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,1,16,16,3,0,0x1,0x0,0x1,LE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID(_) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,LE,0) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,LO,1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_LE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_LO                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE(_) _(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,1,17,17,3,0,0x1,0x0,0x1,READ,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE(_) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,READ,0) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,WRITE,1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_READ                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_WRITE                        _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_ACCESS_DATA
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_ACCESS_DATA(_) \
_(NVDLA_SDP,S_LUT_ACCESS_DATA,LUT_DATA)
#define REG_NVDLA_SDP_S_LUT_ACCESS_DATA(_) _(NVDLA_SDP,S_LUT_ACCESS_DATA,0xb00c,0xc,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA(_) _(NVDLA_SDP,S_LUT_ACCESS_DATA,LUT_DATA,16,15,0,23,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA(_)


// Register NVDLA_SDP_S_LUT_CFG
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_CFG(_) \
_(NVDLA_SDP,S_LUT_CFG,LUT_LE_FUNCTION) \
_(NVDLA_SDP,S_LUT_CFG,LUT_UFLOW_PRIORITY) \
_(NVDLA_SDP,S_LUT_CFG,LUT_OFLOW_PRIORITY) \
_(NVDLA_SDP,S_LUT_CFG,LUT_HYBRID_PRIORITY)
#define REG_NVDLA_SDP_S_LUT_CFG(_) _(NVDLA_SDP,S_LUT_CFG,0xb010,0x10,1,4,0x71,0x0,0x71,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION(_) _(NVDLA_SDP,S_LUT_CFG,LUT_LE_FUNCTION,1,0,0,3,0,0x1,0x0,0x1,EXPONENT,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION(_) \
_(NVDLA_SDP,S_LUT_CFG,LUT_LE_FUNCTION,EXPONENT,0) \
_(NVDLA_SDP,S_LUT_CFG,LUT_LE_FUNCTION,LINEAR,1)
#define NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_EXPONENT                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_LINEAR                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY(_) _(NVDLA_SDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY(_) \
_(NVDLA_SDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,LE,0) \
_(NVDLA_SDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,LO,1)
#define NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_LE                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_LO                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY(_) _(NVDLA_SDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY(_) \
_(NVDLA_SDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,LE,0) \
_(NVDLA_SDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,LO,1)
#define NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_LE                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_LO                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY(_) _(NVDLA_SDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY(_) \
_(NVDLA_SDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,LE,0) \
_(NVDLA_SDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,LO,1)
#define NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_LE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_LO                      _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_INFO
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_INFO(_) \
_(NVDLA_SDP,S_LUT_INFO,LUT_LE_INDEX_OFFSET) \
_(NVDLA_SDP,S_LUT_INFO,LUT_LE_INDEX_SELECT) \
_(NVDLA_SDP,S_LUT_INFO,LUT_LO_INDEX_SELECT)
#define REG_NVDLA_SDP_S_LUT_INFO(_) _(NVDLA_SDP,S_LUT_INFO,0xb014,0x14,1,4,0xffffff,0x0,0xffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET(_) _(NVDLA_SDP,S_LUT_INFO,LUT_LE_INDEX_OFFSET,8,7,0,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET(_)

#define REG_FLD_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT(_) _(NVDLA_SDP,S_LUT_INFO,LUT_LE_INDEX_SELECT,8,15,8,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT(_)

#define REG_FLD_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT(_) _(NVDLA_SDP,S_LUT_INFO,LUT_LO_INDEX_SELECT,8,23,16,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT(_)


// Register NVDLA_SDP_S_LUT_LE_START
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LE_START(_) \
_(NVDLA_SDP,S_LUT_LE_START,LUT_LE_START)
#define REG_NVDLA_SDP_S_LUT_LE_START(_) _(NVDLA_SDP,S_LUT_LE_START,0xb018,0x18,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START(_) _(NVDLA_SDP,S_LUT_LE_START,LUT_LE_START,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START(_)


// Register NVDLA_SDP_S_LUT_LE_END
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LE_END(_) \
_(NVDLA_SDP,S_LUT_LE_END,LUT_LE_END)
#define REG_NVDLA_SDP_S_LUT_LE_END(_) _(NVDLA_SDP,S_LUT_LE_END,0xb01c,0x1c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END(_) _(NVDLA_SDP,S_LUT_LE_END,LUT_LE_END,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END(_)


// Register NVDLA_SDP_S_LUT_LO_START
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LO_START(_) \
_(NVDLA_SDP,S_LUT_LO_START,LUT_LO_START)
#define REG_NVDLA_SDP_S_LUT_LO_START(_) _(NVDLA_SDP,S_LUT_LO_START,0xb020,0x20,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START(_) _(NVDLA_SDP,S_LUT_LO_START,LUT_LO_START,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START(_)


// Register NVDLA_SDP_S_LUT_LO_END
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LO_END(_) \
_(NVDLA_SDP,S_LUT_LO_END,LUT_LO_END)
#define REG_NVDLA_SDP_S_LUT_LO_END(_) _(NVDLA_SDP,S_LUT_LO_END,0xb024,0x24,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END(_) _(NVDLA_SDP,S_LUT_LO_END,LUT_LO_END,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END(_)


// Register NVDLA_SDP_S_LUT_LE_SLOPE_SCALE
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE(_) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_UFLOW_SCALE) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_OFLOW_SCALE)
#define REG_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,0xb028,0x28,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_UFLOW_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE(_)

#define REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_OFLOW_SCALE,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE(_)


// Register NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT(_) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_UFLOW_SHIFT) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_OFLOW_SHIFT)
#define REG_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,0xb02c,0x2c,1,4,0x3ff,0x0,0x3ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_UFLOW_SHIFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT(_)

#define REG_FLD_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT(_) _(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_OFLOW_SHIFT,5,9,5,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT(_)


// Register NVDLA_SDP_S_LUT_LO_SLOPE_SCALE
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE(_) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_UFLOW_SCALE) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_OFLOW_SCALE)
#define REG_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,0xb030,0x30,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_UFLOW_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE(_)

#define REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_OFLOW_SCALE,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE(_)


// Register NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT
#define LIST_REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT(_) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_UFLOW_SHIFT) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_OFLOW_SHIFT)
#define REG_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,0xb034,0x34,1,4,0x3ff,0x0,0x3ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_UFLOW_SHIFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT(_)

#define REG_FLD_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT(_) _(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_OFLOW_SHIFT,5,9,5,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT(_)


// Register NVDLA_SDP_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_SDP_D_OP_ENABLE(_) \
_(NVDLA_SDP,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_SDP_D_OP_ENABLE(_) _(NVDLA_SDP,D_OP_ENABLE,0xb038,0x38,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_OP_ENABLE_OP_EN(_) _(NVDLA_SDP,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_SDP,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_SDP,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_SDP_D_OP_ENABLE_OP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_OP_ENABLE_OP_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DATA_CUBE_WIDTH
#define LIST_REG_FLD_NVDLA_SDP_D_DATA_CUBE_WIDTH(_) \
_(NVDLA_SDP,D_DATA_CUBE_WIDTH,WIDTH)
#define REG_NVDLA_SDP_D_DATA_CUBE_WIDTH(_) _(NVDLA_SDP,D_DATA_CUBE_WIDTH,0xb03c,0x3c,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH(_) _(NVDLA_SDP,D_DATA_CUBE_WIDTH,WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH(_)


// Register NVDLA_SDP_D_DATA_CUBE_HEIGHT
#define LIST_REG_FLD_NVDLA_SDP_D_DATA_CUBE_HEIGHT(_) \
_(NVDLA_SDP,D_DATA_CUBE_HEIGHT,HEIGHT)
#define REG_NVDLA_SDP_D_DATA_CUBE_HEIGHT(_) _(NVDLA_SDP,D_DATA_CUBE_HEIGHT,0xb040,0x40,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT(_) _(NVDLA_SDP,D_DATA_CUBE_HEIGHT,HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT(_)


// Register NVDLA_SDP_D_DATA_CUBE_CHANNEL
#define LIST_REG_FLD_NVDLA_SDP_D_DATA_CUBE_CHANNEL(_) \
_(NVDLA_SDP,D_DATA_CUBE_CHANNEL,CHANNEL)
#define REG_NVDLA_SDP_D_DATA_CUBE_CHANNEL(_) _(NVDLA_SDP,D_DATA_CUBE_CHANNEL,0xb044,0x44,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL(_) _(NVDLA_SDP,D_DATA_CUBE_CHANNEL,CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL(_)


// Register NVDLA_SDP_D_DST_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_SDP_D_DST_BASE_ADDR_LOW(_) \
_(NVDLA_SDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW)
#define REG_NVDLA_SDP_D_DST_BASE_ADDR_LOW(_) _(NVDLA_SDP,D_DST_BASE_ADDR_LOW,0xb048,0x48,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_) _(NVDLA_SDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_)


// Register NVDLA_SDP_D_DST_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_SDP_D_DST_BASE_ADDR_HIGH(_) \
_(NVDLA_SDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH)
#define REG_NVDLA_SDP_D_DST_BASE_ADDR_HIGH(_) _(NVDLA_SDP,D_DST_BASE_ADDR_HIGH,0xb04c,0x4c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_) _(NVDLA_SDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_)


// Register NVDLA_SDP_D_DST_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_D_DST_LINE_STRIDE(_) \
_(NVDLA_SDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE)
#define REG_NVDLA_SDP_D_DST_LINE_STRIDE(_) _(NVDLA_SDP,D_DST_LINE_STRIDE,0xb050,0x50,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_) _(NVDLA_SDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_)


// Register NVDLA_SDP_D_DST_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_D_DST_SURFACE_STRIDE(_) \
_(NVDLA_SDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE)
#define REG_NVDLA_SDP_D_DST_SURFACE_STRIDE(_) _(NVDLA_SDP,D_DST_SURFACE_STRIDE,0xb054,0x54,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_) _(NVDLA_SDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_)


// Register NVDLA_SDP_D_DP_BS_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BS_CFG(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_BYPASS) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_BYPASS) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_ALGO) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_BYPASS) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_PRELU) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_RELU_BYPASS)
#define REG_NVDLA_SDP_D_DP_BS_CFG(_) _(NVDLA_SDP,D_DP_BS_CFG,0xb058,0x58,1,4,0x7f,0x0,0x7f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_BYPASS,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_NO                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_YES                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_BYPASS,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_ALGO,2,3,2,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_ALGO,MAX,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_ALGO,MIN,1) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_ALU_ALGO,SUM,2)
#define NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_MAX                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_MIN                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_SUM                   _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_BYPASS,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_PRELU,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_PRELU,NO,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_MUL_PRELU,YES,1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_YES                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS(_) _(NVDLA_SDP,D_DP_BS_CFG,BS_RELU_BYPASS,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS(_) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_RELU_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BS_CFG,BS_RELU_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_BS_ALU_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BS_ALU_CFG(_) \
_(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SRC) \
_(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SHIFT_VALUE)
#define REG_NVDLA_SDP_D_DP_BS_ALU_CFG(_) _(NVDLA_SDP,D_DP_BS_ALU_CFG,0xb05c,0x5c,1,4,0x3f01,0x0,0x3f01,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC(_) _(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC(_) \
_(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SRC,REG,0) \
_(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SRC,MEM,1)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE(_) _(NVDLA_SDP,D_DP_BS_ALU_CFG,BS_ALU_SHIFT_VALUE,6,13,8,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE(_)


// Register NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_BS_ALU_SRC_VALUE,BS_ALU_OPERAND)
#define REG_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE(_) _(NVDLA_SDP,D_DP_BS_ALU_SRC_VALUE,0xb060,0x60,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND(_) _(NVDLA_SDP,D_DP_BS_ALU_SRC_VALUE,BS_ALU_OPERAND,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND(_)


// Register NVDLA_SDP_D_DP_BS_MUL_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BS_MUL_CFG(_) \
_(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SRC) \
_(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SHIFT_VALUE)
#define REG_NVDLA_SDP_D_DP_BS_MUL_CFG(_) _(NVDLA_SDP,D_DP_BS_MUL_CFG,0xb064,0x64,1,4,0xff01,0x0,0xff01,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC(_) _(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC(_) \
_(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SRC,REG,0) \
_(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SRC,MEM,1)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE(_) _(NVDLA_SDP,D_DP_BS_MUL_CFG,BS_MUL_SHIFT_VALUE,8,15,8,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE(_)


// Register NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_BS_MUL_SRC_VALUE,BS_MUL_OPERAND)
#define REG_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE(_) _(NVDLA_SDP,D_DP_BS_MUL_SRC_VALUE,0xb068,0x68,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND(_) _(NVDLA_SDP,D_DP_BS_MUL_SRC_VALUE,BS_MUL_OPERAND,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND(_)


// Register NVDLA_SDP_D_DP_BN_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BN_CFG(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_BYPASS) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_BYPASS) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_ALGO) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_BYPASS) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_PRELU) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_RELU_BYPASS)
#define REG_NVDLA_SDP_D_DP_BN_CFG(_) _(NVDLA_SDP,D_DP_BN_CFG,0xb06c,0x6c,1,4,0x7f,0x0,0x7f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_BYPASS,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_NO                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_YES                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_BYPASS,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_ALGO,2,3,2,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_ALGO,MAX,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_ALGO,MIN,1) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_ALU_ALGO,SUM,2)
#define NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_MAX                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_MIN                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_SUM                   _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_BYPASS,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_PRELU,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_PRELU,NO,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_MUL_PRELU,YES,1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_YES                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS(_) _(NVDLA_SDP,D_DP_BN_CFG,BN_RELU_BYPASS,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS(_) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_RELU_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_BN_CFG,BN_RELU_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_BN_ALU_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BN_ALU_CFG(_) \
_(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SRC) \
_(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SHIFT_VALUE)
#define REG_NVDLA_SDP_D_DP_BN_ALU_CFG(_) _(NVDLA_SDP,D_DP_BN_ALU_CFG,0xb070,0x70,1,4,0x3f01,0x0,0x3f01,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC(_) _(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC(_) \
_(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SRC,REG,0) \
_(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SRC,MEM,1)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE(_) _(NVDLA_SDP,D_DP_BN_ALU_CFG,BN_ALU_SHIFT_VALUE,6,13,8,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE(_)


// Register NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_BN_ALU_SRC_VALUE,BN_ALU_OPERAND)
#define REG_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE(_) _(NVDLA_SDP,D_DP_BN_ALU_SRC_VALUE,0xb074,0x74,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND(_) _(NVDLA_SDP,D_DP_BN_ALU_SRC_VALUE,BN_ALU_OPERAND,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND(_)


// Register NVDLA_SDP_D_DP_BN_MUL_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BN_MUL_CFG(_) \
_(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SRC) \
_(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SHIFT_VALUE)
#define REG_NVDLA_SDP_D_DP_BN_MUL_CFG(_) _(NVDLA_SDP,D_DP_BN_MUL_CFG,0xb078,0x78,1,4,0xff01,0x0,0xff01,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC(_) _(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC(_) \
_(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SRC,REG,0) \
_(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SRC,MEM,1)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE(_) _(NVDLA_SDP,D_DP_BN_MUL_CFG,BN_MUL_SHIFT_VALUE,8,15,8,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE(_)


// Register NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_BN_MUL_SRC_VALUE,BN_MUL_OPERAND)
#define REG_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE(_) _(NVDLA_SDP,D_DP_BN_MUL_SRC_VALUE,0xb07c,0x7c,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND(_) _(NVDLA_SDP,D_DP_BN_MUL_SRC_VALUE,BN_MUL_OPERAND,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND(_)


// Register NVDLA_SDP_D_DP_EW_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_CFG(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_BYPASS) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_BYPASS) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_BYPASS) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_PRELU) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_LUT_BYPASS)
#define REG_NVDLA_SDP_D_DP_EW_CFG(_) _(NVDLA_SDP,D_DP_EW_CFG,0xb080,0x80,1,4,0x7f,0x0,0x7f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_BYPASS,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_NO                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_YES                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_BYPASS,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO,2,3,2,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO,MAX,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO,MIN,1) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO,SUM,2) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_ALU_ALGO,EQL,3)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_MAX                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_MIN                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_SUM                   _MK_ENUM_CONST(2)
#define NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_EQL                   _MK_ENUM_CONST(3)

#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_BYPASS,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_PRELU,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_PRELU,NO,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_MUL_PRELU,YES,1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_YES                  _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS(_) _(NVDLA_SDP,D_DP_EW_CFG,EW_LUT_BYPASS,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_LUT_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_CFG,EW_LUT_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_YES                 _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_ALU_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CFG(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_SRC) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_CVT_BYPASS)
#define REG_NVDLA_SDP_D_DP_EW_ALU_CFG(_) _(NVDLA_SDP,D_DP_EW_ALU_CFG,0xb084,0x84,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC(_) _(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_SRC,REG,0) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_SRC,MEM,1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS(_) _(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_CVT_BYPASS,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_CVT_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,EW_ALU_CVT_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_YES                 _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_ALU_SRC_VALUE,EW_ALU_OPERAND)
#define REG_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE(_) _(NVDLA_SDP,D_DP_EW_ALU_SRC_VALUE,0xb088,0x88,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND(_) _(NVDLA_SDP,D_DP_EW_ALU_SRC_VALUE,EW_ALU_OPERAND,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND(_)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_OFFSET_VALUE,EW_ALU_CVT_OFFSET)
#define REG_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_OFFSET_VALUE,0xb08c,0x8c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_OFFSET_VALUE,EW_ALU_CVT_OFFSET,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET(_)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_SCALE_VALUE,EW_ALU_CVT_SCALE)
#define REG_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_SCALE_VALUE,0xb090,0x90,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_SCALE_VALUE,EW_ALU_CVT_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE(_)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_TRUNCATE_VALUE,EW_ALU_CVT_TRUNCATE)
#define REG_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_TRUNCATE_VALUE,0xb094,0x94,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE(_) _(NVDLA_SDP,D_DP_EW_ALU_CVT_TRUNCATE_VALUE,EW_ALU_CVT_TRUNCATE,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE(_)


// Register NVDLA_SDP_D_DP_EW_MUL_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CFG(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_SRC) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_CVT_BYPASS)
#define REG_NVDLA_SDP_D_DP_EW_MUL_CFG(_) _(NVDLA_SDP,D_DP_EW_MUL_CFG,0xb098,0x98,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC(_) _(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_SRC,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_SRC,REG,0) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_SRC,MEM,1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_REG                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_MEM                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS(_) _(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_CVT_BYPASS,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_CVT_BYPASS,NO,0) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,EW_MUL_CVT_BYPASS,YES,1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_YES                 _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_MUL_SRC_VALUE,EW_MUL_OPERAND)
#define REG_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE(_) _(NVDLA_SDP,D_DP_EW_MUL_SRC_VALUE,0xb09c,0x9c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND(_) _(NVDLA_SDP,D_DP_EW_MUL_SRC_VALUE,EW_MUL_OPERAND,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND(_)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_OFFSET_VALUE,EW_MUL_CVT_OFFSET)
#define REG_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_OFFSET_VALUE,0xb0a0,0xa0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_OFFSET_VALUE,EW_MUL_CVT_OFFSET,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET(_)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_SCALE_VALUE,EW_MUL_CVT_SCALE)
#define REG_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_SCALE_VALUE,0xb0a4,0xa4,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_SCALE_VALUE,EW_MUL_CVT_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE(_)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_TRUNCATE_VALUE,EW_MUL_CVT_TRUNCATE)
#define REG_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_TRUNCATE_VALUE,0xb0a8,0xa8,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE(_) _(NVDLA_SDP,D_DP_EW_MUL_CVT_TRUNCATE_VALUE,EW_MUL_CVT_TRUNCATE,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE(_)


// Register NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE
#define LIST_REG_FLD_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE(_) \
_(NVDLA_SDP,D_DP_EW_TRUNCATE_VALUE,EW_TRUNCATE)
#define REG_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE(_) _(NVDLA_SDP,D_DP_EW_TRUNCATE_VALUE,0xb0ac,0xac,1,4,0x3ff,0x0,0x3ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE(_) _(NVDLA_SDP,D_DP_EW_TRUNCATE_VALUE,EW_TRUNCATE,10,9,0,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE(_)


// Register NVDLA_SDP_D_FEATURE_MODE_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG(_) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,FLYING_MODE) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,OUTPUT_DST) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,WINOGRAD) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,NAN_TO_ZERO) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,BATCH_NUMBER)
#define REG_NVDLA_SDP_D_FEATURE_MODE_CFG(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,0xb0b0,0xb0,1,4,0x1f0f,0x0,0x1f0f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,FLYING_MODE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE(_) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,FLYING_MODE,OFF,0) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,FLYING_MODE,ON,1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_OFF                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_ON                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,OUTPUT_DST,1,1,1,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST(_) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,OUTPUT_DST,MEM,0) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,OUTPUT_DST,PDP,1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_MEM                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_PDP                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,WINOGRAD,1,2,2,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD(_) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,WINOGRAD,OFF,0) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,WINOGRAD,ON,1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_OFF                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_ON                        _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,NAN_TO_ZERO,1,3,3,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO(_) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,NAN_TO_ZERO,DISABLE,0) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,NAN_TO_ZERO,ENABLE,1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_ENABLE                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER(_) _(NVDLA_SDP,D_FEATURE_MODE_CFG,BATCH_NUMBER,5,12,8,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER(_)


// Register NVDLA_SDP_D_DST_DMA_CFG
#define LIST_REG_FLD_NVDLA_SDP_D_DST_DMA_CFG(_) \
_(NVDLA_SDP,D_DST_DMA_CFG,DST_RAM_TYPE)
#define REG_NVDLA_SDP_D_DST_DMA_CFG(_) _(NVDLA_SDP,D_DST_DMA_CFG,0xb0b4,0xb4,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE(_) _(NVDLA_SDP,D_DST_DMA_CFG,DST_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE(_) \
_(NVDLA_SDP,D_DST_DMA_CFG,DST_RAM_TYPE,CV,0) \
_(NVDLA_SDP,D_DST_DMA_CFG,DST_RAM_TYPE,MC,1)
#define NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_CV                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_MC                 _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DST_BATCH_STRIDE
#define LIST_REG_FLD_NVDLA_SDP_D_DST_BATCH_STRIDE(_) \
_(NVDLA_SDP,D_DST_BATCH_STRIDE,DST_BATCH_STRIDE)
#define REG_NVDLA_SDP_D_DST_BATCH_STRIDE(_) _(NVDLA_SDP,D_DST_BATCH_STRIDE,0xb0b8,0xb8,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE(_) _(NVDLA_SDP,D_DST_BATCH_STRIDE,DST_BATCH_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE(_)


// Register NVDLA_SDP_D_DATA_FORMAT
#define LIST_REG_FLD_NVDLA_SDP_D_DATA_FORMAT(_) \
_(NVDLA_SDP,D_DATA_FORMAT,PROC_PRECISION) \
_(NVDLA_SDP,D_DATA_FORMAT,OUT_PRECISION)
#define REG_NVDLA_SDP_D_DATA_FORMAT(_) _(NVDLA_SDP,D_DATA_FORMAT,0xb0bc,0xbc,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION(_) _(NVDLA_SDP,D_DATA_FORMAT,PROC_PRECISION,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION(_) \
_(NVDLA_SDP,D_DATA_FORMAT,PROC_PRECISION,INT8,0) \
_(NVDLA_SDP,D_DATA_FORMAT,PROC_PRECISION,INT16,1) \
_(NVDLA_SDP,D_DATA_FORMAT,PROC_PRECISION,FP16,2)
#define NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_FP16                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION(_) _(NVDLA_SDP,D_DATA_FORMAT,OUT_PRECISION,2,3,2,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION(_) \
_(NVDLA_SDP,D_DATA_FORMAT,OUT_PRECISION,INT8,0) \
_(NVDLA_SDP,D_DATA_FORMAT,OUT_PRECISION,INT16,1) \
_(NVDLA_SDP,D_DATA_FORMAT,OUT_PRECISION,FP16,2)
#define NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_INT8                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_INT16                     _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_FP16                      _MK_ENUM_CONST(2)


// Register NVDLA_SDP_D_CVT_OFFSET
#define LIST_REG_FLD_NVDLA_SDP_D_CVT_OFFSET(_) \
_(NVDLA_SDP,D_CVT_OFFSET,CVT_OFFSET)
#define REG_NVDLA_SDP_D_CVT_OFFSET(_) _(NVDLA_SDP,D_CVT_OFFSET,0xb0c0,0xc0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET(_) _(NVDLA_SDP,D_CVT_OFFSET,CVT_OFFSET,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET(_)


// Register NVDLA_SDP_D_CVT_SCALE
#define LIST_REG_FLD_NVDLA_SDP_D_CVT_SCALE(_) \
_(NVDLA_SDP,D_CVT_SCALE,CVT_SCALE)
#define REG_NVDLA_SDP_D_CVT_SCALE(_) _(NVDLA_SDP,D_CVT_SCALE,0xb0c4,0xc4,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE(_) _(NVDLA_SDP,D_CVT_SCALE,CVT_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE(_)


// Register NVDLA_SDP_D_CVT_SHIFT
#define LIST_REG_FLD_NVDLA_SDP_D_CVT_SHIFT(_) \
_(NVDLA_SDP,D_CVT_SHIFT,CVT_SHIFT)
#define REG_NVDLA_SDP_D_CVT_SHIFT(_) _(NVDLA_SDP,D_CVT_SHIFT,0xb0c8,0xc8,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT(_) _(NVDLA_SDP,D_CVT_SHIFT,CVT_SHIFT,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT(_)


// Register NVDLA_SDP_D_STATUS
#define LIST_REG_FLD_NVDLA_SDP_D_STATUS(_) \
_(NVDLA_SDP,D_STATUS,STATUS_UNEQUAL)
#define REG_NVDLA_SDP_D_STATUS(_) _(NVDLA_SDP,D_STATUS,0xb0cc,0xcc,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL(_) _(NVDLA_SDP,D_STATUS,STATUS_UNEQUAL,1,0,0,1,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL(_)


// Register NVDLA_SDP_D_STATUS_NAN_INPUT_NUM
#define LIST_REG_FLD_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM(_) \
_(NVDLA_SDP,D_STATUS_NAN_INPUT_NUM,STATUS_NAN_INPUT_NUM)
#define REG_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM(_) _(NVDLA_SDP,D_STATUS_NAN_INPUT_NUM,0xb0d0,0xd0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM(_) _(NVDLA_SDP,D_STATUS_NAN_INPUT_NUM,STATUS_NAN_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM(_)


// Register NVDLA_SDP_D_STATUS_INF_INPUT_NUM
#define LIST_REG_FLD_NVDLA_SDP_D_STATUS_INF_INPUT_NUM(_) \
_(NVDLA_SDP,D_STATUS_INF_INPUT_NUM,STATUS_INF_INPUT_NUM)
#define REG_NVDLA_SDP_D_STATUS_INF_INPUT_NUM(_) _(NVDLA_SDP,D_STATUS_INF_INPUT_NUM,0xb0d4,0xd4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM(_) _(NVDLA_SDP,D_STATUS_INF_INPUT_NUM,STATUS_INF_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM(_)


// Register NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM
#define LIST_REG_FLD_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM(_) \
_(NVDLA_SDP,D_STATUS_NAN_OUTPUT_NUM,STATUS_NAN_OUTPUT_NUM)
#define REG_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM(_) _(NVDLA_SDP,D_STATUS_NAN_OUTPUT_NUM,0xb0d8,0xd8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM(_) _(NVDLA_SDP,D_STATUS_NAN_OUTPUT_NUM,STATUS_NAN_OUTPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM(_)


// Register NVDLA_SDP_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_ENABLE(_) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_DMA_EN) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_LUT_EN) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_SAT_EN) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN)
#define REG_NVDLA_SDP_D_PERF_ENABLE(_) _(NVDLA_SDP,D_PERF_ENABLE,0xb0dc,0xdc,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN(_) _(NVDLA_SDP,D_PERF_ENABLE,PERF_DMA_EN,1,0,0,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN(_) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_DMA_EN,NO,0) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_DMA_EN,YES,1)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN(_) _(NVDLA_SDP,D_PERF_ENABLE,PERF_LUT_EN,1,1,1,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN(_) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_LUT_EN,NO,0) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_LUT_EN,YES,1)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN(_) _(NVDLA_SDP,D_PERF_ENABLE,PERF_SAT_EN,1,2,2,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN(_) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_SAT_EN,NO,0) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_SAT_EN,YES,1)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_NO                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_YES                 _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN(_) _(NVDLA_SDP,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,1,3,3,3,0,0x1,0x0,0x1,NO,ENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN(_) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,NO,0) \
_(NVDLA_SDP,D_PERF_ENABLE,PERF_NAN_INF_COUNT_EN,YES,1)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_YES                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_PERF_WDMA_WRITE_STALL
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL(_) \
_(NVDLA_SDP,D_PERF_WDMA_WRITE_STALL,WDMA_STALL)
#define REG_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL(_) _(NVDLA_SDP,D_PERF_WDMA_WRITE_STALL,0xb0e0,0xe0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL(_) _(NVDLA_SDP,D_PERF_WDMA_WRITE_STALL,WDMA_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL(_)


// Register NVDLA_SDP_D_PERF_LUT_UFLOW
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_LUT_UFLOW(_) \
_(NVDLA_SDP,D_PERF_LUT_UFLOW,LUT_UFLOW)
#define REG_NVDLA_SDP_D_PERF_LUT_UFLOW(_) _(NVDLA_SDP,D_PERF_LUT_UFLOW,0xb0e4,0xe4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW(_) _(NVDLA_SDP,D_PERF_LUT_UFLOW,LUT_UFLOW,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW(_)


// Register NVDLA_SDP_D_PERF_LUT_OFLOW
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_LUT_OFLOW(_) \
_(NVDLA_SDP,D_PERF_LUT_OFLOW,LUT_OFLOW)
#define REG_NVDLA_SDP_D_PERF_LUT_OFLOW(_) _(NVDLA_SDP,D_PERF_LUT_OFLOW,0xb0e8,0xe8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW(_) _(NVDLA_SDP,D_PERF_LUT_OFLOW,LUT_OFLOW,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW(_)


// Register NVDLA_SDP_D_PERF_OUT_SATURATION
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_OUT_SATURATION(_) \
_(NVDLA_SDP,D_PERF_OUT_SATURATION,OUT_SATURATION)
#define REG_NVDLA_SDP_D_PERF_OUT_SATURATION(_) _(NVDLA_SDP,D_PERF_OUT_SATURATION,0xb0ec,0xec,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION(_) _(NVDLA_SDP,D_PERF_OUT_SATURATION,OUT_SATURATION,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION(_)


// Register NVDLA_SDP_D_PERF_LUT_HYBRID
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_LUT_HYBRID(_) \
_(NVDLA_SDP,D_PERF_LUT_HYBRID,LUT_HYBRID)
#define REG_NVDLA_SDP_D_PERF_LUT_HYBRID(_) _(NVDLA_SDP,D_PERF_LUT_HYBRID,0xb0f0,0xf0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID(_) _(NVDLA_SDP,D_PERF_LUT_HYBRID,LUT_HYBRID,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID(_)


// Register NVDLA_SDP_D_PERF_LUT_LE_HIT
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_LUT_LE_HIT(_) \
_(NVDLA_SDP,D_PERF_LUT_LE_HIT,LUT_LE_HIT)
#define REG_NVDLA_SDP_D_PERF_LUT_LE_HIT(_) _(NVDLA_SDP,D_PERF_LUT_LE_HIT,0xb0f4,0xf4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT(_) _(NVDLA_SDP,D_PERF_LUT_LE_HIT,LUT_LE_HIT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT(_)


// Register NVDLA_SDP_D_PERF_LUT_LO_HIT
#define LIST_REG_FLD_NVDLA_SDP_D_PERF_LUT_LO_HIT(_) \
_(NVDLA_SDP,D_PERF_LUT_LO_HIT,LUT_LO_HIT)
#define REG_NVDLA_SDP_D_PERF_LUT_LO_HIT(_) _(NVDLA_SDP,D_PERF_LUT_LO_HIT,0xb0f8,0xf8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT(_) _(NVDLA_SDP,D_PERF_LUT_LO_HIT,LUT_LO_HIT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT(_)


// Register NVDLA_PDP_RDMA_S_STATUS
#define LIST_REG_FLD_NVDLA_PDP_RDMA_S_STATUS(_) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_0) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_1)
#define REG_NVDLA_PDP_RDMA_S_STATUS(_) _(NVDLA_PDP_RDMA,S_STATUS,0xc000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_S_STATUS_STATUS_0(_) _(NVDLA_PDP_RDMA,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_S_STATUS_STATUS_0(_) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_0_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_0_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_0_PENDING                        _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_PDP_RDMA_S_STATUS_STATUS_1(_) _(NVDLA_PDP_RDMA,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_S_STATUS_STATUS_1(_) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_PDP_RDMA,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_1_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_1_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_S_STATUS_STATUS_1_PENDING                        _MK_ENUM_CONST(2)


// Register NVDLA_PDP_RDMA_S_POINTER
#define LIST_REG_FLD_NVDLA_PDP_RDMA_S_POINTER(_) \
_(NVDLA_PDP_RDMA,S_POINTER,PRODUCER) \
_(NVDLA_PDP_RDMA,S_POINTER,CONSUMER)
#define REG_NVDLA_PDP_RDMA_S_POINTER(_) _(NVDLA_PDP_RDMA,S_POINTER,0xc004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_S_POINTER_PRODUCER(_) _(NVDLA_PDP_RDMA,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_S_POINTER_PRODUCER(_) \
_(NVDLA_PDP_RDMA,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_PDP_RDMA,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_PDP_RDMA_S_POINTER_PRODUCER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_POINTER_PRODUCER_GROUP_1                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_PDP_RDMA_S_POINTER_CONSUMER(_) _(NVDLA_PDP_RDMA,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_S_POINTER_CONSUMER(_) \
_(NVDLA_PDP_RDMA,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_PDP_RDMA,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_PDP_RDMA_S_POINTER_CONSUMER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_POINTER_CONSUMER_GROUP_1                       _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_OP_ENABLE(_) \
_(NVDLA_PDP_RDMA,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_PDP_RDMA_D_OP_ENABLE(_) _(NVDLA_PDP_RDMA,D_OP_ENABLE,0xc008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN(_) _(NVDLA_PDP_RDMA,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_PDP_RDMA,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_PDP_RDMA,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH(_) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_WIDTH,CUBE_IN_WIDTH)
#define REG_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_WIDTH,0xc00c,0xc,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_WIDTH,CUBE_IN_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH(_)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT(_) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_HEIGHT,CUBE_IN_HEIGHT)
#define REG_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_HEIGHT,0xc010,0x10,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_HEIGHT,CUBE_IN_HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT(_)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL(_) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_CHANNEL,CUBE_IN_CHANNEL)
#define REG_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_CHANNEL,0xc014,0x14,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL(_) _(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_CHANNEL,CUBE_IN_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL(_)


// Register NVDLA_PDP_RDMA_D_FLYING_MODE
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_FLYING_MODE(_) \
_(NVDLA_PDP_RDMA,D_FLYING_MODE,FLYING_MODE)
#define REG_NVDLA_PDP_RDMA_D_FLYING_MODE(_) _(NVDLA_PDP_RDMA,D_FLYING_MODE,0xc018,0x18,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE(_) _(NVDLA_PDP_RDMA,D_FLYING_MODE,FLYING_MODE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE(_) \
_(NVDLA_PDP_RDMA,D_FLYING_MODE,FLYING_MODE,ON_FLYING,0) \
_(NVDLA_PDP_RDMA,D_FLYING_MODE,FLYING_MODE,OFF_FLYING,1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_ON_FLYING                      _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_OFF_FLYING                     _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW(_) \
_(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW)
#define REG_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW(_) _(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_LOW,0xc01c,0x1c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_) _(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_)


// Register NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) \
_(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH)
#define REG_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) _(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_HIGH,0xc020,0x20,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_) _(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_)


// Register NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE(_) \
_(NVDLA_PDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE)
#define REG_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE(_) _(NVDLA_PDP_RDMA,D_SRC_LINE_STRIDE,0xc024,0x24,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_) _(NVDLA_PDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_)


// Register NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE(_) \
_(NVDLA_PDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE)
#define REG_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE(_) _(NVDLA_PDP_RDMA,D_SRC_SURFACE_STRIDE,0xc028,0x28,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_) _(NVDLA_PDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_)


// Register NVDLA_PDP_RDMA_D_SRC_RAM_CFG
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_SRC_RAM_CFG(_) \
_(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,SRC_RAM_TYPE)
#define REG_NVDLA_PDP_RDMA_D_SRC_RAM_CFG(_) _(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,0xc02c,0x2c,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE(_) _(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,SRC_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE(_) \
_(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,SRC_RAM_TYPE,CV,0) \
_(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,SRC_RAM_TYPE,MC,1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_DATA_FORMAT
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_DATA_FORMAT(_) \
_(NVDLA_PDP_RDMA,D_DATA_FORMAT,INPUT_DATA)
#define REG_NVDLA_PDP_RDMA_D_DATA_FORMAT(_) _(NVDLA_PDP_RDMA,D_DATA_FORMAT,0xc030,0x30,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA(_) _(NVDLA_PDP_RDMA,D_DATA_FORMAT,INPUT_DATA,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA(_) \
_(NVDLA_PDP_RDMA,D_DATA_FORMAT,INPUT_DATA,INT8,0) \
_(NVDLA_PDP_RDMA,D_DATA_FORMAT,INPUT_DATA,INT16,1) \
_(NVDLA_PDP_RDMA,D_DATA_FORMAT,INPUT_DATA,FP16,2)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_INT8                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_INT16                   _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_FP16                    _MK_ENUM_CONST(2)


// Register NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG(_) \
_(NVDLA_PDP_RDMA,D_OPERATION_MODE_CFG,SPLIT_NUM)
#define REG_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG(_) _(NVDLA_PDP_RDMA,D_OPERATION_MODE_CFG,0xc034,0x34,1,4,0xff,0x0,0xff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM(_) _(NVDLA_PDP_RDMA,D_OPERATION_MODE_CFG,SPLIT_NUM,8,7,0,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM(_)


// Register NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG(_) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_WIDTH)
#define REG_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG(_) _(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,0xc038,0x38,1,4,0xff,0x0,0xff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH(_) _(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,4,3,0,3,0,0xf,0x0,0xf,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH(_) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_1,0) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_2,1) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_3,2) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_4,3) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_5,4) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_6,5) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_7,6) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_8,7)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_1                 _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_2                 _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_3                 _MK_ENUM_CONST(2)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_4                 _MK_ENUM_CONST(3)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_5                 _MK_ENUM_CONST(4)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_6                 _MK_ENUM_CONST(5)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_7                 _MK_ENUM_CONST(6)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_8                 _MK_ENUM_CONST(7)

#define REG_FLD_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH(_) _(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_WIDTH,4,7,4,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH(_)


// Register NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG(_) \
_(NVDLA_PDP_RDMA,D_POOLING_PADDING_CFG,PAD_WIDTH)
#define REG_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG(_) _(NVDLA_PDP_RDMA,D_POOLING_PADDING_CFG,0xc03c,0x3c,1,4,0xf,0x0,0xf,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH(_) _(NVDLA_PDP_RDMA,D_POOLING_PADDING_CFG,PAD_WIDTH,4,3,0,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH(_)


// Register NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN(_) \
_(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_FIRST) \
_(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_LAST) \
_(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_MID)
#define REG_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN(_) _(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,0xc040,0x40,1,4,0x3fffffff,0x0,0x3fffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST(_) _(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_FIRST,10,9,0,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST(_)

#define REG_FLD_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST(_) _(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_LAST,10,19,10,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST(_)

#define REG_FLD_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID(_) _(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_MID,10,29,20,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID(_)


// Register NVDLA_PDP_RDMA_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_PERF_ENABLE(_) \
_(NVDLA_PDP_RDMA,D_PERF_ENABLE,DMA_EN)
#define REG_NVDLA_PDP_RDMA_D_PERF_ENABLE(_) _(NVDLA_PDP_RDMA,D_PERF_ENABLE,0xc044,0x44,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN(_) _(NVDLA_PDP_RDMA,D_PERF_ENABLE,DMA_EN,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN(_) \
_(NVDLA_PDP_RDMA,D_PERF_ENABLE,DMA_EN,DISABLE,0) \
_(NVDLA_PDP_RDMA,D_PERF_ENABLE,DMA_EN,ENABLE,1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_PERF_READ_STALL
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_PERF_READ_STALL(_) \
_(NVDLA_PDP_RDMA,D_PERF_READ_STALL,PERF_READ_STALL)
#define REG_NVDLA_PDP_RDMA_D_PERF_READ_STALL(_) _(NVDLA_PDP_RDMA,D_PERF_READ_STALL,0xc048,0x48,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL(_) _(NVDLA_PDP_RDMA,D_PERF_READ_STALL,PERF_READ_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL(_)


// Register NVDLA_PDP_RDMA_D_CYA
#define LIST_REG_FLD_NVDLA_PDP_RDMA_D_CYA(_) \
_(NVDLA_PDP_RDMA,D_CYA,CYA)
#define REG_NVDLA_PDP_RDMA_D_CYA(_) _(NVDLA_PDP_RDMA,D_CYA,0xc04c,0x4c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_RDMA_D_CYA_CYA(_) _(NVDLA_PDP_RDMA,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_RDMA_D_CYA_CYA(_)


// Register NVDLA_PDP_S_STATUS
#define LIST_REG_FLD_NVDLA_PDP_S_STATUS(_) \
_(NVDLA_PDP,S_STATUS,STATUS_0) \
_(NVDLA_PDP,S_STATUS,STATUS_1)
#define REG_NVDLA_PDP_S_STATUS(_) _(NVDLA_PDP,S_STATUS,0xd000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_S_STATUS_STATUS_0(_) _(NVDLA_PDP,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_S_STATUS_STATUS_0(_) \
_(NVDLA_PDP,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_PDP,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_PDP,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_PDP_S_STATUS_STATUS_0_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_STATUS_STATUS_0_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_PDP_S_STATUS_STATUS_0_PENDING                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_PDP_S_STATUS_STATUS_1(_) _(NVDLA_PDP,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_S_STATUS_STATUS_1(_) \
_(NVDLA_PDP,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_PDP,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_PDP,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_PDP_S_STATUS_STATUS_1_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_STATUS_STATUS_1_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_PDP_S_STATUS_STATUS_1_PENDING                     _MK_ENUM_CONST(2)


// Register NVDLA_PDP_S_POINTER
#define LIST_REG_FLD_NVDLA_PDP_S_POINTER(_) \
_(NVDLA_PDP,S_POINTER,PRODUCER) \
_(NVDLA_PDP,S_POINTER,CONSUMER)
#define REG_NVDLA_PDP_S_POINTER(_) _(NVDLA_PDP,S_POINTER,0xd004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_S_POINTER_PRODUCER(_) _(NVDLA_PDP,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_PDP_S_POINTER_PRODUCER(_) \
_(NVDLA_PDP,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_PDP,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_PDP_S_POINTER_PRODUCER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_POINTER_PRODUCER_GROUP_1                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_PDP_S_POINTER_CONSUMER(_) _(NVDLA_PDP,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_PDP_S_POINTER_CONSUMER(_) \
_(NVDLA_PDP,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_PDP,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_PDP_S_POINTER_CONSUMER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_POINTER_CONSUMER_GROUP_1                    _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_PDP_D_OP_ENABLE(_) \
_(NVDLA_PDP,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_PDP_D_OP_ENABLE(_) _(NVDLA_PDP,D_OP_ENABLE,0xd008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_OP_ENABLE_OP_EN(_) _(NVDLA_PDP,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_PDP,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_PDP,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_PDP_D_OP_ENABLE_OP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OP_ENABLE_OP_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_DATA_CUBE_IN_WIDTH
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH(_) \
_(NVDLA_PDP,D_DATA_CUBE_IN_WIDTH,CUBE_IN_WIDTH)
#define REG_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH(_) _(NVDLA_PDP,D_DATA_CUBE_IN_WIDTH,0xd00c,0xc,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH(_) _(NVDLA_PDP,D_DATA_CUBE_IN_WIDTH,CUBE_IN_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH(_)


// Register NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT(_) \
_(NVDLA_PDP,D_DATA_CUBE_IN_HEIGHT,CUBE_IN_HEIGHT)
#define REG_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT(_) _(NVDLA_PDP,D_DATA_CUBE_IN_HEIGHT,0xd010,0x10,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT(_) _(NVDLA_PDP,D_DATA_CUBE_IN_HEIGHT,CUBE_IN_HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT(_)


// Register NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL(_) \
_(NVDLA_PDP,D_DATA_CUBE_IN_CHANNEL,CUBE_IN_CHANNEL)
#define REG_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL(_) _(NVDLA_PDP,D_DATA_CUBE_IN_CHANNEL,0xd014,0x14,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL(_) _(NVDLA_PDP,D_DATA_CUBE_IN_CHANNEL,CUBE_IN_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL(_)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH(_) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_WIDTH,CUBE_OUT_WIDTH)
#define REG_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_WIDTH,0xd018,0x18,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_WIDTH,CUBE_OUT_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH(_)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT(_) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_HEIGHT,CUBE_OUT_HEIGHT)
#define REG_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_HEIGHT,0xd01c,0x1c,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_HEIGHT,CUBE_OUT_HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT(_)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL(_) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_CHANNEL,CUBE_OUT_CHANNEL)
#define REG_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_CHANNEL,0xd020,0x20,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL(_) _(NVDLA_PDP,D_DATA_CUBE_OUT_CHANNEL,CUBE_OUT_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL(_)


// Register NVDLA_PDP_D_OPERATION_MODE_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_OPERATION_MODE_CFG(_) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,POOLING_METHOD) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,FLYING_MODE) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,SPLIT_NUM)
#define REG_NVDLA_PDP_D_OPERATION_MODE_CFG(_) _(NVDLA_PDP,D_OPERATION_MODE_CFG,0xd024,0x24,1,4,0xff13,0x0,0xff13,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD(_) _(NVDLA_PDP,D_OPERATION_MODE_CFG,POOLING_METHOD,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD(_) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,POOLING_METHOD,POOLING_METHOD_AVERAGE,0) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,POOLING_METHOD,POOLING_METHOD_MAX,1) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,POOLING_METHOD,POOLING_METHOD_MIN,2)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_POOLING_METHOD_AVERAGE                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_POOLING_METHOD_MAX                        _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_POOLING_METHOD_MIN                        _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE(_) _(NVDLA_PDP,D_OPERATION_MODE_CFG,FLYING_MODE,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE(_) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,FLYING_MODE,ON_FLYING,0) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,FLYING_MODE,OFF_FLYING,1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_ON_FLYING                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_OFF_FLYING                   _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM(_) _(NVDLA_PDP,D_OPERATION_MODE_CFG,SPLIT_NUM,8,15,8,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM(_)


// Register NVDLA_PDP_D_NAN_FLUSH_TO_ZERO
#define LIST_REG_FLD_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO(_) \
_(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO)
#define REG_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO(_) _(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,0xd028,0x28,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) _(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) \
_(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,DISABLE,0) \
_(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,ENABLE,1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_ENABLE                        _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_PARTIAL_WIDTH_IN
#define LIST_REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_IN(_) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_FIRST) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_LAST) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_MID)
#define REG_NVDLA_PDP_D_PARTIAL_WIDTH_IN(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_IN,0xd02c,0x2c,1,4,0x3fffffff,0x0,0x3fffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_FIRST,10,9,0,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST(_)

#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_LAST,10,19,10,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST(_)

#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_IN,PARTIAL_WIDTH_IN_MID,10,29,20,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID(_)


// Register NVDLA_PDP_D_PARTIAL_WIDTH_OUT
#define LIST_REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_OUT(_) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_FIRST) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_LAST) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_MID)
#define REG_NVDLA_PDP_D_PARTIAL_WIDTH_OUT(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,0xd030,0x30,1,4,0x3fffffff,0x0,0x3fffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_FIRST,10,9,0,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST(_)

#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_LAST,10,19,10,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST(_)

#define REG_FLD_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID(_) _(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,PARTIAL_WIDTH_OUT_MID,10,29,20,3,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID(_)


// Register NVDLA_PDP_D_POOLING_KERNEL_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_KERNEL_CFG(_) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_WIDTH) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_HEIGHT)
#define REG_NVDLA_PDP_D_POOLING_KERNEL_CFG(_) _(NVDLA_PDP,D_POOLING_KERNEL_CFG,0xd034,0x34,1,4,0xff0f0f,0x0,0xff0f0f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH(_) _(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,4,3,0,3,0,0xf,0x0,0xf,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH(_) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_1,0) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_2,1) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_3,2) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_4,3) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_5,4) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_6,5) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_7,6) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_WIDTH,KERNEL_WIDTH_8,7)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_1                      _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_2                      _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_3                      _MK_ENUM_CONST(2)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_4                      _MK_ENUM_CONST(3)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_5                      _MK_ENUM_CONST(4)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_6                      _MK_ENUM_CONST(5)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_7                      _MK_ENUM_CONST(6)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_KERNEL_WIDTH_8                      _MK_ENUM_CONST(7)

#define REG_FLD_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT(_) _(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,4,11,8,3,0,0xf,0x0,0xf,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT(_) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_1,0) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_2,1) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_3,2) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_4,3) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_5,4) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_6,5) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_7,6) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_HEIGHT,KERNEL_HEIGHT_8,7)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_1                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_2                    _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_3                    _MK_ENUM_CONST(2)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_4                    _MK_ENUM_CONST(3)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_5                    _MK_ENUM_CONST(4)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_6                    _MK_ENUM_CONST(5)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_7                    _MK_ENUM_CONST(6)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_KERNEL_HEIGHT_8                    _MK_ENUM_CONST(7)

#define REG_FLD_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH(_) _(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_WIDTH,4,19,16,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH(_)

#define REG_FLD_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT(_) _(NVDLA_PDP,D_POOLING_KERNEL_CFG,KERNEL_STRIDE_HEIGHT,4,23,20,3,0,0xf,0x0,0xf,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT(_)


// Register NVDLA_PDP_D_RECIP_KERNEL_WIDTH
#define LIST_REG_FLD_NVDLA_PDP_D_RECIP_KERNEL_WIDTH(_) \
_(NVDLA_PDP,D_RECIP_KERNEL_WIDTH,RECIP_KERNEL_WIDTH)
#define REG_NVDLA_PDP_D_RECIP_KERNEL_WIDTH(_) _(NVDLA_PDP,D_RECIP_KERNEL_WIDTH,0xd038,0x38,1,4,0x1ffff,0x0,0x1ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH(_) _(NVDLA_PDP,D_RECIP_KERNEL_WIDTH,RECIP_KERNEL_WIDTH,17,16,0,3,0,0x1ffff,0x0,0x1ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH(_)


// Register NVDLA_PDP_D_RECIP_KERNEL_HEIGHT
#define LIST_REG_FLD_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT(_) \
_(NVDLA_PDP,D_RECIP_KERNEL_HEIGHT,RECIP_KERNEL_HEIGHT)
#define REG_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT(_) _(NVDLA_PDP,D_RECIP_KERNEL_HEIGHT,0xd03c,0x3c,1,4,0x1ffff,0x0,0x1ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT(_) _(NVDLA_PDP,D_RECIP_KERNEL_HEIGHT,RECIP_KERNEL_HEIGHT,17,16,0,3,0,0x1ffff,0x0,0x1ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT(_)


// Register NVDLA_PDP_D_POOLING_PADDING_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_LEFT) \
_(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_TOP) \
_(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_RIGHT) \
_(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_BOTTOM)
#define REG_NVDLA_PDP_D_POOLING_PADDING_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_CFG,0xd040,0x40,1,4,0x7777,0x0,0x7777,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT(_) _(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_LEFT,3,2,0,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT(_)

#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP(_) _(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_TOP,3,6,4,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP(_)

#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT(_) _(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_RIGHT,3,10,8,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT(_)

#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM(_) _(NVDLA_PDP,D_POOLING_PADDING_CFG,PAD_BOTTOM,3,14,12,3,0,0x7,0x0,0x7,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_1_CFG,PAD_VALUE_1X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_1_CFG,0xd044,0x44,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_1_CFG,PAD_VALUE_1X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_2_CFG,PAD_VALUE_2X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_2_CFG,0xd048,0x48,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_2_CFG,PAD_VALUE_2X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_3_CFG,PAD_VALUE_3X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_3_CFG,0xd04c,0x4c,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_3_CFG,PAD_VALUE_3X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_4_CFG,PAD_VALUE_4X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_4_CFG,0xd050,0x50,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_4_CFG,PAD_VALUE_4X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_5_CFG,PAD_VALUE_5X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_5_CFG,0xd054,0x54,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_5_CFG,PAD_VALUE_5X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_6_CFG,PAD_VALUE_6X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_6_CFG,0xd058,0x58,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_6_CFG,PAD_VALUE_6X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X(_)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG(_) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_7_CFG,PAD_VALUE_7X)
#define REG_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_7_CFG,0xd05c,0x5c,1,4,0x7ffff,0x0,0x7ffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X(_) _(NVDLA_PDP,D_POOLING_PADDING_VALUE_7_CFG,PAD_VALUE_7X,19,18,0,3,0,0x7ffff,0x0,0x7ffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X(_)


// Register NVDLA_PDP_D_SRC_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_PDP_D_SRC_BASE_ADDR_LOW(_) \
_(NVDLA_PDP,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW)
#define REG_NVDLA_PDP_D_SRC_BASE_ADDR_LOW(_) _(NVDLA_PDP,D_SRC_BASE_ADDR_LOW,0xd060,0x60,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_) _(NVDLA_PDP,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_)


// Register NVDLA_PDP_D_SRC_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH(_) \
_(NVDLA_PDP,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH)
#define REG_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH(_) _(NVDLA_PDP,D_SRC_BASE_ADDR_HIGH,0xd064,0x64,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_) _(NVDLA_PDP,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_)


// Register NVDLA_PDP_D_SRC_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_D_SRC_LINE_STRIDE(_) \
_(NVDLA_PDP,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE)
#define REG_NVDLA_PDP_D_SRC_LINE_STRIDE(_) _(NVDLA_PDP,D_SRC_LINE_STRIDE,0xd068,0x68,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_) _(NVDLA_PDP,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_)


// Register NVDLA_PDP_D_SRC_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_D_SRC_SURFACE_STRIDE(_) \
_(NVDLA_PDP,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE)
#define REG_NVDLA_PDP_D_SRC_SURFACE_STRIDE(_) _(NVDLA_PDP,D_SRC_SURFACE_STRIDE,0xd06c,0x6c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_) _(NVDLA_PDP,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_)


// Register NVDLA_PDP_D_DST_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_PDP_D_DST_BASE_ADDR_LOW(_) \
_(NVDLA_PDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW)
#define REG_NVDLA_PDP_D_DST_BASE_ADDR_LOW(_) _(NVDLA_PDP,D_DST_BASE_ADDR_LOW,0xd070,0x70,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_) _(NVDLA_PDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_)


// Register NVDLA_PDP_D_DST_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_PDP_D_DST_BASE_ADDR_HIGH(_) \
_(NVDLA_PDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH)
#define REG_NVDLA_PDP_D_DST_BASE_ADDR_HIGH(_) _(NVDLA_PDP,D_DST_BASE_ADDR_HIGH,0xd074,0x74,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_) _(NVDLA_PDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_)


// Register NVDLA_PDP_D_DST_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_D_DST_LINE_STRIDE(_) \
_(NVDLA_PDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE)
#define REG_NVDLA_PDP_D_DST_LINE_STRIDE(_) _(NVDLA_PDP,D_DST_LINE_STRIDE,0xd078,0x78,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_) _(NVDLA_PDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_)


// Register NVDLA_PDP_D_DST_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_PDP_D_DST_SURFACE_STRIDE(_) \
_(NVDLA_PDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE)
#define REG_NVDLA_PDP_D_DST_SURFACE_STRIDE(_) _(NVDLA_PDP,D_DST_SURFACE_STRIDE,0xd07c,0x7c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_) _(NVDLA_PDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_)


// Register NVDLA_PDP_D_DST_RAM_CFG
#define LIST_REG_FLD_NVDLA_PDP_D_DST_RAM_CFG(_) \
_(NVDLA_PDP,D_DST_RAM_CFG,DST_RAM_TYPE)
#define REG_NVDLA_PDP_D_DST_RAM_CFG(_) _(NVDLA_PDP,D_DST_RAM_CFG,0xd080,0x80,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE(_) _(NVDLA_PDP,D_DST_RAM_CFG,DST_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE(_) \
_(NVDLA_PDP,D_DST_RAM_CFG,DST_RAM_TYPE,CV,0) \
_(NVDLA_PDP,D_DST_RAM_CFG,DST_RAM_TYPE,MC,1)
#define NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_CV                 _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_MC                 _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_DATA_FORMAT
#define LIST_REG_FLD_NVDLA_PDP_D_DATA_FORMAT(_) \
_(NVDLA_PDP,D_DATA_FORMAT,INPUT_DATA)
#define REG_NVDLA_PDP_D_DATA_FORMAT(_) _(NVDLA_PDP,D_DATA_FORMAT,0xd084,0x84,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA(_) _(NVDLA_PDP,D_DATA_FORMAT,INPUT_DATA,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA(_) \
_(NVDLA_PDP,D_DATA_FORMAT,INPUT_DATA,INT8,0) \
_(NVDLA_PDP,D_DATA_FORMAT,INPUT_DATA,INT16,1) \
_(NVDLA_PDP,D_DATA_FORMAT,INPUT_DATA,FP16,2)
#define NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_INT8                 _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_INT16                        _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_FP16                 _MK_ENUM_CONST(2)


// Register NVDLA_PDP_D_INF_INPUT_NUM
#define LIST_REG_FLD_NVDLA_PDP_D_INF_INPUT_NUM(_) \
_(NVDLA_PDP,D_INF_INPUT_NUM,INF_INPUT_NUM)
#define REG_NVDLA_PDP_D_INF_INPUT_NUM(_) _(NVDLA_PDP,D_INF_INPUT_NUM,0xd088,0x88,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM(_) _(NVDLA_PDP,D_INF_INPUT_NUM,INF_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM(_)


// Register NVDLA_PDP_D_NAN_INPUT_NUM
#define LIST_REG_FLD_NVDLA_PDP_D_NAN_INPUT_NUM(_) \
_(NVDLA_PDP,D_NAN_INPUT_NUM,NAN_INPUT_NUM)
#define REG_NVDLA_PDP_D_NAN_INPUT_NUM(_) _(NVDLA_PDP,D_NAN_INPUT_NUM,0xd08c,0x8c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM(_) _(NVDLA_PDP,D_NAN_INPUT_NUM,NAN_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM(_)


// Register NVDLA_PDP_D_NAN_OUTPUT_NUM
#define LIST_REG_FLD_NVDLA_PDP_D_NAN_OUTPUT_NUM(_) \
_(NVDLA_PDP,D_NAN_OUTPUT_NUM,NAN_OUTPUT_NUM)
#define REG_NVDLA_PDP_D_NAN_OUTPUT_NUM(_) _(NVDLA_PDP,D_NAN_OUTPUT_NUM,0xd090,0x90,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM(_) _(NVDLA_PDP,D_NAN_OUTPUT_NUM,NAN_OUTPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM(_)


// Register NVDLA_PDP_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_PDP_D_PERF_ENABLE(_) \
_(NVDLA_PDP,D_PERF_ENABLE,DMA_EN)
#define REG_NVDLA_PDP_D_PERF_ENABLE(_) _(NVDLA_PDP,D_PERF_ENABLE,0xd094,0x94,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_PERF_ENABLE_DMA_EN(_) _(NVDLA_PDP,D_PERF_ENABLE,DMA_EN,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PERF_ENABLE_DMA_EN(_) \
_(NVDLA_PDP,D_PERF_ENABLE,DMA_EN,DISABLE,0) \
_(NVDLA_PDP,D_PERF_ENABLE,DMA_EN,ENABLE,1)
#define NVDLA_PDP_D_PERF_ENABLE_DMA_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_PERF_ENABLE_DMA_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_PERF_WRITE_STALL
#define LIST_REG_FLD_NVDLA_PDP_D_PERF_WRITE_STALL(_) \
_(NVDLA_PDP,D_PERF_WRITE_STALL,PERF_WRITE_STALL)
#define REG_NVDLA_PDP_D_PERF_WRITE_STALL(_) _(NVDLA_PDP,D_PERF_WRITE_STALL,0xd098,0x98,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL(_) _(NVDLA_PDP,D_PERF_WRITE_STALL,PERF_WRITE_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL(_)


// Register NVDLA_PDP_D_CYA
#define LIST_REG_FLD_NVDLA_PDP_D_CYA(_) \
_(NVDLA_PDP,D_CYA,CYA)
#define REG_NVDLA_PDP_D_CYA(_) _(NVDLA_PDP,D_CYA,0xd09c,0x9c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_PDP_D_CYA_CYA(_) _(NVDLA_PDP,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_PDP_D_CYA_CYA(_)


// Register NVDLA_CDP_RDMA_S_STATUS
#define LIST_REG_FLD_NVDLA_CDP_RDMA_S_STATUS(_) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_0) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_1)
#define REG_NVDLA_CDP_RDMA_S_STATUS(_) _(NVDLA_CDP_RDMA,S_STATUS,0xe000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_S_STATUS_STATUS_0(_) _(NVDLA_CDP_RDMA,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_S_STATUS_STATUS_0(_) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_0_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_0_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_0_PENDING                        _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CDP_RDMA_S_STATUS_STATUS_1(_) _(NVDLA_CDP_RDMA,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_S_STATUS_STATUS_1(_) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CDP_RDMA,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_1_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_1_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_S_STATUS_STATUS_1_PENDING                        _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_S_POINTER
#define LIST_REG_FLD_NVDLA_CDP_RDMA_S_POINTER(_) \
_(NVDLA_CDP_RDMA,S_POINTER,PRODUCER) \
_(NVDLA_CDP_RDMA,S_POINTER,CONSUMER)
#define REG_NVDLA_CDP_RDMA_S_POINTER(_) _(NVDLA_CDP_RDMA,S_POINTER,0xe004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_S_POINTER_PRODUCER(_) _(NVDLA_CDP_RDMA,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_S_POINTER_PRODUCER(_) \
_(NVDLA_CDP_RDMA,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CDP_RDMA,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CDP_RDMA_S_POINTER_PRODUCER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_POINTER_PRODUCER_GROUP_1                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_RDMA_S_POINTER_CONSUMER(_) _(NVDLA_CDP_RDMA,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_S_POINTER_CONSUMER(_) \
_(NVDLA_CDP_RDMA,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CDP_RDMA,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CDP_RDMA_S_POINTER_CONSUMER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_POINTER_CONSUMER_GROUP_1                       _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_OP_ENABLE(_) \
_(NVDLA_CDP_RDMA,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CDP_RDMA_D_OP_ENABLE(_) _(NVDLA_CDP_RDMA,D_OP_ENABLE,0xe008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN(_) _(NVDLA_CDP_RDMA,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CDP_RDMA,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CDP_RDMA,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH(_) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_WIDTH,WIDTH)
#define REG_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_WIDTH,0xe00c,0xc,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_WIDTH,WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH(_)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT(_) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_HEIGHT,HEIGHT)
#define REG_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_HEIGHT,0xe010,0x10,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_HEIGHT,HEIGHT,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT(_)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL(_) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_CHANNEL,CHANNEL)
#define REG_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_CHANNEL,0xe014,0x14,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL(_) _(NVDLA_CDP_RDMA,D_DATA_CUBE_CHANNEL,CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL(_)


// Register NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW(_) \
_(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW)
#define REG_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW(_) _(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_LOW,0xe018,0x18,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_) _(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_LOW,SRC_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW(_)


// Register NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) \
_(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH)
#define REG_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH(_) _(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_HIGH,0xe01c,0x1c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_) _(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_HIGH,SRC_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH(_)


// Register NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE(_) \
_(NVDLA_CDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE)
#define REG_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE(_) _(NVDLA_CDP_RDMA,D_SRC_LINE_STRIDE,0xe020,0x20,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_) _(NVDLA_CDP_RDMA,D_SRC_LINE_STRIDE,SRC_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE(_)


// Register NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE(_) \
_(NVDLA_CDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE)
#define REG_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE(_) _(NVDLA_CDP_RDMA,D_SRC_SURFACE_STRIDE,0xe024,0x24,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_) _(NVDLA_CDP_RDMA,D_SRC_SURFACE_STRIDE,SRC_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE(_)


// Register NVDLA_CDP_RDMA_D_SRC_DMA_CFG
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_DMA_CFG(_) \
_(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE)
#define REG_NVDLA_CDP_RDMA_D_SRC_DMA_CFG(_) _(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,0xe028,0x28,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE(_) _(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE(_) \
_(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,CV,0) \
_(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,SRC_RAM_TYPE,MC,1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_CV                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN(_) \
_(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,SRC_COMPRESSION_EN)
#define REG_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN(_) _(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,0xe02c,0x2c,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN(_) _(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,SRC_COMPRESSION_EN,1,0,0,0,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN(_) \
_(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,SRC_COMPRESSION_EN,DISABLE,0) \
_(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,SRC_COMPRESSION_EN,ENABLE,1)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_OPERATION_MODE
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_OPERATION_MODE(_) \
_(NVDLA_CDP_RDMA,D_OPERATION_MODE,OPERATION_MODE)
#define REG_NVDLA_CDP_RDMA_D_OPERATION_MODE(_) _(NVDLA_CDP_RDMA,D_OPERATION_MODE,0xe030,0x30,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE(_) _(NVDLA_CDP_RDMA,D_OPERATION_MODE,OPERATION_MODE,2,1,0,0,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE(_) \
_(NVDLA_CDP_RDMA,D_OPERATION_MODE,OPERATION_MODE,READPHILE,0) \
_(NVDLA_CDP_RDMA,D_OPERATION_MODE,OPERATION_MODE,WRITEPHILE,1) \
_(NVDLA_CDP_RDMA,D_OPERATION_MODE,OPERATION_MODE,ORDINARY,2)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_READPHILE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_WRITEPHILE                       _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_ORDINARY                 _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_D_DATA_FORMAT
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_DATA_FORMAT(_) \
_(NVDLA_CDP_RDMA,D_DATA_FORMAT,INPUT_DATA)
#define REG_NVDLA_CDP_RDMA_D_DATA_FORMAT(_) _(NVDLA_CDP_RDMA,D_DATA_FORMAT,0xe034,0x34,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA(_) _(NVDLA_CDP_RDMA,D_DATA_FORMAT,INPUT_DATA,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA(_) \
_(NVDLA_CDP_RDMA,D_DATA_FORMAT,INPUT_DATA,INT8,0) \
_(NVDLA_CDP_RDMA,D_DATA_FORMAT,INPUT_DATA,INT16,1) \
_(NVDLA_CDP_RDMA,D_DATA_FORMAT,INPUT_DATA,FP16,2)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_INT8                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_INT16                   _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_FP16                    _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_PERF_ENABLE(_) \
_(NVDLA_CDP_RDMA,D_PERF_ENABLE,DMA_EN)
#define REG_NVDLA_CDP_RDMA_D_PERF_ENABLE(_) _(NVDLA_CDP_RDMA,D_PERF_ENABLE,0xe038,0x38,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN(_) _(NVDLA_CDP_RDMA,D_PERF_ENABLE,DMA_EN,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN(_) \
_(NVDLA_CDP_RDMA,D_PERF_ENABLE,DMA_EN,DISABLE,0) \
_(NVDLA_CDP_RDMA,D_PERF_ENABLE,DMA_EN,ENABLE,1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_PERF_READ_STALL
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_PERF_READ_STALL(_) \
_(NVDLA_CDP_RDMA,D_PERF_READ_STALL,PERF_READ_STALL)
#define REG_NVDLA_CDP_RDMA_D_PERF_READ_STALL(_) _(NVDLA_CDP_RDMA,D_PERF_READ_STALL,0xe03c,0x3c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL(_) _(NVDLA_CDP_RDMA,D_PERF_READ_STALL,PERF_READ_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL(_)


// Register NVDLA_CDP_RDMA_D_CYA
#define LIST_REG_FLD_NVDLA_CDP_RDMA_D_CYA(_) \
_(NVDLA_CDP_RDMA,D_CYA,CYA)
#define REG_NVDLA_CDP_RDMA_D_CYA(_) _(NVDLA_CDP_RDMA,D_CYA,0xe040,0x40,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_RDMA_D_CYA_CYA(_) _(NVDLA_CDP_RDMA,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_RDMA_D_CYA_CYA(_)


// Register NVDLA_CDP_S_STATUS
#define LIST_REG_FLD_NVDLA_CDP_S_STATUS(_) \
_(NVDLA_CDP,S_STATUS,STATUS_0) \
_(NVDLA_CDP,S_STATUS,STATUS_1)
#define REG_NVDLA_CDP_S_STATUS(_) _(NVDLA_CDP,S_STATUS,0xf000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_STATUS_STATUS_0(_) _(NVDLA_CDP,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_STATUS_STATUS_0(_) \
_(NVDLA_CDP,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_CDP,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_CDP,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_CDP_S_STATUS_STATUS_0_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_STATUS_STATUS_0_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_CDP_S_STATUS_STATUS_0_PENDING                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_CDP_S_STATUS_STATUS_1(_) _(NVDLA_CDP,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_STATUS_STATUS_1(_) \
_(NVDLA_CDP,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_CDP,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_CDP,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_CDP_S_STATUS_STATUS_1_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_STATUS_STATUS_1_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_CDP_S_STATUS_STATUS_1_PENDING                     _MK_ENUM_CONST(2)


// Register NVDLA_CDP_S_POINTER
#define LIST_REG_FLD_NVDLA_CDP_S_POINTER(_) \
_(NVDLA_CDP,S_POINTER,PRODUCER) \
_(NVDLA_CDP,S_POINTER,CONSUMER)
#define REG_NVDLA_CDP_S_POINTER(_) _(NVDLA_CDP,S_POINTER,0xf004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_POINTER_PRODUCER(_) _(NVDLA_CDP,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_POINTER_PRODUCER(_) \
_(NVDLA_CDP,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_CDP,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_CDP_S_POINTER_PRODUCER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_POINTER_PRODUCER_GROUP_1                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_S_POINTER_CONSUMER(_) _(NVDLA_CDP,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_POINTER_CONSUMER(_) \
_(NVDLA_CDP,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_CDP,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_CDP_S_POINTER_CONSUMER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_POINTER_CONSUMER_GROUP_1                    _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_ACCESS_CFG
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_ACCESS_CFG(_) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ADDR) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE)
#define REG_NVDLA_CDP_S_LUT_ACCESS_CFG(_) _(NVDLA_CDP,S_LUT_ACCESS_CFG,0xf008,0x8,1,4,0x303ff,0x0,0x303ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR(_) _(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ADDR,10,9,0,23,0,0x3ff,0x0,0x3ff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR(_)

#define REG_FLD_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID(_) _(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,1,16,16,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID(_) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,LE,0) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_TABLE_ID,LO,1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_LE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_LO                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE(_) _(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,1,17,17,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE(_) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,READ,0) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,LUT_ACCESS_TYPE,WRITE,1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_READ                 _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_WRITE                        _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_ACCESS_DATA
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_ACCESS_DATA(_) \
_(NVDLA_CDP,S_LUT_ACCESS_DATA,LUT_DATA)
#define REG_NVDLA_CDP_S_LUT_ACCESS_DATA(_) _(NVDLA_CDP,S_LUT_ACCESS_DATA,0xf00c,0xc,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA(_) _(NVDLA_CDP,S_LUT_ACCESS_DATA,LUT_DATA,16,15,0,23,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA(_)


// Register NVDLA_CDP_S_LUT_CFG
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_CFG(_) \
_(NVDLA_CDP,S_LUT_CFG,LUT_LE_FUNCTION) \
_(NVDLA_CDP,S_LUT_CFG,LUT_UFLOW_PRIORITY) \
_(NVDLA_CDP,S_LUT_CFG,LUT_OFLOW_PRIORITY) \
_(NVDLA_CDP,S_LUT_CFG,LUT_HYBRID_PRIORITY)
#define REG_NVDLA_CDP_S_LUT_CFG(_) _(NVDLA_CDP,S_LUT_CFG,0xf010,0x10,1,4,0x71,0x0,0x71,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION(_) _(NVDLA_CDP,S_LUT_CFG,LUT_LE_FUNCTION,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION(_) \
_(NVDLA_CDP,S_LUT_CFG,LUT_LE_FUNCTION,EXPONENT,0) \
_(NVDLA_CDP,S_LUT_CFG,LUT_LE_FUNCTION,LINEAR,1)
#define NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_EXPONENT                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_LINEAR                      _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY(_) _(NVDLA_CDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,1,4,4,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY(_) \
_(NVDLA_CDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,LE,0) \
_(NVDLA_CDP,S_LUT_CFG,LUT_UFLOW_PRIORITY,LO,1)
#define NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_LE                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_LO                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY(_) _(NVDLA_CDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,1,5,5,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY(_) \
_(NVDLA_CDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,LE,0) \
_(NVDLA_CDP,S_LUT_CFG,LUT_OFLOW_PRIORITY,LO,1)
#define NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_LE                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_LO                       _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY(_) _(NVDLA_CDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,1,6,6,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY(_) \
_(NVDLA_CDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,LE,0) \
_(NVDLA_CDP,S_LUT_CFG,LUT_HYBRID_PRIORITY,LO,1)
#define NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_LE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_LO                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_INFO
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_INFO(_) \
_(NVDLA_CDP,S_LUT_INFO,LUT_LE_INDEX_OFFSET) \
_(NVDLA_CDP,S_LUT_INFO,LUT_LE_INDEX_SELECT) \
_(NVDLA_CDP,S_LUT_INFO,LUT_LO_INDEX_SELECT)
#define REG_NVDLA_CDP_S_LUT_INFO(_) _(NVDLA_CDP,S_LUT_INFO,0xf014,0x14,1,4,0xffffff,0x0,0xffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET(_) _(NVDLA_CDP,S_LUT_INFO,LUT_LE_INDEX_OFFSET,8,7,0,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET(_)

#define REG_FLD_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT(_) _(NVDLA_CDP,S_LUT_INFO,LUT_LE_INDEX_SELECT,8,15,8,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT(_)

#define REG_FLD_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT(_) _(NVDLA_CDP,S_LUT_INFO,LUT_LO_INDEX_SELECT,8,23,16,3,0,0xff,0x0,0xff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT(_)


// Register NVDLA_CDP_S_LUT_LE_START_LOW
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_START_LOW(_) \
_(NVDLA_CDP,S_LUT_LE_START_LOW,LUT_LE_START_LOW)
#define REG_NVDLA_CDP_S_LUT_LE_START_LOW(_) _(NVDLA_CDP,S_LUT_LE_START_LOW,0xf018,0x18,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW(_) _(NVDLA_CDP,S_LUT_LE_START_LOW,LUT_LE_START_LOW,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW(_)


// Register NVDLA_CDP_S_LUT_LE_START_HIGH
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_START_HIGH(_) \
_(NVDLA_CDP,S_LUT_LE_START_HIGH,LUT_LE_START_HIGH)
#define REG_NVDLA_CDP_S_LUT_LE_START_HIGH(_) _(NVDLA_CDP,S_LUT_LE_START_HIGH,0xf01c,0x1c,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH(_) _(NVDLA_CDP,S_LUT_LE_START_HIGH,LUT_LE_START_HIGH,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH(_)


// Register NVDLA_CDP_S_LUT_LE_END_LOW
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_END_LOW(_) \
_(NVDLA_CDP,S_LUT_LE_END_LOW,LUT_LE_END_LOW)
#define REG_NVDLA_CDP_S_LUT_LE_END_LOW(_) _(NVDLA_CDP,S_LUT_LE_END_LOW,0xf020,0x20,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW(_) _(NVDLA_CDP,S_LUT_LE_END_LOW,LUT_LE_END_LOW,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW(_)


// Register NVDLA_CDP_S_LUT_LE_END_HIGH
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_END_HIGH(_) \
_(NVDLA_CDP,S_LUT_LE_END_HIGH,LUT_LE_END_HIGH)
#define REG_NVDLA_CDP_S_LUT_LE_END_HIGH(_) _(NVDLA_CDP,S_LUT_LE_END_HIGH,0xf024,0x24,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH(_) _(NVDLA_CDP,S_LUT_LE_END_HIGH,LUT_LE_END_HIGH,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH(_)


// Register NVDLA_CDP_S_LUT_LO_START_LOW
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_START_LOW(_) \
_(NVDLA_CDP,S_LUT_LO_START_LOW,LUT_LO_START_LOW)
#define REG_NVDLA_CDP_S_LUT_LO_START_LOW(_) _(NVDLA_CDP,S_LUT_LO_START_LOW,0xf028,0x28,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW(_) _(NVDLA_CDP,S_LUT_LO_START_LOW,LUT_LO_START_LOW,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW(_)


// Register NVDLA_CDP_S_LUT_LO_START_HIGH
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_START_HIGH(_) \
_(NVDLA_CDP,S_LUT_LO_START_HIGH,LUT_LO_START_HIGH)
#define REG_NVDLA_CDP_S_LUT_LO_START_HIGH(_) _(NVDLA_CDP,S_LUT_LO_START_HIGH,0xf02c,0x2c,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH(_) _(NVDLA_CDP,S_LUT_LO_START_HIGH,LUT_LO_START_HIGH,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH(_)


// Register NVDLA_CDP_S_LUT_LO_END_LOW
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_END_LOW(_) \
_(NVDLA_CDP,S_LUT_LO_END_LOW,LUT_LO_END_LOW)
#define REG_NVDLA_CDP_S_LUT_LO_END_LOW(_) _(NVDLA_CDP,S_LUT_LO_END_LOW,0xf030,0x30,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW(_) _(NVDLA_CDP,S_LUT_LO_END_LOW,LUT_LO_END_LOW,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW(_)


// Register NVDLA_CDP_S_LUT_LO_END_HIGH
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_END_HIGH(_) \
_(NVDLA_CDP,S_LUT_LO_END_HIGH,LUT_LO_END_HIGH)
#define REG_NVDLA_CDP_S_LUT_LO_END_HIGH(_) _(NVDLA_CDP,S_LUT_LO_END_HIGH,0xf034,0x34,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH(_) _(NVDLA_CDP,S_LUT_LO_END_HIGH,LUT_LO_END_HIGH,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH(_)


// Register NVDLA_CDP_S_LUT_LE_SLOPE_SCALE
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE(_) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_UFLOW_SCALE) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_OFLOW_SCALE)
#define REG_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,0xf038,0x38,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_UFLOW_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE(_)

#define REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,LUT_LE_SLOPE_OFLOW_SCALE,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE(_)


// Register NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT(_) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_UFLOW_SHIFT) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_OFLOW_SHIFT)
#define REG_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,0xf03c,0x3c,1,4,0x3ff,0x0,0x3ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_UFLOW_SHIFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT(_)

#define REG_FLD_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT(_) _(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,LUT_LE_SLOPE_OFLOW_SHIFT,5,9,5,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT(_)


// Register NVDLA_CDP_S_LUT_LO_SLOPE_SCALE
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE(_) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_UFLOW_SCALE) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_OFLOW_SCALE)
#define REG_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,0xf040,0x40,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_UFLOW_SCALE,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE(_)

#define REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,LUT_LO_SLOPE_OFLOW_SCALE,16,31,16,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE(_)


// Register NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT
#define LIST_REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT(_) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_UFLOW_SHIFT) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_OFLOW_SHIFT)
#define REG_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,0xf044,0x44,1,4,0x3ff,0x0,0x3ff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_UFLOW_SHIFT,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT(_)

#define REG_FLD_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT(_) _(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,LUT_LO_SLOPE_OFLOW_SHIFT,5,9,5,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT(_)


// Register NVDLA_CDP_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_CDP_D_OP_ENABLE(_) \
_(NVDLA_CDP,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_CDP_D_OP_ENABLE(_) _(NVDLA_CDP,D_OP_ENABLE,0xf048,0x48,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_OP_ENABLE_OP_EN(_) _(NVDLA_CDP,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_CDP,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_CDP,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_CDP_D_OP_ENABLE_OP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_OP_ENABLE_OP_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_FUNC_BYPASS
#define LIST_REG_FLD_NVDLA_CDP_D_FUNC_BYPASS(_) \
_(NVDLA_CDP,D_FUNC_BYPASS,SQSUM_BYPASS) \
_(NVDLA_CDP,D_FUNC_BYPASS,MUL_BYPASS)
#define REG_NVDLA_CDP_D_FUNC_BYPASS(_) _(NVDLA_CDP,D_FUNC_BYPASS,0xf04c,0x4c,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS(_) _(NVDLA_CDP,D_FUNC_BYPASS,SQSUM_BYPASS,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS(_) \
_(NVDLA_CDP,D_FUNC_BYPASS,SQSUM_BYPASS,DISABLE,0) \
_(NVDLA_CDP,D_FUNC_BYPASS,SQSUM_BYPASS,ENABLE,1)
#define NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_ENABLE                     _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS(_) _(NVDLA_CDP,D_FUNC_BYPASS,MUL_BYPASS,1,1,1,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS(_) \
_(NVDLA_CDP,D_FUNC_BYPASS,MUL_BYPASS,DISABLE,0) \
_(NVDLA_CDP,D_FUNC_BYPASS,MUL_BYPASS,ENABLE,1)
#define NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DST_BASE_ADDR_LOW
#define LIST_REG_FLD_NVDLA_CDP_D_DST_BASE_ADDR_LOW(_) \
_(NVDLA_CDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW)
#define REG_NVDLA_CDP_D_DST_BASE_ADDR_LOW(_) _(NVDLA_CDP,D_DST_BASE_ADDR_LOW,0xf050,0x50,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_) _(NVDLA_CDP,D_DST_BASE_ADDR_LOW,DST_BASE_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW(_)


// Register NVDLA_CDP_D_DST_BASE_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_CDP_D_DST_BASE_ADDR_HIGH(_) \
_(NVDLA_CDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH)
#define REG_NVDLA_CDP_D_DST_BASE_ADDR_HIGH(_) _(NVDLA_CDP,D_DST_BASE_ADDR_HIGH,0xf054,0x54,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_) _(NVDLA_CDP,D_DST_BASE_ADDR_HIGH,DST_BASE_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH(_)


// Register NVDLA_CDP_D_DST_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_CDP_D_DST_LINE_STRIDE(_) \
_(NVDLA_CDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE)
#define REG_NVDLA_CDP_D_DST_LINE_STRIDE(_) _(NVDLA_CDP,D_DST_LINE_STRIDE,0xf058,0x58,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_) _(NVDLA_CDP,D_DST_LINE_STRIDE,DST_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE(_)


// Register NVDLA_CDP_D_DST_SURFACE_STRIDE
#define LIST_REG_FLD_NVDLA_CDP_D_DST_SURFACE_STRIDE(_) \
_(NVDLA_CDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE)
#define REG_NVDLA_CDP_D_DST_SURFACE_STRIDE(_) _(NVDLA_CDP,D_DST_SURFACE_STRIDE,0xf05c,0x5c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_) _(NVDLA_CDP,D_DST_SURFACE_STRIDE,DST_SURFACE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE(_)


// Register NVDLA_CDP_D_DST_DMA_CFG
#define LIST_REG_FLD_NVDLA_CDP_D_DST_DMA_CFG(_) \
_(NVDLA_CDP,D_DST_DMA_CFG,DST_RAM_TYPE)
#define REG_NVDLA_CDP_D_DST_DMA_CFG(_) _(NVDLA_CDP,D_DST_DMA_CFG,0xf060,0x60,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE(_) _(NVDLA_CDP,D_DST_DMA_CFG,DST_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE(_) \
_(NVDLA_CDP,D_DST_DMA_CFG,DST_RAM_TYPE,CV,0) \
_(NVDLA_CDP,D_DST_DMA_CFG,DST_RAM_TYPE,MC,1)
#define NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_CV                 _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_MC                 _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DST_COMPRESSION_EN
#define LIST_REG_FLD_NVDLA_CDP_D_DST_COMPRESSION_EN(_) \
_(NVDLA_CDP,D_DST_COMPRESSION_EN,DST_COMPRESSION_EN)
#define REG_NVDLA_CDP_D_DST_COMPRESSION_EN(_) _(NVDLA_CDP,D_DST_COMPRESSION_EN,0xf064,0x64,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN(_) _(NVDLA_CDP,D_DST_COMPRESSION_EN,DST_COMPRESSION_EN,1,0,0,0,0,0x1,0x0,0x1,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN(_) \
_(NVDLA_CDP,D_DST_COMPRESSION_EN,DST_COMPRESSION_EN,DISABLE,0) \
_(NVDLA_CDP,D_DST_COMPRESSION_EN,DST_COMPRESSION_EN,ENABLE,1)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_ENABLE                        _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DATA_FORMAT
#define LIST_REG_FLD_NVDLA_CDP_D_DATA_FORMAT(_) \
_(NVDLA_CDP,D_DATA_FORMAT,INPUT_DATA_TYPE)
#define REG_NVDLA_CDP_D_DATA_FORMAT(_) _(NVDLA_CDP,D_DATA_FORMAT,0xf068,0x68,1,4,0x3,0x1,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE(_) _(NVDLA_CDP,D_DATA_FORMAT,INPUT_DATA_TYPE,2,1,0,3,0,0x3,0x1,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE(_) \
_(NVDLA_CDP,D_DATA_FORMAT,INPUT_DATA_TYPE,INT8,0) \
_(NVDLA_CDP,D_DATA_FORMAT,INPUT_DATA_TYPE,INT16,1) \
_(NVDLA_CDP,D_DATA_FORMAT,INPUT_DATA_TYPE,FP16,2)
#define NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_INT8                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_INT16                   _MK_ENUM_CONST(1)
#define NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_FP16                    _MK_ENUM_CONST(2)


// Register NVDLA_CDP_D_NAN_FLUSH_TO_ZERO
#define LIST_REG_FLD_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO(_) \
_(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO)
#define REG_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO(_) _(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,0xf06c,0x6c,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) _(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO(_) \
_(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,DISABLE,0) \
_(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,NAN_TO_ZERO,ENABLE,1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_ENABLE                        _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_LRN_CFG
#define LIST_REG_FLD_NVDLA_CDP_D_LRN_CFG(_) \
_(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN)
#define REG_NVDLA_CDP_D_LRN_CFG(_) _(NVDLA_CDP,D_LRN_CFG,0xf070,0x70,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN(_) _(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN,2,1,0,3,0,0x3,0x0,0x3,NOINITENM,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN(_) \
_(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN,LEN3,0) \
_(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN,LEN5,1) \
_(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN,LEN7,2) \
_(NVDLA_CDP,D_LRN_CFG,NORMALZ_LEN,LEN9,3)
#define NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_LEN3                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_LEN5                    _MK_ENUM_CONST(1)
#define NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_LEN7                    _MK_ENUM_CONST(2)
#define NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_LEN9                    _MK_ENUM_CONST(3)


// Register NVDLA_CDP_D_DATIN_OFFSET
#define LIST_REG_FLD_NVDLA_CDP_D_DATIN_OFFSET(_) \
_(NVDLA_CDP,D_DATIN_OFFSET,DATIN_OFFSET)
#define REG_NVDLA_CDP_D_DATIN_OFFSET(_) _(NVDLA_CDP,D_DATIN_OFFSET,0xf074,0x74,1,4,0xffff,0x0,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET(_) _(NVDLA_CDP,D_DATIN_OFFSET,DATIN_OFFSET,16,15,0,3,0,0xffff,0x0,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET(_)


// Register NVDLA_CDP_D_DATIN_SCALE
#define LIST_REG_FLD_NVDLA_CDP_D_DATIN_SCALE(_) \
_(NVDLA_CDP,D_DATIN_SCALE,DATIN_SCALE)
#define REG_NVDLA_CDP_D_DATIN_SCALE(_) _(NVDLA_CDP,D_DATIN_SCALE,0xf078,0x78,1,4,0xffff,0x1,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE(_) _(NVDLA_CDP,D_DATIN_SCALE,DATIN_SCALE,16,15,0,3,0,0xffff,0x1,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE(_)


// Register NVDLA_CDP_D_DATIN_SHIFTER
#define LIST_REG_FLD_NVDLA_CDP_D_DATIN_SHIFTER(_) \
_(NVDLA_CDP,D_DATIN_SHIFTER,DATIN_SHIFTER)
#define REG_NVDLA_CDP_D_DATIN_SHIFTER(_) _(NVDLA_CDP,D_DATIN_SHIFTER,0xf07c,0x7c,1,4,0x1f,0x0,0x1f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER(_) _(NVDLA_CDP,D_DATIN_SHIFTER,DATIN_SHIFTER,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER(_)


// Register NVDLA_CDP_D_DATOUT_OFFSET
#define LIST_REG_FLD_NVDLA_CDP_D_DATOUT_OFFSET(_) \
_(NVDLA_CDP,D_DATOUT_OFFSET,DATOUT_OFFSET)
#define REG_NVDLA_CDP_D_DATOUT_OFFSET(_) _(NVDLA_CDP,D_DATOUT_OFFSET,0xf080,0x80,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET(_) _(NVDLA_CDP,D_DATOUT_OFFSET,DATOUT_OFFSET,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET(_)


// Register NVDLA_CDP_D_DATOUT_SCALE
#define LIST_REG_FLD_NVDLA_CDP_D_DATOUT_SCALE(_) \
_(NVDLA_CDP,D_DATOUT_SCALE,DATOUT_SCALE)
#define REG_NVDLA_CDP_D_DATOUT_SCALE(_) _(NVDLA_CDP,D_DATOUT_SCALE,0xf084,0x84,1,4,0xffff,0x1,0xffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE(_) _(NVDLA_CDP,D_DATOUT_SCALE,DATOUT_SCALE,16,15,0,3,0,0xffff,0x1,0xffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE(_)


// Register NVDLA_CDP_D_DATOUT_SHIFTER
#define LIST_REG_FLD_NVDLA_CDP_D_DATOUT_SHIFTER(_) \
_(NVDLA_CDP,D_DATOUT_SHIFTER,DATOUT_SHIFTER)
#define REG_NVDLA_CDP_D_DATOUT_SHIFTER(_) _(NVDLA_CDP,D_DATOUT_SHIFTER,0xf088,0x88,1,4,0x3f,0x0,0x3f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER(_) _(NVDLA_CDP,D_DATOUT_SHIFTER,DATOUT_SHIFTER,6,5,0,3,0,0x3f,0x0,0x3f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER(_)


// Register NVDLA_CDP_D_NAN_INPUT_NUM
#define LIST_REG_FLD_NVDLA_CDP_D_NAN_INPUT_NUM(_) \
_(NVDLA_CDP,D_NAN_INPUT_NUM,NAN_INPUT_NUM)
#define REG_NVDLA_CDP_D_NAN_INPUT_NUM(_) _(NVDLA_CDP,D_NAN_INPUT_NUM,0xf08c,0x8c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM(_) _(NVDLA_CDP,D_NAN_INPUT_NUM,NAN_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM(_)


// Register NVDLA_CDP_D_INF_INPUT_NUM
#define LIST_REG_FLD_NVDLA_CDP_D_INF_INPUT_NUM(_) \
_(NVDLA_CDP,D_INF_INPUT_NUM,INF_INPUT_NUM)
#define REG_NVDLA_CDP_D_INF_INPUT_NUM(_) _(NVDLA_CDP,D_INF_INPUT_NUM,0xf090,0x90,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM(_) _(NVDLA_CDP,D_INF_INPUT_NUM,INF_INPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM(_)


// Register NVDLA_CDP_D_NAN_OUTPUT_NUM
#define LIST_REG_FLD_NVDLA_CDP_D_NAN_OUTPUT_NUM(_) \
_(NVDLA_CDP,D_NAN_OUTPUT_NUM,NAN_OUTPUT_NUM)
#define REG_NVDLA_CDP_D_NAN_OUTPUT_NUM(_) _(NVDLA_CDP,D_NAN_OUTPUT_NUM,0xf094,0x94,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM(_) _(NVDLA_CDP,D_NAN_OUTPUT_NUM,NAN_OUTPUT_NUM,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM(_)


// Register NVDLA_CDP_D_OUT_SATURATION
#define LIST_REG_FLD_NVDLA_CDP_D_OUT_SATURATION(_) \
_(NVDLA_CDP,D_OUT_SATURATION,OUT_SATURATION)
#define REG_NVDLA_CDP_D_OUT_SATURATION(_) _(NVDLA_CDP,D_OUT_SATURATION,0xf098,0x98,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION(_) _(NVDLA_CDP,D_OUT_SATURATION,OUT_SATURATION,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION(_)


// Register NVDLA_CDP_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_ENABLE(_) \
_(NVDLA_CDP,D_PERF_ENABLE,DMA_EN) \
_(NVDLA_CDP,D_PERF_ENABLE,LUT_EN)
#define REG_NVDLA_CDP_D_PERF_ENABLE(_) _(NVDLA_CDP,D_PERF_ENABLE,0xf09c,0x9c,1,4,0x3,0x0,0x3,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_ENABLE_DMA_EN(_) _(NVDLA_CDP,D_PERF_ENABLE,DMA_EN,1,0,0,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_ENABLE_DMA_EN(_) \
_(NVDLA_CDP,D_PERF_ENABLE,DMA_EN,DISABLE,0) \
_(NVDLA_CDP,D_PERF_ENABLE,DMA_EN,ENABLE,1)
#define NVDLA_CDP_D_PERF_ENABLE_DMA_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_PERF_ENABLE_DMA_EN_ENABLE                   _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_CDP_D_PERF_ENABLE_LUT_EN(_) _(NVDLA_CDP,D_PERF_ENABLE,LUT_EN,1,1,1,3,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_ENABLE_LUT_EN(_) \
_(NVDLA_CDP,D_PERF_ENABLE,LUT_EN,DISABLE,0) \
_(NVDLA_CDP,D_PERF_ENABLE,LUT_EN,ENABLE,1)
#define NVDLA_CDP_D_PERF_ENABLE_LUT_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_PERF_ENABLE_LUT_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_PERF_WRITE_STALL
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_WRITE_STALL(_) \
_(NVDLA_CDP,D_PERF_WRITE_STALL,PERF_WRITE_STALL)
#define REG_NVDLA_CDP_D_PERF_WRITE_STALL(_) _(NVDLA_CDP,D_PERF_WRITE_STALL,0xf0a0,0xa0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL(_) _(NVDLA_CDP,D_PERF_WRITE_STALL,PERF_WRITE_STALL,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL(_)


// Register NVDLA_CDP_D_PERF_LUT_UFLOW
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_LUT_UFLOW(_) \
_(NVDLA_CDP,D_PERF_LUT_UFLOW,PERF_LUT_UFLOW)
#define REG_NVDLA_CDP_D_PERF_LUT_UFLOW(_) _(NVDLA_CDP,D_PERF_LUT_UFLOW,0xf0a4,0xa4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW(_) _(NVDLA_CDP,D_PERF_LUT_UFLOW,PERF_LUT_UFLOW,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW(_)


// Register NVDLA_CDP_D_PERF_LUT_OFLOW
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_LUT_OFLOW(_) \
_(NVDLA_CDP,D_PERF_LUT_OFLOW,PERF_LUT_OFLOW)
#define REG_NVDLA_CDP_D_PERF_LUT_OFLOW(_) _(NVDLA_CDP,D_PERF_LUT_OFLOW,0xf0a8,0xa8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW(_) _(NVDLA_CDP,D_PERF_LUT_OFLOW,PERF_LUT_OFLOW,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW(_)


// Register NVDLA_CDP_D_PERF_LUT_HYBRID
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_LUT_HYBRID(_) \
_(NVDLA_CDP,D_PERF_LUT_HYBRID,PERF_LUT_HYBRID)
#define REG_NVDLA_CDP_D_PERF_LUT_HYBRID(_) _(NVDLA_CDP,D_PERF_LUT_HYBRID,0xf0ac,0xac,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID(_) _(NVDLA_CDP,D_PERF_LUT_HYBRID,PERF_LUT_HYBRID,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID(_)


// Register NVDLA_CDP_D_PERF_LUT_LE_HIT
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_LUT_LE_HIT(_) \
_(NVDLA_CDP,D_PERF_LUT_LE_HIT,PERF_LUT_LE_HIT)
#define REG_NVDLA_CDP_D_PERF_LUT_LE_HIT(_) _(NVDLA_CDP,D_PERF_LUT_LE_HIT,0xf0b0,0xb0,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT(_) _(NVDLA_CDP,D_PERF_LUT_LE_HIT,PERF_LUT_LE_HIT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT(_)


// Register NVDLA_CDP_D_PERF_LUT_LO_HIT
#define LIST_REG_FLD_NVDLA_CDP_D_PERF_LUT_LO_HIT(_) \
_(NVDLA_CDP,D_PERF_LUT_LO_HIT,PERF_LUT_LO_HIT)
#define REG_NVDLA_CDP_D_PERF_LUT_LO_HIT(_) _(NVDLA_CDP,D_PERF_LUT_LO_HIT,0xf0b4,0xb4,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT(_) _(NVDLA_CDP,D_PERF_LUT_LO_HIT,PERF_LUT_LO_HIT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT(_)


// Register NVDLA_CDP_D_CYA
#define LIST_REG_FLD_NVDLA_CDP_D_CYA(_) \
_(NVDLA_CDP,D_CYA,CYA)
#define REG_NVDLA_CDP_D_CYA(_) _(NVDLA_CDP,D_CYA,0xf0b8,0xb8,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_CDP_D_CYA_CYA(_) _(NVDLA_CDP,D_CYA,CYA,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_CDP_D_CYA_CYA(_)


// Register NVDLA_RBK_S_STATUS
#define LIST_REG_FLD_NVDLA_RBK_S_STATUS(_) \
_(NVDLA_RBK,S_STATUS,STATUS_0) \
_(NVDLA_RBK,S_STATUS,STATUS_1)
#define REG_NVDLA_RBK_S_STATUS(_) _(NVDLA_RBK,S_STATUS,0x10000,0x0,1,4,0x30003,0x0,0x30003,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_S_STATUS_STATUS_0(_) _(NVDLA_RBK,S_STATUS,STATUS_0,2,1,0,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_RBK_S_STATUS_STATUS_0(_) \
_(NVDLA_RBK,S_STATUS,STATUS_0,IDLE,0) \
_(NVDLA_RBK,S_STATUS,STATUS_0,RUNNING,1) \
_(NVDLA_RBK,S_STATUS,STATUS_0,PENDING,2)
#define NVDLA_RBK_S_STATUS_STATUS_0_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_STATUS_STATUS_0_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_RBK_S_STATUS_STATUS_0_PENDING                     _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_RBK_S_STATUS_STATUS_1(_) _(NVDLA_RBK,S_STATUS,STATUS_1,2,17,16,1,0,0x3,0x0,0x3,IDLE,ENM)
#define LIST_REG_ENM_NVDLA_RBK_S_STATUS_STATUS_1(_) \
_(NVDLA_RBK,S_STATUS,STATUS_1,IDLE,0) \
_(NVDLA_RBK,S_STATUS,STATUS_1,RUNNING,1) \
_(NVDLA_RBK,S_STATUS,STATUS_1,PENDING,2)
#define NVDLA_RBK_S_STATUS_STATUS_1_IDLE                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_STATUS_STATUS_1_RUNNING                     _MK_ENUM_CONST(1)
#define NVDLA_RBK_S_STATUS_STATUS_1_PENDING                     _MK_ENUM_CONST(2)


// Register NVDLA_RBK_S_POINTER
#define LIST_REG_FLD_NVDLA_RBK_S_POINTER(_) \
_(NVDLA_RBK,S_POINTER,PRODUCER) \
_(NVDLA_RBK,S_POINTER,CONSUMER)
#define REG_NVDLA_RBK_S_POINTER(_) _(NVDLA_RBK,S_POINTER,0x10004,0x4,1,4,0x10001,0x0,0x10001,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_S_POINTER_PRODUCER(_) _(NVDLA_RBK,S_POINTER,PRODUCER,1,0,0,3,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_RBK_S_POINTER_PRODUCER(_) \
_(NVDLA_RBK,S_POINTER,PRODUCER,GROUP_0,0) \
_(NVDLA_RBK,S_POINTER,PRODUCER,GROUP_1,1)
#define NVDLA_RBK_S_POINTER_PRODUCER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_POINTER_PRODUCER_GROUP_1                    _MK_ENUM_CONST(1)

#define REG_FLD_NVDLA_RBK_S_POINTER_CONSUMER(_) _(NVDLA_RBK,S_POINTER,CONSUMER,1,16,16,1,0,0x1,0x0,0x1,GROUP_0,ENM)
#define LIST_REG_ENM_NVDLA_RBK_S_POINTER_CONSUMER(_) \
_(NVDLA_RBK,S_POINTER,CONSUMER,GROUP_0,0) \
_(NVDLA_RBK,S_POINTER,CONSUMER,GROUP_1,1)
#define NVDLA_RBK_S_POINTER_CONSUMER_GROUP_0                    _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_POINTER_CONSUMER_GROUP_1                    _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_OP_ENABLE
#define LIST_REG_FLD_NVDLA_RBK_D_OP_ENABLE(_) \
_(NVDLA_RBK,D_OP_ENABLE,OP_EN)
#define REG_NVDLA_RBK_D_OP_ENABLE(_) _(NVDLA_RBK,D_OP_ENABLE,0x10008,0x8,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_OP_ENABLE_OP_EN(_) _(NVDLA_RBK,D_OP_ENABLE,OP_EN,1,0,0,23,0,0x1,0x0,0x1,DISABLE,ENM)
#define LIST_REG_ENM_NVDLA_RBK_D_OP_ENABLE_OP_EN(_) \
_(NVDLA_RBK,D_OP_ENABLE,OP_EN,DISABLE,0) \
_(NVDLA_RBK,D_OP_ENABLE,OP_EN,ENABLE,1)
#define NVDLA_RBK_D_OP_ENABLE_OP_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_OP_ENABLE_OP_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_MISC_CFG
#define LIST_REG_FLD_NVDLA_RBK_D_MISC_CFG(_) \
_(NVDLA_RBK,D_MISC_CFG,RUBIK_MODE) \
_(NVDLA_RBK,D_MISC_CFG,IN_PRECISION)
#define REG_NVDLA_RBK_D_MISC_CFG(_) _(NVDLA_RBK,D_MISC_CFG,0x1000c,0xc,1,4,0x303,0x100,0x303,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE(_) _(NVDLA_RBK,D_MISC_CFG,RUBIK_MODE,2,1,0,3,0,0x3,0x0,0x3,CONTRACT,ENM)
#define LIST_REG_ENM_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE(_) \
_(NVDLA_RBK,D_MISC_CFG,RUBIK_MODE,CONTRACT,0) \
_(NVDLA_RBK,D_MISC_CFG,RUBIK_MODE,SPLIT,1) \
_(NVDLA_RBK,D_MISC_CFG,RUBIK_MODE,MERGE,2)
#define NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_CONTRACT                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_SPLIT                   _MK_ENUM_CONST(1)
#define NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_MERGE                   _MK_ENUM_CONST(2)

#define REG_FLD_NVDLA_RBK_D_MISC_CFG_IN_PRECISION(_) _(NVDLA_RBK,D_MISC_CFG,IN_PRECISION,2,9,8,3,0,0x3,0x1,0x3,INT16,ENM)
#define LIST_REG_ENM_NVDLA_RBK_D_MISC_CFG_IN_PRECISION(_) \
_(NVDLA_RBK,D_MISC_CFG,IN_PRECISION,INT8,0) \
_(NVDLA_RBK,D_MISC_CFG,IN_PRECISION,INT16,1) \
_(NVDLA_RBK,D_MISC_CFG,IN_PRECISION,FP16,2)
#define NVDLA_RBK_D_MISC_CFG_IN_PRECISION_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_MISC_CFG_IN_PRECISION_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_RBK_D_MISC_CFG_IN_PRECISION_FP16                  _MK_ENUM_CONST(2)


// Register NVDLA_RBK_D_DAIN_RAM_TYPE
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_RAM_TYPE(_) \
_(NVDLA_RBK,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE)
#define REG_NVDLA_RBK_D_DAIN_RAM_TYPE(_) _(NVDLA_RBK,D_DAIN_RAM_TYPE,0x10010,0x10,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE(_) _(NVDLA_RBK,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,CVIF,ENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE(_) \
_(NVDLA_RBK,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,CVIF,0) \
_(NVDLA_RBK,D_DAIN_RAM_TYPE,DATAIN_RAM_TYPE,MCIF,1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_CVIF                  _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_MCIF                  _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_DATAIN_SIZE_0
#define LIST_REG_FLD_NVDLA_RBK_D_DATAIN_SIZE_0(_) \
_(NVDLA_RBK,D_DATAIN_SIZE_0,DATAIN_WIDTH) \
_(NVDLA_RBK,D_DATAIN_SIZE_0,DATAIN_HEIGHT)
#define REG_NVDLA_RBK_D_DATAIN_SIZE_0(_) _(NVDLA_RBK,D_DATAIN_SIZE_0,0x10014,0x14,1,4,0x1fff1fff,0x0,0x1fff1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH(_) _(NVDLA_RBK,D_DATAIN_SIZE_0,DATAIN_WIDTH,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH(_)

#define REG_FLD_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT(_) _(NVDLA_RBK,D_DATAIN_SIZE_0,DATAIN_HEIGHT,13,28,16,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT(_)


// Register NVDLA_RBK_D_DATAIN_SIZE_1
#define LIST_REG_FLD_NVDLA_RBK_D_DATAIN_SIZE_1(_) \
_(NVDLA_RBK,D_DATAIN_SIZE_1,DATAIN_CHANNEL)
#define REG_NVDLA_RBK_D_DATAIN_SIZE_1(_) _(NVDLA_RBK,D_DATAIN_SIZE_1,0x10018,0x18,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL(_) _(NVDLA_RBK,D_DATAIN_SIZE_1,DATAIN_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL(_)


// Register NVDLA_RBK_D_DAIN_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_ADDR_HIGH(_) \
_(NVDLA_RBK,D_DAIN_ADDR_HIGH,DAIN_ADDR_HIGH)
#define REG_NVDLA_RBK_D_DAIN_ADDR_HIGH(_) _(NVDLA_RBK,D_DAIN_ADDR_HIGH,0x1001c,0x1c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH(_) _(NVDLA_RBK,D_DAIN_ADDR_HIGH,DAIN_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH(_)


// Register NVDLA_RBK_D_DAIN_ADDR_LOW
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_ADDR_LOW(_) \
_(NVDLA_RBK,D_DAIN_ADDR_LOW,DAIN_ADDR_LOW)
#define REG_NVDLA_RBK_D_DAIN_ADDR_LOW(_) _(NVDLA_RBK,D_DAIN_ADDR_LOW,0x10020,0x20,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW(_) _(NVDLA_RBK,D_DAIN_ADDR_LOW,DAIN_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW(_)


// Register NVDLA_RBK_D_DAIN_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_LINE_STRIDE(_) \
_(NVDLA_RBK,D_DAIN_LINE_STRIDE,DAIN_LINE_STRIDE)
#define REG_NVDLA_RBK_D_DAIN_LINE_STRIDE(_) _(NVDLA_RBK,D_DAIN_LINE_STRIDE,0x10024,0x24,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE(_) _(NVDLA_RBK,D_DAIN_LINE_STRIDE,DAIN_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE(_)


// Register NVDLA_RBK_D_DAIN_SURF_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_SURF_STRIDE(_) \
_(NVDLA_RBK,D_DAIN_SURF_STRIDE,DAIN_SURF_STRIDE)
#define REG_NVDLA_RBK_D_DAIN_SURF_STRIDE(_) _(NVDLA_RBK,D_DAIN_SURF_STRIDE,0x10028,0x28,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE(_) _(NVDLA_RBK,D_DAIN_SURF_STRIDE,DAIN_SURF_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE(_)


// Register NVDLA_RBK_D_DAIN_PLANAR_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAIN_PLANAR_STRIDE(_) \
_(NVDLA_RBK,D_DAIN_PLANAR_STRIDE,DAIN_PLANAR_STRIDE)
#define REG_NVDLA_RBK_D_DAIN_PLANAR_STRIDE(_) _(NVDLA_RBK,D_DAIN_PLANAR_STRIDE,0x1002c,0x2c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE(_) _(NVDLA_RBK,D_DAIN_PLANAR_STRIDE,DAIN_PLANAR_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE(_)


// Register NVDLA_RBK_D_DAOUT_RAM_TYPE
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_RAM_TYPE(_) \
_(NVDLA_RBK,D_DAOUT_RAM_TYPE,DATAOUT_RAM_TYPE)
#define REG_NVDLA_RBK_D_DAOUT_RAM_TYPE(_) _(NVDLA_RBK,D_DAOUT_RAM_TYPE,0x10030,0x30,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE(_) _(NVDLA_RBK,D_DAOUT_RAM_TYPE,DATAOUT_RAM_TYPE,1,0,0,3,0,0x1,0x0,0x1,CVIF,ENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE(_) \
_(NVDLA_RBK,D_DAOUT_RAM_TYPE,DATAOUT_RAM_TYPE,CVIF,0) \
_(NVDLA_RBK,D_DAOUT_RAM_TYPE,DATAOUT_RAM_TYPE,MCIF,1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_CVIF                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_MCIF                        _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_DATAOUT_SIZE_1
#define LIST_REG_FLD_NVDLA_RBK_D_DATAOUT_SIZE_1(_) \
_(NVDLA_RBK,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL)
#define REG_NVDLA_RBK_D_DATAOUT_SIZE_1(_) _(NVDLA_RBK,D_DATAOUT_SIZE_1,0x10034,0x34,1,4,0x1fff,0x0,0x1fff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_) _(NVDLA_RBK,D_DATAOUT_SIZE_1,DATAOUT_CHANNEL,13,12,0,3,0,0x1fff,0x0,0x1fff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL(_)


// Register NVDLA_RBK_D_DAOUT_ADDR_HIGH
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_ADDR_HIGH(_) \
_(NVDLA_RBK,D_DAOUT_ADDR_HIGH,DAOUT_ADDR_HIGH)
#define REG_NVDLA_RBK_D_DAOUT_ADDR_HIGH(_) _(NVDLA_RBK,D_DAOUT_ADDR_HIGH,0x10038,0x38,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH(_) _(NVDLA_RBK,D_DAOUT_ADDR_HIGH,DAOUT_ADDR_HIGH,32,31,0,3,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH(_)


// Register NVDLA_RBK_D_DAOUT_ADDR_LOW
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_ADDR_LOW(_) \
_(NVDLA_RBK,D_DAOUT_ADDR_LOW,DAOUT_ADDR_LOW)
#define REG_NVDLA_RBK_D_DAOUT_ADDR_LOW(_) _(NVDLA_RBK,D_DAOUT_ADDR_LOW,0x1003c,0x3c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW(_) _(NVDLA_RBK,D_DAOUT_ADDR_LOW,DAOUT_ADDR_LOW,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW(_)


// Register NVDLA_RBK_D_DAOUT_LINE_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_LINE_STRIDE(_) \
_(NVDLA_RBK,D_DAOUT_LINE_STRIDE,DAOUT_LINE_STRIDE)
#define REG_NVDLA_RBK_D_DAOUT_LINE_STRIDE(_) _(NVDLA_RBK,D_DAOUT_LINE_STRIDE,0x10040,0x40,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE(_) _(NVDLA_RBK,D_DAOUT_LINE_STRIDE,DAOUT_LINE_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE(_)


// Register NVDLA_RBK_D_CONTRACT_STRIDE_0
#define LIST_REG_FLD_NVDLA_RBK_D_CONTRACT_STRIDE_0(_) \
_(NVDLA_RBK,D_CONTRACT_STRIDE_0,CONTRACT_STRIDE_0)
#define REG_NVDLA_RBK_D_CONTRACT_STRIDE_0(_) _(NVDLA_RBK,D_CONTRACT_STRIDE_0,0x10044,0x44,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0(_) _(NVDLA_RBK,D_CONTRACT_STRIDE_0,CONTRACT_STRIDE_0,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0(_)


// Register NVDLA_RBK_D_CONTRACT_STRIDE_1
#define LIST_REG_FLD_NVDLA_RBK_D_CONTRACT_STRIDE_1(_) \
_(NVDLA_RBK,D_CONTRACT_STRIDE_1,CONTRACT_STRIDE_1)
#define REG_NVDLA_RBK_D_CONTRACT_STRIDE_1(_) _(NVDLA_RBK,D_CONTRACT_STRIDE_1,0x10048,0x48,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1(_) _(NVDLA_RBK,D_CONTRACT_STRIDE_1,CONTRACT_STRIDE_1,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1(_)


// Register NVDLA_RBK_D_DAOUT_SURF_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_SURF_STRIDE(_) \
_(NVDLA_RBK,D_DAOUT_SURF_STRIDE,DAOUT_SURF_STRIDE)
#define REG_NVDLA_RBK_D_DAOUT_SURF_STRIDE(_) _(NVDLA_RBK,D_DAOUT_SURF_STRIDE,0x1004c,0x4c,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE(_) _(NVDLA_RBK,D_DAOUT_SURF_STRIDE,DAOUT_SURF_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE(_)


// Register NVDLA_RBK_D_DAOUT_PLANAR_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE(_) \
_(NVDLA_RBK,D_DAOUT_PLANAR_STRIDE,DAOUT_PLANAR_STRIDE)
#define REG_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE(_) _(NVDLA_RBK,D_DAOUT_PLANAR_STRIDE,0x10050,0x50,1,4,0xffffffe0,0x0,0xffffffe0,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE(_) _(NVDLA_RBK,D_DAOUT_PLANAR_STRIDE,DAOUT_PLANAR_STRIDE,27,31,5,3,0,0x7ffffff,0x0,0x7ffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE(_)


// Register NVDLA_RBK_D_DECONV_STRIDE
#define LIST_REG_FLD_NVDLA_RBK_D_DECONV_STRIDE(_) \
_(NVDLA_RBK,D_DECONV_STRIDE,DECONV_X_STRIDE) \
_(NVDLA_RBK,D_DECONV_STRIDE,DECONV_Y_STRIDE)
#define REG_NVDLA_RBK_D_DECONV_STRIDE(_) _(NVDLA_RBK,D_DECONV_STRIDE,0x10054,0x54,1,4,0x1f001f,0x0,0x1f001f,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE(_) _(NVDLA_RBK,D_DECONV_STRIDE,DECONV_X_STRIDE,5,4,0,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE(_)

#define REG_FLD_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE(_) _(NVDLA_RBK,D_DECONV_STRIDE,DECONV_Y_STRIDE,5,20,16,3,0,0x1f,0x0,0x1f,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE(_)


// Register NVDLA_RBK_D_PERF_ENABLE
#define LIST_REG_FLD_NVDLA_RBK_D_PERF_ENABLE(_) \
_(NVDLA_RBK,D_PERF_ENABLE,PERF_EN)
#define REG_NVDLA_RBK_D_PERF_ENABLE(_) _(NVDLA_RBK,D_PERF_ENABLE,0x10058,0x58,1,4,0x1,0x0,0x1,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_PERF_ENABLE_PERF_EN(_) _(NVDLA_RBK,D_PERF_ENABLE,PERF_EN,1,0,0,3,0,0x1,0x0,0x1,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_PERF_ENABLE_PERF_EN(_)


// Register NVDLA_RBK_D_PERF_READ_STALL
#define LIST_REG_FLD_NVDLA_RBK_D_PERF_READ_STALL(_) \
_(NVDLA_RBK,D_PERF_READ_STALL,RD_STALL_CNT)
#define REG_NVDLA_RBK_D_PERF_READ_STALL(_) _(NVDLA_RBK,D_PERF_READ_STALL,0x1005c,0x5c,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT(_) _(NVDLA_RBK,D_PERF_READ_STALL,RD_STALL_CNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT(_)


// Register NVDLA_RBK_D_PERF_WRITE_STALL
#define LIST_REG_FLD_NVDLA_RBK_D_PERF_WRITE_STALL(_) \
_(NVDLA_RBK,D_PERF_WRITE_STALL,WR_STALL_CNT)
#define REG_NVDLA_RBK_D_PERF_WRITE_STALL(_) _(NVDLA_RBK,D_PERF_WRITE_STALL,0x10060,0x60,1,4,0xffffffff,0x0,0xffffffff,0x0,0x0,NOARY,FLD)
#define REG_FLD_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT(_) _(NVDLA_RBK,D_PERF_WRITE_STALL,WR_STALL_CNT,32,31,0,1,0,0xffffffff,0x0,0xffffffff,NOINITENM,NOENM)
#define LIST_REG_ENM_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT(_)


//
// ARNVDLA ADDRESS SPACES
//

#define LIST_ARNVDLA_ADDRESS_SPACES(_) \
_(NVDLA_GLB,0x00000000) \
_(NVDLA_GEC,0x00001000) \
_(NVDLA_MCIF,0x00002000) \
_(NVDLA_CVIF,0x00003000) \
_(NVDLA_BDMA,0x00004000) \
_(NVDLA_CDMA,0x00005000) \
_(NVDLA_CSC,0x00006000) \
_(NVDLA_CMAC_A,0x00007000) \
_(NVDLA_CMAC_B,0x00008000) \
_(NVDLA_CACC,0x00009000) \
_(NVDLA_SDP_RDMA,0x0000a000) \
_(NVDLA_SDP,0x0000b000) \
_(NVDLA_PDP_RDMA,0x0000c000) \
_(NVDLA_PDP,0x0000d000) \
_(NVDLA_CDP_RDMA,0x0000e000) \
_(NVDLA_CDP,0x0000f000) \
_(NVDLA_RBK,0x00010000)
#define BASE_ADDRESS_NVDLA_GLB  0x00000000
#define BASE_ADDRESS_NVDLA_GEC  0x00001000
#define BASE_ADDRESS_NVDLA_MCIF 0x00002000
#define BASE_ADDRESS_NVDLA_CVIF 0x00003000
#define BASE_ADDRESS_NVDLA_BDMA 0x00004000
#define BASE_ADDRESS_NVDLA_CDMA 0x00005000
#define BASE_ADDRESS_NVDLA_CSC  0x00006000
#define BASE_ADDRESS_NVDLA_CMAC_A       0x00007000
#define BASE_ADDRESS_NVDLA_CMAC_B       0x00008000
#define BASE_ADDRESS_NVDLA_CACC 0x00009000
#define BASE_ADDRESS_NVDLA_SDP_RDMA     0x0000a000
#define BASE_ADDRESS_NVDLA_SDP  0x0000b000
#define BASE_ADDRESS_NVDLA_PDP_RDMA     0x0000c000
#define BASE_ADDRESS_NVDLA_PDP  0x0000d000
#define BASE_ADDRESS_NVDLA_CDP_RDMA     0x0000e000
#define BASE_ADDRESS_NVDLA_CDP  0x0000f000
#define BASE_ADDRESS_NVDLA_RBK  0x00010000

//
// NVDLA_GLB REGISTERS
//

#define LIST_NVDLA_GLB_REGS(_) \
_(NVDLA_GLB,S_NVDLA_HW_VERSION,REG) \
_(NVDLA_GLB,S_INTR_MASK,REG) \
_(NVDLA_GLB,S_INTR_SET,REG) \
_(NVDLA_GLB,S_INTR_STATUS,REG)

//
// NVDLA_GEC REGISTERS
//

#define LIST_NVDLA_GEC_REGS(_) \
_(NVDLA_GEC,FEATURE,REG) \
_(NVDLA_GEC,SWRESET,REG) \
_(NVDLA_GEC,MISSIONERR_TYPE,REG) \
_(NVDLA_GEC,CURRENT_COUNTER_VALUE,REG) \
_(NVDLA_GEC,MISSIONERR_INDEX,REG) \
_(NVDLA_GEC,CORRECTABLE_THRESHOLD,REG) \
_(NVDLA_GEC,MISSIONERR_INJECT_UNLOCK,REG) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE0_MISSIONERR_INJECT,REG) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE0_LATENTERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE0_COUNTER_RELOAD,REG) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_INJECT,REG) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE1_LATENTERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE1_COUNTER_RELOAD,REG) \
_(NVDLA_GEC,ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS,REG) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE2_MISSIONERR_INJECT,REG) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_ENABLE,REG) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_FORCE,REG) \
_(NVDLA_GEC,ERRSLICE2_LATENTERR_STATUS,REG) \
_(NVDLA_GEC,ERRSLICE2_COUNTER_RELOAD,REG)

//
// NVDLA_MCIF REGISTERS
//

#define LIST_NVDLA_MCIF_REGS(_) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_0,REG) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_1,REG) \
_(NVDLA_MCIF,CFG_RD_WEIGHT_2,REG) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_0,REG) \
_(NVDLA_MCIF,CFG_WR_WEIGHT_1,REG) \
_(NVDLA_MCIF,CFG_OUTSTANDING_CNT,REG) \
_(NVDLA_MCIF,STATUS,REG)

//
// NVDLA_CVIF REGISTERS
//

#define LIST_NVDLA_CVIF_REGS(_) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_0,REG) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_1,REG) \
_(NVDLA_CVIF,CFG_RD_WEIGHT_2,REG) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_0,REG) \
_(NVDLA_CVIF,CFG_WR_WEIGHT_1,REG) \
_(NVDLA_CVIF,CFG_OUTSTANDING_CNT,REG) \
_(NVDLA_CVIF,STATUS,REG)

//
// NVDLA_BDMA REGISTERS
//

#define LIST_NVDLA_BDMA_REGS(_) \
_(NVDLA_BDMA,CFG_SRC_ADDR_LOW,REG) \
_(NVDLA_BDMA,CFG_SRC_ADDR_HIGH,REG) \
_(NVDLA_BDMA,CFG_DST_ADDR_LOW,REG) \
_(NVDLA_BDMA,CFG_DST_ADDR_HIGH,REG) \
_(NVDLA_BDMA,CFG_LINE,REG) \
_(NVDLA_BDMA,CFG_CMD,REG) \
_(NVDLA_BDMA,CFG_LINE_REPEAT,REG) \
_(NVDLA_BDMA,CFG_SRC_LINE,REG) \
_(NVDLA_BDMA,CFG_DST_LINE,REG) \
_(NVDLA_BDMA,CFG_SURF_REPEAT,REG) \
_(NVDLA_BDMA,CFG_SRC_SURF,REG) \
_(NVDLA_BDMA,CFG_DST_SURF,REG) \
_(NVDLA_BDMA,CFG_OP,REG) \
_(NVDLA_BDMA,CFG_LAUNCH0,REG) \
_(NVDLA_BDMA,CFG_LAUNCH1,REG) \
_(NVDLA_BDMA,CFG_STATUS,REG) \
_(NVDLA_BDMA,STATUS,REG) \
_(NVDLA_BDMA,STATUS_GRP0_READ_STALL,REG) \
_(NVDLA_BDMA,STATUS_GRP0_WRITE_STALL,REG) \
_(NVDLA_BDMA,STATUS_GRP1_READ_STALL,REG) \
_(NVDLA_BDMA,STATUS_GRP1_WRITE_STALL,REG)

//
// NVDLA_CDMA REGISTERS
//

#define LIST_NVDLA_CDMA_REGS(_) \
_(NVDLA_CDMA,S_STATUS,REG) \
_(NVDLA_CDMA,S_POINTER,REG) \
_(NVDLA_CDMA,S_ARBITER,REG) \
_(NVDLA_CDMA,S_CBUF_FLUSH_STATUS,REG) \
_(NVDLA_CDMA,D_OP_ENABLE,REG) \
_(NVDLA_CDMA,D_MISC_CFG,REG) \
_(NVDLA_CDMA,D_DATAIN_FORMAT,REG) \
_(NVDLA_CDMA,D_DATAIN_SIZE_0,REG) \
_(NVDLA_CDMA,D_DATAIN_SIZE_1,REG) \
_(NVDLA_CDMA,D_DATAIN_SIZE_EXT_0,REG) \
_(NVDLA_CDMA,D_PIXEL_OFFSET,REG) \
_(NVDLA_CDMA,D_DAIN_RAM_TYPE,REG) \
_(NVDLA_CDMA,D_DAIN_ADDR_HIGH_0,REG) \
_(NVDLA_CDMA,D_DAIN_ADDR_LOW_0,REG) \
_(NVDLA_CDMA,D_DAIN_ADDR_HIGH_1,REG) \
_(NVDLA_CDMA,D_DAIN_ADDR_LOW_1,REG) \
_(NVDLA_CDMA,D_LINE_STRIDE,REG) \
_(NVDLA_CDMA,D_LINE_UV_STRIDE,REG) \
_(NVDLA_CDMA,D_SURF_STRIDE,REG) \
_(NVDLA_CDMA,D_DAIN_MAP,REG) \
_(NVDLA_CDMA,D_RESERVED_X_CFG,REG) \
_(NVDLA_CDMA,D_RESERVED_Y_CFG,REG) \
_(NVDLA_CDMA,D_BATCH_NUMBER,REG) \
_(NVDLA_CDMA,D_BATCH_STRIDE,REG) \
_(NVDLA_CDMA,D_ENTRY_PER_SLICE,REG) \
_(NVDLA_CDMA,D_FETCH_GRAIN,REG) \
_(NVDLA_CDMA,D_WEIGHT_FORMAT,REG) \
_(NVDLA_CDMA,D_WEIGHT_SIZE_0,REG) \
_(NVDLA_CDMA,D_WEIGHT_SIZE_1,REG) \
_(NVDLA_CDMA,D_WEIGHT_RAM_TYPE,REG) \
_(NVDLA_CDMA,D_WEIGHT_ADDR_HIGH,REG) \
_(NVDLA_CDMA,D_WEIGHT_ADDR_LOW,REG) \
_(NVDLA_CDMA,D_WEIGHT_BYTES,REG) \
_(NVDLA_CDMA,D_WGS_ADDR_HIGH,REG) \
_(NVDLA_CDMA,D_WGS_ADDR_LOW,REG) \
_(NVDLA_CDMA,D_WMB_ADDR_HIGH,REG) \
_(NVDLA_CDMA,D_WMB_ADDR_LOW,REG) \
_(NVDLA_CDMA,D_WMB_BYTES,REG) \
_(NVDLA_CDMA,D_MEAN_FORMAT,REG) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_0,REG) \
_(NVDLA_CDMA,D_MEAN_GLOBAL_1,REG) \
_(NVDLA_CDMA,D_CVT_CFG,REG) \
_(NVDLA_CDMA,D_CVT_OFFSET,REG) \
_(NVDLA_CDMA,D_CVT_SCALE,REG) \
_(NVDLA_CDMA,D_CONV_STRIDE,REG) \
_(NVDLA_CDMA,D_ZERO_PADDING,REG) \
_(NVDLA_CDMA,D_ZERO_PADDING_VALUE,REG) \
_(NVDLA_CDMA,D_BANK,REG) \
_(NVDLA_CDMA,D_NAN_FLUSH_TO_ZERO,REG) \
_(NVDLA_CDMA,D_NAN_INPUT_DATA_NUM,REG) \
_(NVDLA_CDMA,D_NAN_INPUT_WEIGHT_NUM,REG) \
_(NVDLA_CDMA,D_INF_INPUT_DATA_NUM,REG) \
_(NVDLA_CDMA,D_INF_INPUT_WEIGHT_NUM,REG) \
_(NVDLA_CDMA,D_PERF_ENABLE,REG) \
_(NVDLA_CDMA,D_PERF_DAT_READ_STALL,REG) \
_(NVDLA_CDMA,D_PERF_WT_READ_STALL,REG) \
_(NVDLA_CDMA,D_PERF_DAT_READ_LATENCY,REG) \
_(NVDLA_CDMA,D_PERF_WT_READ_LATENCY,REG) \
_(NVDLA_CDMA,D_CYA,REG)

//
// NVDLA_CSC REGISTERS
//

#define LIST_NVDLA_CSC_REGS(_) \
_(NVDLA_CSC,S_STATUS,REG) \
_(NVDLA_CSC,S_POINTER,REG) \
_(NVDLA_CSC,D_OP_ENABLE,REG) \
_(NVDLA_CSC,D_MISC_CFG,REG) \
_(NVDLA_CSC,D_DATAIN_FORMAT,REG) \
_(NVDLA_CSC,D_DATAIN_SIZE_EXT_0,REG) \
_(NVDLA_CSC,D_DATAIN_SIZE_EXT_1,REG) \
_(NVDLA_CSC,D_BATCH_NUMBER,REG) \
_(NVDLA_CSC,D_POST_Y_EXTENSION,REG) \
_(NVDLA_CSC,D_ENTRY_PER_SLICE,REG) \
_(NVDLA_CSC,D_WEIGHT_FORMAT,REG) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_0,REG) \
_(NVDLA_CSC,D_WEIGHT_SIZE_EXT_1,REG) \
_(NVDLA_CSC,D_WEIGHT_BYTES,REG) \
_(NVDLA_CSC,D_WMB_BYTES,REG) \
_(NVDLA_CSC,D_DATAOUT_SIZE_0,REG) \
_(NVDLA_CSC,D_DATAOUT_SIZE_1,REG) \
_(NVDLA_CSC,D_ATOMICS,REG) \
_(NVDLA_CSC,D_RELEASE,REG) \
_(NVDLA_CSC,D_CONV_STRIDE_EXT,REG) \
_(NVDLA_CSC,D_DILATION_EXT,REG) \
_(NVDLA_CSC,D_ZERO_PADDING,REG) \
_(NVDLA_CSC,D_ZERO_PADDING_VALUE,REG) \
_(NVDLA_CSC,D_BANK,REG) \
_(NVDLA_CSC,D_PRA_CFG,REG) \
_(NVDLA_CSC,D_CYA,REG)

//
// NVDLA_CMAC_A REGISTERS
//

#define LIST_NVDLA_CMAC_A_REGS(_) \
_(NVDLA_CMAC_A,S_STATUS,REG) \
_(NVDLA_CMAC_A,S_POINTER,REG) \
_(NVDLA_CMAC_A,D_OP_ENABLE,REG) \
_(NVDLA_CMAC_A,D_MISC_CFG,REG)

//
// NVDLA_CMAC_B REGISTERS
//

#define LIST_NVDLA_CMAC_B_REGS(_) \
_(NVDLA_CMAC_B,S_STATUS,REG) \
_(NVDLA_CMAC_B,S_POINTER,REG) \
_(NVDLA_CMAC_B,D_OP_ENABLE,REG) \
_(NVDLA_CMAC_B,D_MISC_CFG,REG)

//
// NVDLA_CACC REGISTERS
//

#define LIST_NVDLA_CACC_REGS(_) \
_(NVDLA_CACC,S_STATUS,REG) \
_(NVDLA_CACC,S_POINTER,REG) \
_(NVDLA_CACC,D_OP_ENABLE,REG) \
_(NVDLA_CACC,D_MISC_CFG,REG) \
_(NVDLA_CACC,D_DATAOUT_SIZE_0,REG) \
_(NVDLA_CACC,D_DATAOUT_SIZE_1,REG) \
_(NVDLA_CACC,D_DATAOUT_ADDR,REG) \
_(NVDLA_CACC,D_BATCH_NUMBER,REG) \
_(NVDLA_CACC,D_LINE_STRIDE,REG) \
_(NVDLA_CACC,D_SURF_STRIDE,REG) \
_(NVDLA_CACC,D_DATAOUT_MAP,REG) \
_(NVDLA_CACC,D_CLIP_CFG,REG) \
_(NVDLA_CACC,D_OUT_SATURATION,REG) \
_(NVDLA_CACC,D_CYA,REG)

//
// NVDLA_SDP_RDMA REGISTERS
//

#define LIST_NVDLA_SDP_RDMA_REGS(_) \
_(NVDLA_SDP_RDMA,S_STATUS,REG) \
_(NVDLA_SDP_RDMA,S_POINTER,REG) \
_(NVDLA_SDP_RDMA,D_OP_ENABLE,REG) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_WIDTH,REG) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_HEIGHT,REG) \
_(NVDLA_SDP_RDMA,D_DATA_CUBE_CHANNEL,REG) \
_(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_LOW,REG) \
_(NVDLA_SDP_RDMA,D_SRC_BASE_ADDR_HIGH,REG) \
_(NVDLA_SDP_RDMA,D_SRC_LINE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_SRC_SURFACE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_BRDMA_CFG,REG) \
_(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_LOW,REG) \
_(NVDLA_SDP_RDMA,D_BS_BASE_ADDR_HIGH,REG) \
_(NVDLA_SDP_RDMA,D_BS_LINE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_BS_SURFACE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_BS_BATCH_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_NRDMA_CFG,REG) \
_(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_LOW,REG) \
_(NVDLA_SDP_RDMA,D_BN_BASE_ADDR_HIGH,REG) \
_(NVDLA_SDP_RDMA,D_BN_LINE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_BN_SURFACE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_BN_BATCH_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_ERDMA_CFG,REG) \
_(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_LOW,REG) \
_(NVDLA_SDP_RDMA,D_EW_BASE_ADDR_HIGH,REG) \
_(NVDLA_SDP_RDMA,D_EW_LINE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_EW_SURFACE_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_EW_BATCH_STRIDE,REG) \
_(NVDLA_SDP_RDMA,D_FEATURE_MODE_CFG,REG) \
_(NVDLA_SDP_RDMA,D_SRC_DMA_CFG,REG) \
_(NVDLA_SDP_RDMA,D_STATUS_NAN_INPUT_NUM,REG) \
_(NVDLA_SDP_RDMA,D_STATUS_INF_INPUT_NUM,REG) \
_(NVDLA_SDP_RDMA,D_PERF_ENABLE,REG) \
_(NVDLA_SDP_RDMA,D_PERF_MRDMA_READ_STALL,REG) \
_(NVDLA_SDP_RDMA,D_PERF_BRDMA_READ_STALL,REG) \
_(NVDLA_SDP_RDMA,D_PERF_NRDMA_READ_STALL,REG) \
_(NVDLA_SDP_RDMA,D_PERF_ERDMA_READ_STALL,REG)

//
// NVDLA_SDP REGISTERS
//

#define LIST_NVDLA_SDP_REGS(_) \
_(NVDLA_SDP,S_STATUS,REG) \
_(NVDLA_SDP,S_POINTER,REG) \
_(NVDLA_SDP,S_LUT_ACCESS_CFG,REG) \
_(NVDLA_SDP,S_LUT_ACCESS_DATA,REG) \
_(NVDLA_SDP,S_LUT_CFG,REG) \
_(NVDLA_SDP,S_LUT_INFO,REG) \
_(NVDLA_SDP,S_LUT_LE_START,REG) \
_(NVDLA_SDP,S_LUT_LE_END,REG) \
_(NVDLA_SDP,S_LUT_LO_START,REG) \
_(NVDLA_SDP,S_LUT_LO_END,REG) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SCALE,REG) \
_(NVDLA_SDP,S_LUT_LE_SLOPE_SHIFT,REG) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SCALE,REG) \
_(NVDLA_SDP,S_LUT_LO_SLOPE_SHIFT,REG) \
_(NVDLA_SDP,D_OP_ENABLE,REG) \
_(NVDLA_SDP,D_DATA_CUBE_WIDTH,REG) \
_(NVDLA_SDP,D_DATA_CUBE_HEIGHT,REG) \
_(NVDLA_SDP,D_DATA_CUBE_CHANNEL,REG) \
_(NVDLA_SDP,D_DST_BASE_ADDR_LOW,REG) \
_(NVDLA_SDP,D_DST_BASE_ADDR_HIGH,REG) \
_(NVDLA_SDP,D_DST_LINE_STRIDE,REG) \
_(NVDLA_SDP,D_DST_SURFACE_STRIDE,REG) \
_(NVDLA_SDP,D_DP_BS_CFG,REG) \
_(NVDLA_SDP,D_DP_BS_ALU_CFG,REG) \
_(NVDLA_SDP,D_DP_BS_ALU_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_BS_MUL_CFG,REG) \
_(NVDLA_SDP,D_DP_BS_MUL_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_BN_CFG,REG) \
_(NVDLA_SDP,D_DP_BN_ALU_CFG,REG) \
_(NVDLA_SDP,D_DP_BN_ALU_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_BN_MUL_CFG,REG) \
_(NVDLA_SDP,D_DP_BN_MUL_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_CFG,REG) \
_(NVDLA_SDP,D_DP_EW_ALU_CFG,REG) \
_(NVDLA_SDP,D_DP_EW_ALU_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_OFFSET_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_SCALE_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_ALU_CVT_TRUNCATE_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_MUL_CFG,REG) \
_(NVDLA_SDP,D_DP_EW_MUL_SRC_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_OFFSET_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_SCALE_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_MUL_CVT_TRUNCATE_VALUE,REG) \
_(NVDLA_SDP,D_DP_EW_TRUNCATE_VALUE,REG) \
_(NVDLA_SDP,D_FEATURE_MODE_CFG,REG) \
_(NVDLA_SDP,D_DST_DMA_CFG,REG) \
_(NVDLA_SDP,D_DST_BATCH_STRIDE,REG) \
_(NVDLA_SDP,D_DATA_FORMAT,REG) \
_(NVDLA_SDP,D_CVT_OFFSET,REG) \
_(NVDLA_SDP,D_CVT_SCALE,REG) \
_(NVDLA_SDP,D_CVT_SHIFT,REG) \
_(NVDLA_SDP,D_STATUS,REG) \
_(NVDLA_SDP,D_STATUS_NAN_INPUT_NUM,REG) \
_(NVDLA_SDP,D_STATUS_INF_INPUT_NUM,REG) \
_(NVDLA_SDP,D_STATUS_NAN_OUTPUT_NUM,REG) \
_(NVDLA_SDP,D_PERF_ENABLE,REG) \
_(NVDLA_SDP,D_PERF_WDMA_WRITE_STALL,REG) \
_(NVDLA_SDP,D_PERF_LUT_UFLOW,REG) \
_(NVDLA_SDP,D_PERF_LUT_OFLOW,REG) \
_(NVDLA_SDP,D_PERF_OUT_SATURATION,REG) \
_(NVDLA_SDP,D_PERF_LUT_HYBRID,REG) \
_(NVDLA_SDP,D_PERF_LUT_LE_HIT,REG) \
_(NVDLA_SDP,D_PERF_LUT_LO_HIT,REG)

//
// NVDLA_PDP_RDMA REGISTERS
//

#define LIST_NVDLA_PDP_RDMA_REGS(_) \
_(NVDLA_PDP_RDMA,S_STATUS,REG) \
_(NVDLA_PDP_RDMA,S_POINTER,REG) \
_(NVDLA_PDP_RDMA,D_OP_ENABLE,REG) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_WIDTH,REG) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_HEIGHT,REG) \
_(NVDLA_PDP_RDMA,D_DATA_CUBE_IN_CHANNEL,REG) \
_(NVDLA_PDP_RDMA,D_FLYING_MODE,REG) \
_(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_LOW,REG) \
_(NVDLA_PDP_RDMA,D_SRC_BASE_ADDR_HIGH,REG) \
_(NVDLA_PDP_RDMA,D_SRC_LINE_STRIDE,REG) \
_(NVDLA_PDP_RDMA,D_SRC_SURFACE_STRIDE,REG) \
_(NVDLA_PDP_RDMA,D_SRC_RAM_CFG,REG) \
_(NVDLA_PDP_RDMA,D_DATA_FORMAT,REG) \
_(NVDLA_PDP_RDMA,D_OPERATION_MODE_CFG,REG) \
_(NVDLA_PDP_RDMA,D_POOLING_KERNEL_CFG,REG) \
_(NVDLA_PDP_RDMA,D_POOLING_PADDING_CFG,REG) \
_(NVDLA_PDP_RDMA,D_PARTIAL_WIDTH_IN,REG) \
_(NVDLA_PDP_RDMA,D_PERF_ENABLE,REG) \
_(NVDLA_PDP_RDMA,D_PERF_READ_STALL,REG) \
_(NVDLA_PDP_RDMA,D_CYA,REG)

//
// NVDLA_PDP REGISTERS
//

#define LIST_NVDLA_PDP_REGS(_) \
_(NVDLA_PDP,S_STATUS,REG) \
_(NVDLA_PDP,S_POINTER,REG) \
_(NVDLA_PDP,D_OP_ENABLE,REG) \
_(NVDLA_PDP,D_DATA_CUBE_IN_WIDTH,REG) \
_(NVDLA_PDP,D_DATA_CUBE_IN_HEIGHT,REG) \
_(NVDLA_PDP,D_DATA_CUBE_IN_CHANNEL,REG) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_WIDTH,REG) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_HEIGHT,REG) \
_(NVDLA_PDP,D_DATA_CUBE_OUT_CHANNEL,REG) \
_(NVDLA_PDP,D_OPERATION_MODE_CFG,REG) \
_(NVDLA_PDP,D_NAN_FLUSH_TO_ZERO,REG) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_IN,REG) \
_(NVDLA_PDP,D_PARTIAL_WIDTH_OUT,REG) \
_(NVDLA_PDP,D_POOLING_KERNEL_CFG,REG) \
_(NVDLA_PDP,D_RECIP_KERNEL_WIDTH,REG) \
_(NVDLA_PDP,D_RECIP_KERNEL_HEIGHT,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_1_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_2_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_3_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_4_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_5_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_6_CFG,REG) \
_(NVDLA_PDP,D_POOLING_PADDING_VALUE_7_CFG,REG) \
_(NVDLA_PDP,D_SRC_BASE_ADDR_LOW,REG) \
_(NVDLA_PDP,D_SRC_BASE_ADDR_HIGH,REG) \
_(NVDLA_PDP,D_SRC_LINE_STRIDE,REG) \
_(NVDLA_PDP,D_SRC_SURFACE_STRIDE,REG) \
_(NVDLA_PDP,D_DST_BASE_ADDR_LOW,REG) \
_(NVDLA_PDP,D_DST_BASE_ADDR_HIGH,REG) \
_(NVDLA_PDP,D_DST_LINE_STRIDE,REG) \
_(NVDLA_PDP,D_DST_SURFACE_STRIDE,REG) \
_(NVDLA_PDP,D_DST_RAM_CFG,REG) \
_(NVDLA_PDP,D_DATA_FORMAT,REG) \
_(NVDLA_PDP,D_INF_INPUT_NUM,REG) \
_(NVDLA_PDP,D_NAN_INPUT_NUM,REG) \
_(NVDLA_PDP,D_NAN_OUTPUT_NUM,REG) \
_(NVDLA_PDP,D_PERF_ENABLE,REG) \
_(NVDLA_PDP,D_PERF_WRITE_STALL,REG) \
_(NVDLA_PDP,D_CYA,REG)

//
// NVDLA_CDP_RDMA REGISTERS
//

#define LIST_NVDLA_CDP_RDMA_REGS(_) \
_(NVDLA_CDP_RDMA,S_STATUS,REG) \
_(NVDLA_CDP_RDMA,S_POINTER,REG) \
_(NVDLA_CDP_RDMA,D_OP_ENABLE,REG) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_WIDTH,REG) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_HEIGHT,REG) \
_(NVDLA_CDP_RDMA,D_DATA_CUBE_CHANNEL,REG) \
_(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_LOW,REG) \
_(NVDLA_CDP_RDMA,D_SRC_BASE_ADDR_HIGH,REG) \
_(NVDLA_CDP_RDMA,D_SRC_LINE_STRIDE,REG) \
_(NVDLA_CDP_RDMA,D_SRC_SURFACE_STRIDE,REG) \
_(NVDLA_CDP_RDMA,D_SRC_DMA_CFG,REG) \
_(NVDLA_CDP_RDMA,D_SRC_COMPRESSION_EN,REG) \
_(NVDLA_CDP_RDMA,D_OPERATION_MODE,REG) \
_(NVDLA_CDP_RDMA,D_DATA_FORMAT,REG) \
_(NVDLA_CDP_RDMA,D_PERF_ENABLE,REG) \
_(NVDLA_CDP_RDMA,D_PERF_READ_STALL,REG) \
_(NVDLA_CDP_RDMA,D_CYA,REG)

//
// NVDLA_CDP REGISTERS
//

#define LIST_NVDLA_CDP_REGS(_) \
_(NVDLA_CDP,S_STATUS,REG) \
_(NVDLA_CDP,S_POINTER,REG) \
_(NVDLA_CDP,S_LUT_ACCESS_CFG,REG) \
_(NVDLA_CDP,S_LUT_ACCESS_DATA,REG) \
_(NVDLA_CDP,S_LUT_CFG,REG) \
_(NVDLA_CDP,S_LUT_INFO,REG) \
_(NVDLA_CDP,S_LUT_LE_START_LOW,REG) \
_(NVDLA_CDP,S_LUT_LE_START_HIGH,REG) \
_(NVDLA_CDP,S_LUT_LE_END_LOW,REG) \
_(NVDLA_CDP,S_LUT_LE_END_HIGH,REG) \
_(NVDLA_CDP,S_LUT_LO_START_LOW,REG) \
_(NVDLA_CDP,S_LUT_LO_START_HIGH,REG) \
_(NVDLA_CDP,S_LUT_LO_END_LOW,REG) \
_(NVDLA_CDP,S_LUT_LO_END_HIGH,REG) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SCALE,REG) \
_(NVDLA_CDP,S_LUT_LE_SLOPE_SHIFT,REG) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SCALE,REG) \
_(NVDLA_CDP,S_LUT_LO_SLOPE_SHIFT,REG) \
_(NVDLA_CDP,D_OP_ENABLE,REG) \
_(NVDLA_CDP,D_FUNC_BYPASS,REG) \
_(NVDLA_CDP,D_DST_BASE_ADDR_LOW,REG) \
_(NVDLA_CDP,D_DST_BASE_ADDR_HIGH,REG) \
_(NVDLA_CDP,D_DST_LINE_STRIDE,REG) \
_(NVDLA_CDP,D_DST_SURFACE_STRIDE,REG) \
_(NVDLA_CDP,D_DST_DMA_CFG,REG) \
_(NVDLA_CDP,D_DST_COMPRESSION_EN,REG) \
_(NVDLA_CDP,D_DATA_FORMAT,REG) \
_(NVDLA_CDP,D_NAN_FLUSH_TO_ZERO,REG) \
_(NVDLA_CDP,D_LRN_CFG,REG) \
_(NVDLA_CDP,D_DATIN_OFFSET,REG) \
_(NVDLA_CDP,D_DATIN_SCALE,REG) \
_(NVDLA_CDP,D_DATIN_SHIFTER,REG) \
_(NVDLA_CDP,D_DATOUT_OFFSET,REG) \
_(NVDLA_CDP,D_DATOUT_SCALE,REG) \
_(NVDLA_CDP,D_DATOUT_SHIFTER,REG) \
_(NVDLA_CDP,D_NAN_INPUT_NUM,REG) \
_(NVDLA_CDP,D_INF_INPUT_NUM,REG) \
_(NVDLA_CDP,D_NAN_OUTPUT_NUM,REG) \
_(NVDLA_CDP,D_OUT_SATURATION,REG) \
_(NVDLA_CDP,D_PERF_ENABLE,REG) \
_(NVDLA_CDP,D_PERF_WRITE_STALL,REG) \
_(NVDLA_CDP,D_PERF_LUT_UFLOW,REG) \
_(NVDLA_CDP,D_PERF_LUT_OFLOW,REG) \
_(NVDLA_CDP,D_PERF_LUT_HYBRID,REG) \
_(NVDLA_CDP,D_PERF_LUT_LE_HIT,REG) \
_(NVDLA_CDP,D_PERF_LUT_LO_HIT,REG) \
_(NVDLA_CDP,D_CYA,REG)

//
// NVDLA_RBK REGISTERS
//

#define LIST_NVDLA_RBK_REGS(_) \
_(NVDLA_RBK,S_STATUS,REG) \
_(NVDLA_RBK,S_POINTER,REG) \
_(NVDLA_RBK,D_OP_ENABLE,REG) \
_(NVDLA_RBK,D_MISC_CFG,REG) \
_(NVDLA_RBK,D_DAIN_RAM_TYPE,REG) \
_(NVDLA_RBK,D_DATAIN_SIZE_0,REG) \
_(NVDLA_RBK,D_DATAIN_SIZE_1,REG) \
_(NVDLA_RBK,D_DAIN_ADDR_HIGH,REG) \
_(NVDLA_RBK,D_DAIN_ADDR_LOW,REG) \
_(NVDLA_RBK,D_DAIN_LINE_STRIDE,REG) \
_(NVDLA_RBK,D_DAIN_SURF_STRIDE,REG) \
_(NVDLA_RBK,D_DAIN_PLANAR_STRIDE,REG) \
_(NVDLA_RBK,D_DAOUT_RAM_TYPE,REG) \
_(NVDLA_RBK,D_DATAOUT_SIZE_1,REG) \
_(NVDLA_RBK,D_DAOUT_ADDR_HIGH,REG) \
_(NVDLA_RBK,D_DAOUT_ADDR_LOW,REG) \
_(NVDLA_RBK,D_DAOUT_LINE_STRIDE,REG) \
_(NVDLA_RBK,D_CONTRACT_STRIDE_0,REG) \
_(NVDLA_RBK,D_CONTRACT_STRIDE_1,REG) \
_(NVDLA_RBK,D_DAOUT_SURF_STRIDE,REG) \
_(NVDLA_RBK,D_DAOUT_PLANAR_STRIDE,REG) \
_(NVDLA_RBK,D_DECONV_STRIDE,REG) \
_(NVDLA_RBK,D_PERF_ENABLE,REG) \
_(NVDLA_RBK,D_PERF_READ_STALL,REG) \
_(NVDLA_RBK,D_PERF_WRITE_STALL,REG)

//
// ACCESS MACROS
//

#define _REG_base(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _base
#define REG_base(_x) REG_##_x(_REG_base)
#define _REG_rnam(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rnam
#define REG_rnam(_x) REG_##_x(_REG_rnam)
#define _REG_addr(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _addr
#define REG_addr(_x) REG_##_x(_REG_addr)
#define _REG_off(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _off
#define REG_off(_x) REG_##_x(_REG_off)
#define _REG_asiz(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _asiz
#define REG_asiz(_x) REG_##_x(_REG_asiz)
#define _REG_size(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _size
#define REG_size(_x) REG_##_x(_REG_size)
#define _REG_mask(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _mask
#define REG_mask(_x) REG_##_x(_REG_mask)
#define _REG_rstv(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rstv
#define REG_rstv(_x) REG_##_x(_REG_rstv)
#define _REG_rmask(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rmask
#define REG_rmask(_x) REG_##_x(_REG_rmask)
#define _REG_secure(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _secure
#define REG_secure(_x) REG_##_x(_REG_secure)
#define _REG_dual(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _dual
#define REG_dual(_x) REG_##_x(_REG_dual)
#define _REG_arry(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _arry
#define REG_arry(_x) REG_##_x(_REG_arry)
#define _REG_flds(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _flds
#define REG_flds(_x) REG_##_x(_REG_flds)

#define _RAM_base(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _base
#define RAM_base(_x) RAM_##_x(_RAM_base)
#define _RAM_rnam(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rnam
#define RAM_rnam(_x) RAM_##_x(_RAM_rnam)
#define _RAM_addr(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _addr
#define RAM_addr(_x) RAM_##_x(_RAM_addr)
#define _RAM_off(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _off
#define RAM_off(_x) RAM_##_x(_RAM_off)
#define _RAM_asiz(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _asiz
#define RAM_asiz(_x) RAM_##_x(_RAM_asiz)
#define _RAM_size(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _size
#define RAM_size(_x) RAM_##_x(_RAM_size)
#define _RAM_mask(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _mask
#define RAM_mask(_x) RAM_##_x(_RAM_mask)
#define _RAM_rstv(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rstv
#define RAM_rstv(_x) RAM_##_x(_RAM_rstv)
#define _RAM_rmask(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _rmask
#define RAM_rmask(_x) RAM_##_x(_RAM_rmask)
#define _RAM_secure(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _secure
#define RAM_secure(_x) RAM_##_x(_RAM_secure)
#define _RAM_dual(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _dual
#define RAM_dual(_x) RAM_##_x(_RAM_dual)
#define _RAM_arry(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _arry
#define RAM_arry(_x) RAM_##_x(_RAM_arry)
#define _RAM_flds(_base,_rnam,_addr,_off,_asiz,_size,_mask,_rstv,_rmask,_secure,_dual,_arry,_flds) _flds
#define RAM_flds(_x) RAM_##_x(_RAM_flds)

#define _REG_FLD_base(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _base
#define REG_FLD_base(_x) REG_FLD_##_x(_REG_FLD_base)
#define _REG_FLD_rnam(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _rnam
#define REG_FLD_rnam(_x) REG_FLD_##_x(_REG_FLD_rnam)
#define _REG_FLD_fnam(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _fnam
#define REG_FLD_fnam(_x) REG_FLD_##_x(_REG_FLD_fnam)
#define _REG_FLD_fsiz(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _fsiz
#define REG_FLD_fsiz(_x) REG_FLD_##_x(_REG_FLD_fsiz)
#define _REG_FLD_msb(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _msb
#define REG_FLD_msb(_x) REG_FLD_##_x(_REG_FLD_msb)
#define _REG_FLD_lsb(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _lsb
#define REG_FLD_lsb(_x) REG_FLD_##_x(_REG_FLD_lsb)
#define _REG_FLD_read(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _read
#define REG_FLD_read(_x) REG_FLD_##_x(_REG_FLD_read)
#define _REG_FLD_parity(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _parity
#define REG_FLD_parity(_x) REG_FLD_##_x(_REG_FLD_parity)
#define _REG_FLD_mask(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _mask
#define REG_FLD_mask(_x) REG_FLD_##_x(_REG_FLD_mask)
#define _REG_FLD_rstv(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _rstv
#define REG_FLD_rstv(_x) REG_FLD_##_x(_REG_FLD_rstv)
#define _REG_FLD_rmask(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _rmask
#define REG_FLD_rmask(_x) REG_FLD_##_x(_REG_FLD_rmask)
#define _REG_FLD_renm(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _renm
#define REG_FLD_renm(_x) REG_FLD_##_x(_REG_FLD_renm)
#define _REG_FLD_enum(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_parity,_mask,_rstv,_rmask,_renm,_enum) _enum
#define REG_FLD_enum(_x) REG_FLD_##_x(_REG_FLD_enum)

#define _RAM_FLD_base(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _base
#define RAM_FLD_base(_x) RAM_FLD_##_x(_RAM_FLD_base)
#define _RAM_FLD_rnam(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _rnam
#define RAM_FLD_rnam(_x) RAM_FLD_##_x(_RAM_FLD_rnam)
#define _RAM_FLD_fnam(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _fnam
#define RAM_FLD_fnam(_x) RAM_FLD_##_x(_RAM_FLD_fnam)
#define _RAM_FLD_fsiz(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _fsiz
#define RAM_FLD_fsiz(_x) RAM_FLD_##_x(_RAM_FLD_fsiz)
#define _RAM_FLD_msb(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _msb
#define RAM_FLD_msb(_x) RAM_FLD_##_x(_RAM_FLD_msb)
#define _RAM_FLD_lsb(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _lsb
#define RAM_FLD_lsb(_x) RAM_FLD_##_x(_RAM_FLD_lsb)
#define _RAM_FLD_read(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _read
#define RAM_FLD_read(_x) RAM_FLD_##_x(_RAM_FLD_read)
#define _RAM_FLD_mask(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _mask
#define RAM_FLD_mask(_x) RAM_FLD_##_x(_RAM_FLD_mask)
#define _RAM_FLD_rstv(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _rstv
#define RAM_FLD_rstv(_x) RAM_FLD_##_x(_RAM_FLD_rstv)
#define _RAM_FLD_rmask(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _rmask
#define RAM_FLD_rmask(_x) RAM_FLD_##_x(_RAM_FLD_rmask)
#define _RAM_FLD_renm(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _renm
#define RAM_FLD_renm(_x) RAM_FLD_##_x(_RAM_FLD_renm)
#define _RAM_FLD_enum(_base,_rnam,_fnam,_fsiz,_msb,_lsb,_read,_mask,_rstv,_rmask,_renm,_enum) _enum
#define RAM_FLD_enum(_x) RAM_FLD_##_x(_RAM_FLD_enum)

#define _PKT_pnam(_pnam,_size,_flds) _pnam
#define PKT_pnam(_x) PKT_##_x(_PKT_pnam)
#define _PKT_size(_pnam,_size,_flds) _size
#define PKT_size(_x) PKT_##_x(_PKT_size)
#define _PKT_flds(_pnam,_size,_flds) _flds
#define PKT_flds(_x) PKT_##_x(_PKT_flds)

#define _PKT_FLD_pnam(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _pnam
#define PKT_FLD_pnam(_x) PKT_FLD_##_x(_PKT_FLD_pnam)
#define _PKT_FLD_fnam(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _fnam
#define PKT_FLD_fnam(_x) PKT_FLD_##_x(_PKT_FLD_fnam)
#define _PKT_FLD_row(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _row
#define PKT_FLD_row(_x) PKT_FLD_##_x(_PKT_FLD_row)
#define _PKT_FLD_fsiz(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _fsiz
#define PKT_FLD_fsiz(_x) PKT_FLD_##_x(_PKT_FLD_fsiz)
#define _PKT_FLD_msb(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _msb
#define PKT_FLD_msb(_x) PKT_FLD_##_x(_PKT_FLD_msb)
#define _PKT_FLD_lsb(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _lsb
#define PKT_FLD_lsb(_x) PKT_FLD_##_x(_PKT_FLD_lsb)
#define _PKT_FLD_mask(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _mask
#define PKT_FLD_mask(_x) PKT_FLD_##_x(_PKT_FLD_mask)
#define _PKT_FLD_enum(_pnam,_fnam,_row,_fsiz,_msb,_lsb,_mask,_enum) _enum
#define PKT_FLD_enum(_x) PKT_FLD_##_x(_PKT_FLD_enum)

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif
#endif // ifndef ___ARNVDLA_UH_INC_
