hdl_lib_name = lru_heater
hdl_library_clause_name = lru_heater_lib
hdl_lib_uses_synth = common technology gemini_lru_board spi util
hdl_lib_uses_sim =
hdl_lib_technology =


synth_files =
    src/verilog/example_ibert_ultrascale_gty_0.v
    src/vhdl/lru_heater_axi_wrapper.vhd
    src/vhdl/lru_heater.vhd

test_bench_files =

[modelsim_project_file]


[vivado_project_file]
synth_top_level_entity =

vivado_copy_files =

vivado_xdc_files =
    vivado/lru_heater.xdc
    $RADIOHDL/boards/gemini_lru/libraries/lru_board/vivado/gemini_lru_board.xdc

vivado_tcl_files =
    vivado/lru_heater.tcl

vivado_vhdl_files =

vivado_bd_files =
    vivado/bd/lru_heater_axi.bd

vivado_ip_repo =
    ip/repo/axi_slave_heater_1.0.zip
    ip/repo/axi_slave_led_reg_1.0.zip
    ip/repo/axi_slave_reg_rw_1.0.zip

vivado_xci_files =
    ip/repo/ip_xcvu9p_mmcm_clk125d.xci
    ip/repo/ibert_ultrascale_gty_0.xci
    ip/repo/ip_xcvu9p_fifo_sc.xci
