# ğŸ–¥ï¸ RV32I Single-Cycle Processor Design

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš” (Project Overview)
ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog**ë¥¼ ì‚¬ìš©í•˜ì—¬ ì„¤ê³„ëœ **RISC-V 32-bit Integer (RV32I)** ì‹±ê¸€ ì‚¬ì´í´ í”„ë¡œì„¸ì„œì…ë‹ˆë‹¤.

RISC-V ëª…ë ¹ì–´ ì§‘í•© ì•„í‚¤í…ì²˜(ISA)ë¥¼ ì¤€ìˆ˜í•˜ì—¬ ì„¤ê³„ë˜ì—ˆìœ¼ë©°, ë°ì´í„°íŒ¨ìŠ¤(Datapath)ì™€ ì œì–´ ìœ ë‹›(Control Unit)ì„ ë¶„ë¦¬í•˜ì—¬ ëª¨ë“ˆí™”ëœ êµ¬ì¡°ë¥¼ ê°–ì¶”ê³  ìˆìŠµë‹ˆë‹¤. ì‹¤ì œ ì–´ì…ˆë¸”ë¦¬ ì½”ë“œë¥¼ ê¸°ê³„ì–´(`code2.txt`)ë¡œ ë³€í™˜í•˜ì—¬ ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ ë™ì‘ì„ ê²€ì¦í–ˆìŠµë‹ˆë‹¤.

### ğŸ‘¨â€ğŸ’» Author
* **ì±„ì¤€í¬** (Chae Jun-hee)

---

## ğŸ¯ ì£¼ìš” ê¸°ëŠ¥ ë° íŠ¹ì§• (Key Features)

* **Architecture:** RISC-V 32-bit Integer (RV32I) Single-Cycle
* **Language:** SystemVerilog
* **Instruction Set:** RV32I Base Integer Instruction Set ì§€ì›
    * **R-type:** `add`, `sub`, `xor`, `or`, `and`, `sll`, `srl`, `sra`, `slt`, `sltu`
    * **I-type:** `addi`, `xori`, `ori`, `andi`, `slli`, `srli`, `srai`, `slti`, `sltiu`, `lb`, `lh`, `lw`, `lbu`, `lhu`, `jalr`
    * **S-type:** `sb`, `sh`, `sw`
    * **B-type:** `beq`, `bne`, `blt`, `bge`, `bltu`, `bgeu`
    * **U-type:** `lui`, `auipc`
    * **J-type:** `jal`
* **Memory Structure:** Harvard Architecture (Instruction Memoryì™€ Data Memory ë¶„ë¦¬)

---

## ğŸ— ì‹œìŠ¤í…œ êµ¬ì¡° (System Architecture)

### 1. ì „ì²´ ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨ (Block Diagram)
ì „ì²´ ì‹œìŠ¤í…œì€ `RV32I_TOP` ëª¨ë“ˆì„ ìµœìƒìœ„ë¡œ í•˜ì—¬ **Datapath**ì™€ **Control Unit**ìœ¼ë¡œ êµ¬ì„±ë©ë‹ˆë‹¤.

<img width="568" height="459" alt="image" src="https://github.com/user-attachments/assets/76a89adb-ce38-490e-b621-d233fa357613" />


### 2. ì£¼ìš” ëª¨ë“ˆ ì„¤ëª… (Module Description)

| ëª¨ë“ˆëª… (Module) | ì—­í•  (Description) |
| :--- | :--- |
| **RV32I_TOP** | í”„ë¡œì„¸ì„œì˜ ìµœìƒìœ„ ëª¨ë“ˆ. Datapathì™€ Control Unitì„ ì—°ê²°í•˜ê³  ë©”ëª¨ë¦¬ ì¸í„°í˜ì´ìŠ¤ë¥¼ ê´€ë¦¬í•©ë‹ˆë‹¤. |
| **datapath** | PC, ë ˆì§€ìŠ¤í„° íŒŒì¼(RegFile), ALU, Immediate Generator ë“± ë°ì´í„° ì²˜ë¦¬ ë¡œì§ì„ í¬í•¨í•©ë‹ˆë‹¤. |
| **control_unit** | ëª…ë ¹ì–´(Opcode, Funct3, Funct7)ë¥¼ í•´ë…í•˜ì—¬ ALU ì œì–´ ì‹ í˜¸ ë° Mux ì„ íƒ ì‹ í˜¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤. |
| **instruction_memory** | ê¸°ê³„ì–´ ì½”ë“œ(`code2.txt`)ë¥¼ ë¡œë“œí•˜ì—¬ í”„ë¡œì„¸ì„œì— ëª…ë ¹ì–´ë¥¼ ê³µê¸‰í•©ë‹ˆë‹¤. |
| **data_memory** | Load/Store ëª…ë ¹ì–´ë¥¼ ìœ„í•œ ë°ì´í„° ì €ì¥ì†Œì…ë‹ˆë‹¤. |
| **alu** | ì‚°ìˆ  ë° ë…¼ë¦¬ ì—°ì‚°ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤. |

---

## ğŸ›  ê°œë°œ í™˜ê²½ (Environment)
* **Design & Verification:** SystemVerilog
* **Simulation Tool:** Xilinx Vivado / ModelSim / Questasim
* **Synthesis Tool:** Xilinx Vivado

---

## ğŸ“‚ íŒŒì¼ êµ¬ì¡° (File Structure)
```text
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ RV32I_TOP.sv        # [TOP] Processor Top Module
â”‚   â”œâ”€â”€ datapath.sv         # Datapath (ALU, RegFile, PC, etc.)
â”‚   â”œâ”€â”€ control_unit.sv     # Main Control & ALU Control
â”‚   â”œâ”€â”€ instruction.sv      # Instruction Memory
â”‚   â”œâ”€â”€ data_mem.sv         # Data Memory
â”‚   â””â”€â”€ define.sv           # Opcode & Control Signal Definitions
â”œâ”€â”€ simulation/
â”‚   â”œâ”€â”€ tb_RV32I.sv         # Testbench (Not included in upload, assumed)
â”‚   â””â”€â”€ code2.txt           # Test Program (Machine Code)
â””â”€â”€ docs/
    â””â”€â”€ RV32I_ì±„ì¤€í¬.pptx    # Project Presentation
