0.6
2018.3
Dec  7 2018
00:33:28
F:/arch/exp4/Exp4/Exp4.sim/sim_1/behav/xsim/glbl.v,1668488029,verilog,,,,glbl,,,,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sim_1/imports/cache/sim/cmu_sim.v,1668488030,verilog,,F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/sim/data_ram.v,,cmu_sim,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sim_1/imports/cache/sim/sim_top.v,1668488030,verilog,,,,sim_top,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/addr_define.vh,1668488030,verilog,,,,,,,,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/cache.v,1668488030,verilog,,F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/cmu.v,F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/addr_define.vh,cache,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/cmu.v,1670066581,verilog,,F:/arch/exp4/Exp4/Exp4.srcs/sim_1/imports/cache/sim/cmu_sim.v,F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/addr_define.vh,cmu,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/sim/data_ram.v,1669960146,verilog,,F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/sim/inst.v,,data_ram,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
F:/arch/exp4/Exp4/Exp4.srcs/sources_1/imports/code/cache/sim/inst.v,1668488030,verilog,,F:/arch/exp4/Exp4/Exp4.srcs/sim_1/imports/cache/sim/sim_top.v,,inst,,,../../../../Exp4.srcs/sources_1/imports/code/auxillary;../../../../Exp4.srcs/sources_1/imports/code/cache,,,,,
