// Seed: 1871081184
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6
);
  assign id_0 = id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4
);
  wire id_6;
  module_0(
      id_2, id_1, id_2, id_1, id_1, id_3, id_4
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    output wor id_6,
    input wire id_7,
    output wand id_8,
    input wor id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    input wand id_13,
    input supply0 id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    input wand id_18,
    output wand id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wor id_22,
    input tri id_23,
    input wand id_24,
    input tri1 id_25,
    input wor id_26,
    input wand id_27,
    output tri1 id_28,
    input wand id_29,
    input tri0 id_30,
    input supply0 id_31,
    input tri0 id_32,
    input uwire id_33,
    output wand id_34,
    input tri1 id_35,
    output wor id_36,
    input wire id_37
);
  tri1 id_39 = 1;
  module_0(
      id_6, id_16, id_19, id_21, id_3, id_13, id_10
  );
  always_comb id_2 <= id_22 == 1;
  timeunit 1ps;
endmodule
