Wed 07:05: ########################################## 
Wed 07:05: Compiling.
Wed 07:05: ########################################## 

Wed 07:05: MaxCompiler version: 2015.2 (simulation only).
Wed 07:05: Build Simulation run rule for PRF_Complete_v1 start time: Wed Nov 02 07:05:56 PDT 2016.
Wed 07:05: Project location: /home/demo/workspace_new/PRF_Complete_v1.
Wed 07:05: Detailed build log: /home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation/build.log.

Wed 07:05: Compiling Engine Code.
Wed 07:05: Engine building skipped (no changes on .max files).
Wed 07:05: Compiling CPU Code.
Wed 07:05: Run CPU project make files updating
Wed 07:05: Executing command:
Wed 07:05: java -jar /opt/maxeler/maxcompiler/lib/MaxIDE/projectAdmin.jar -u /home/demo/workspace_new/PRF_Complete_v1 Simulation 
Wed 07:05: Command output:

Wed 07:05: MaxCompiler Project Admin Tool Version 2015.2.00001
Wed 07:05:  Copyright Maxeler Technologies 2010 - 2015. All rights reserved.

Wed 07:05: Handler version 2
Wed 07:05: Updating RunRule dependent Makefiles for RunRule 'Simulation'
Wed 07:05: 	Updating: Simulation
Wed 07:05: Found makefiles: 1
Wed 07:05: 	Updated: Simulation
Wed 07:05: Run CPU make clean. 
Wed 07:05: make RUNRULE=Simulation clean 
Wed 07:05: Command output:
Wed 07:05: make -f Makefile.rules clean
Wed 07:05: make[1]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/testbench_utils.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error testbench_utils.c > ../RunRules/Simulation/objects/c/testbench_utils.d.$$ ;                                 \
Wed 07:05:       sed 's,\(testbench_utils\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/testbench_utils.d : ,g' < ../RunRules/Simulation/objects/c/testbench_utils.d.$$ > ../RunRules/Simulation/objects/c/testbench_utils.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/testbench_utils.d.$$
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error PRF_CompleteCpuCode.c > ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$ ;                                 \
Wed 07:05:       sed 's,\(PRF_CompleteCpuCode\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d : ,g' < ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$ > ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$
Wed 07:05: make[1]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: make[1]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: make -C ../RunRules/Simulation clean
Wed 07:05: make[2]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: make -f Makefile.rules clean
Wed 07:05: make[3]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: Cleaning dist
Wed 07:05: Cleaning objects
Wed 07:05: Cleaning installers
Wed 07:05: make[3]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: make[2]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: make[1]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: make -C ../RunRules/Simulation clean
Wed 07:05: make[1]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: make -f Makefile.rules clean
Wed 07:05: make[2]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: Cleaning dist
Wed 07:05: Cleaning objects
Wed 07:05: Cleaning installers
Wed 07:05: make[2]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: make[1]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation'
Wed 07:05: Run CPU make.
Wed 07:05: make RUNRULE=Simulation 
Wed 07:05: Command output:
Wed 07:05: make -f Makefile.rules build
Wed 07:05: make[1]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/utility.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error utility.c > ../RunRules/Simulation/objects/c/utility.d.$$ ;                                 \
Wed 07:05:       sed 's,\(utility\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/utility.d : ,g' < ../RunRules/Simulation/objects/c/utility.d.$$ > ../RunRules/Simulation/objects/c/utility.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/utility.d.$$
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/testbench_utils.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error testbench_utils.c > ../RunRules/Simulation/objects/c/testbench_utils.d.$$ ;                                 \
Wed 07:05:       sed 's,\(testbench_utils\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/testbench_utils.d : ,g' < ../RunRules/Simulation/objects/c/testbench_utils.d.$$ > ../RunRules/Simulation/objects/c/testbench_utils.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/testbench_utils.d.$$
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/prf.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error prf.c > ../RunRules/Simulation/objects/c/prf.d.$$ ;                                 \
Wed 07:05:       sed 's,\(prf\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/prf.d : ,g' < ../RunRules/Simulation/objects/c/prf.d.$$ > ../RunRules/Simulation/objects/c/prf.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/prf.d.$$
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/collection.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error collection.c > ../RunRules/Simulation/objects/c/collection.d.$$ ;                                 \
Wed 07:05:       sed 's,\(collection\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/collection.d : ,g' < ../RunRules/Simulation/objects/c/collection.d.$$ > ../RunRules/Simulation/objects/c/collection.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/collection.d.$$
Wed 07:05: set -e; rm -f ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d ;                                                             \
Wed 07:05: 	  cc -M -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -Wno-error PRF_CompleteCpuCode.c > ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$ ;                                 \
Wed 07:05:       sed 's,\(PRF_CompleteCpuCode\)\.o[ :]*,../RunRules/Simulation/objects/c/\1.o ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d : ,g' < ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$ > ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d; \
Wed 07:05:       rm -f ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.d.$$
Wed 07:05: make[1]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: make[1]: Entering directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: "/opt/maxeler/maxcompiler/bin/sliccompile" ../RunRules/Simulation/maxfiles/prf_complete_v1.max ../RunRules/Simulation/objects/maxfiles/slic_prf_complete_v1.o
Wed 07:05: Processing maxfile for VECTIS_SIM from '../RunRules/Simulation/maxfiles/prf_complete_v1.max'.
Wed 07:05: /opt/maxeler/maxcompiler/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /opt/maxeler/maxcompiler/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_2570474148173948663/cobject/max_3956933030611585209.c -o /tmp/sliccompile_2570474148173948663/cobject/max_3956933030611585209.c.o 
Wed 07:05: /opt/maxeler/maxcompiler/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /opt/maxeler/maxcompiler/include/slic -DMAXFILE_INC="/home/demo/workspace_new/PRF_Complete_v1/CPUCode/../RunRules/Simulation/maxfiles/prf_complete_v1.max" -DSLIC_NO_DESTRUCTORS -c /opt/maxeler/maxcompiler/src/slicinterface/MaxFileInit.c -o max_8340854505089902491.o 
Wed 07:05: ld -r /tmp/sliccompile_2570474148173948663/cobject/max_3956933030611585209.c.o max_8340854505089902491.o -o slic_prf_complete_v1.o 
Wed 07:05: Copying .max file C object into '/home/demo/workspace_new/PRF_Complete_v1/CPUCode/../RunRules/Simulation/objects/maxfiles'
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -c PRF_CompleteCpuCode.c -o ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.o
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -c collection.c -o ../RunRules/Simulation/objects/c/collection.o
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -c prf.c -o ../RunRules/Simulation/objects/c/prf.o
Wed 07:05: prf.c: In function ‘A_custom’:
Wed 07:05: prf.c:106: warning: unused variable ‘c_j2’
Wed 07:05: prf.c:104: warning: ‘c_i’ may be used uninitialized in this function
Wed 07:05: prf.c:105: warning: ‘c_j’ may be used uninitialized in this function
Wed 07:05: prf.c: In function ‘findLocalBestAccess’:
Wed 07:05: prf.c:489: warning: ‘bestCoverage.j’ may be used uninitialized in this function
Wed 07:05: prf.c:489: warning: ‘bestCoverage.i’ may be used uninitialized in this function
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -c testbench_utils.c -o ../RunRules/Simulation/objects/c/testbench_utils.o
Wed 07:05: testbench_utils.c: In function ‘all_accesses’:
Wed 07:05: testbench_utils.c:88: warning: unused variable ‘tot_accesses’
Wed 07:05: testbench_utils.c: In function ‘fillPRF’:
Wed 07:05: testbench_utils.c:136: warning: enumeration value ‘RECTANGLE_ONLY’ not handled in switch
Wed 07:05: testbench_utils.c:136: warning: enumeration value ‘UNDEFINED’ not handled in switch
Wed 07:05: testbench_utils.c:134: warning: ‘j’ may be used uninitialized in this function
Wed 07:05: testbench_utils.c:133: warning: ‘input_data’ may be used uninitialized in this function
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -c utility.c -o ../RunRules/Simulation/objects/c/utility.o
Wed 07:05: utility.c: In function ‘schemeStringFromMappingScheme’:
Wed 07:05: utility.c:172: warning: enumeration value ‘RECTANGLE_ONLY’ not handled in switch
Wed 07:05: utility.c:172: warning: enumeration value ‘UNDEFINED’ not handled in switch
Wed 07:05: utility.c: In function ‘performBlockRead’:
Wed 07:05: utility.c:186: warning: ‘PrLayer’ may be used uninitialized in this function
Wed 07:05: cc -std=gnu99 -g -O3 -Wall -Wextra -I../RunRules/Simulation/include  -I '/opt/maxeler/maxcompiler/include/slic'  -o ../RunRules/Simulation/binaries/prf_complete_v1 ../RunRules/Simulation/objects/maxfiles/slic_prf_complete_v1.o ../RunRules/Simulation/objects/c/PRF_CompleteCpuCode.o ../RunRules/Simulation/objects/c/collection.o ../RunRules/Simulation/objects/c/prf.o ../RunRules/Simulation/objects/c/testbench_utils.o ../RunRules/Simulation/objects/c/utility.o -g -O3  -L '/opt/maxeler/maxcompiler/lib' -lslic -L '/opt/maxeler/maxcompiler/lib/maxeleros-sim/lib' -lmaxeleros -lpthread -lm -lrt 
Wed 07:05: make[1]: Leaving directory `/home/demo/workspace_new/PRF_Complete_v1/CPUCode'
Wed 07:05: Build completed: Wed Nov 02 07:05:59 PDT 2016


Wed 07:05: ########################################## 
Wed 07:05: Running
Wed 07:05: ########################################## 
Wed 07:05: Executing command:
Wed 07:05: '/home/demo/workspace_new/PRF_Complete_v1/RunRules/Simulation/binaries/prf_complete_v1' 
Wed 07:05: Command output:
Wed 07:05: Testing ReCo scheme ...
Wed 07:05: Filling PRF...
Wed 07:05: Testing RECTANGLE shape...
Wed 07:05: [32m[Correct][0m	 output 0
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 0 0 0 
Wed 07:05: Output: 0 1 2 3 10 11 12 13 
Wed 07:05: [32m[Correct][0m	 output 1
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 1 0 0 
Wed 07:05: Output: 1 2 3 4 11 12 13 14 
Wed 07:05: [32m[Correct][0m	 output 2
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 2 0 0 
Wed 07:05: Output: 2 3 4 5 12 13 14 15 
Wed 07:05: [32m[Correct][0m	 output 3
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 3 0 0 
Wed 07:05: Output: 3 4 5 6 13 14 15 16 
Wed 07:05: [32m[Correct][0m	 output 4
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 4 0 0 
Wed 07:05: Output: 4 5 6 7 14 15 16 17 
Wed 07:05: [32m[Correct][0m	 output 5
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 5 0 0 
Wed 07:05: Output: 5 6 7 8 15 16 17 18 
Wed 07:05: [32m[Correct][0m	 output 6
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 6 0 0 
Wed 07:05: Output: 6 7 8 9 16 17 18 19 
Wed 07:05: [32m[Correct][0m	 output 7
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 0 0 0 
Wed 07:05: Output: 10 11 12 13 20 21 22 23 
Wed 07:05: [32m[Correct][0m	 output 8
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 1 0 0 
Wed 07:05: Output: 11 12 13 14 21 22 23 24 
Wed 07:05: [32m[Correct][0m	 output 9
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 2 0 0 
Wed 07:05: Output: 12 13 14 15 22 23 24 25 
Wed 07:05: [32m[Correct][0m	 output 10
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 3 0 0 
Wed 07:05: Output: 13 14 15 16 23 24 25 26 
Wed 07:05: [32m[Correct][0m	 output 11
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 4 0 0 
Wed 07:05: Output: 14 15 16 17 24 25 26 27 
Wed 07:05: [32m[Correct][0m	 output 12
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 5 0 0 
Wed 07:05: Output: 15 16 17 18 25 26 27 28 
Wed 07:05: [32m[Correct][0m	 output 13
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 6 0 0 
Wed 07:05: Output: 16 17 18 19 26 27 28 29 
Wed 07:05: [32m[Correct][0m	 output 14
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 0 0 0 
Wed 07:05: Output: 20 21 22 23 30 31 32 33 
Wed 07:05: [32m[Correct][0m	 output 15
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 1 0 0 
Wed 07:05: Output: 21 22 23 24 31 32 33 34 
Wed 07:05: [32m[Correct][0m	 output 16
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 2 0 0 
Wed 07:05: Output: 22 23 24 25 32 33 34 35 
Wed 07:05: [32m[Correct][0m	 output 17
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 3 0 0 
Wed 07:05: Output: 23 24 25 26 33 34 35 36 
Wed 07:05: [32m[Correct][0m	 output 18
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 4 0 0 
Wed 07:05: Output: 24 25 26 27 34 35 36 37 
Wed 07:05: [32m[Correct][0m	 output 19
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 5 0 0 
Wed 07:05: Output: 25 26 27 28 35 36 37 38 
Wed 07:05: [32m[Correct][0m	 output 20
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 6 0 0 
Wed 07:05: Output: 26 27 28 29 36 37 38 39 
Wed 07:05: [32m[Correct][0m	 output 21
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 0 0 0 
Wed 07:05: Output: 30 31 32 33 40 41 42 43 
Wed 07:05: [32m[Correct][0m	 output 22
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 1 0 0 
Wed 07:05: Output: 31 32 33 34 41 42 43 44 
Wed 07:05: [32m[Correct][0m	 output 23
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 2 0 0 
Wed 07:05: Output: 32 33 34 35 42 43 44 45 
Wed 07:05: [32m[Correct][0m	 output 24
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 3 0 0 
Wed 07:05: Output: 33 34 35 36 43 44 45 46 
Wed 07:05: [32m[Correct][0m	 output 25
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 4 0 0 
Wed 07:05: Output: 34 35 36 37 44 45 46 47 
Wed 07:05: [32m[Correct][0m	 output 26
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 5 0 0 
Wed 07:05: Output: 35 36 37 38 45 46 47 48 
Wed 07:05: [32m[Correct][0m	 output 27
Wed 07:05: Input: 0 0 0 0 0 0 0 0 3 6 0 0 
Wed 07:05: Output: 36 37 38 39 46 47 48 49 
Wed 07:05: [32m[Correct][0m	 output 28
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 0 0 0 
Wed 07:05: Output: 40 41 42 43 50 51 52 53 
Wed 07:05: [32m[Correct][0m	 output 29
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 1 0 0 
Wed 07:05: Output: 41 42 43 44 51 52 53 54 
Wed 07:05: [32m[Correct][0m	 output 30
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 2 0 0 
Wed 07:05: Output: 42 43 44 45 52 53 54 55 
Wed 07:05: [32m[Correct][0m	 output 31
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 3 0 0 
Wed 07:05: Output: 43 44 45 46 53 54 55 56 
Wed 07:05: [32m[Correct][0m	 output 32
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 4 0 0 
Wed 07:05: Output: 44 45 46 47 54 55 56 57 
Wed 07:05: [32m[Correct][0m	 output 33
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 5 0 0 
Wed 07:05: Output: 45 46 47 48 55 56 57 58 
Wed 07:05: [32m[Correct][0m	 output 34
Wed 07:05: Input: 0 0 0 0 0 0 0 0 4 6 0 0 
Wed 07:05: Output: 46 47 48 49 56 57 58 59 
Wed 07:05: [32m[Correct][0m	 output 35
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 0 0 0 
Wed 07:05: Output: 50 51 52 53 60 61 62 63 
Wed 07:05: [32m[Correct][0m	 output 36
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 1 0 0 
Wed 07:05: Output: 51 52 53 54 61 62 63 64 
Wed 07:05: [32m[Correct][0m	 output 37
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 2 0 0 
Wed 07:05: Output: 52 53 54 55 62 63 64 65 
Wed 07:05: [32m[Correct][0m	 output 38
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 3 0 0 
Wed 07:05: Output: 53 54 55 56 63 64 65 66 
Wed 07:05: [32m[Correct][0m	 output 39
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 4 0 0 
Wed 07:05: Output: 54 55 56 57 64 65 66 67 
Wed 07:05: [32m[Correct][0m	 output 40
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 5 0 0 
Wed 07:05: Output: 55 56 57 58 65 66 67 68 
Wed 07:05: [32m[Correct][0m	 output 41
Wed 07:05: Input: 0 0 0 0 0 0 0 0 5 6 0 0 
Wed 07:05: Output: 56 57 58 59 66 67 68 69 
Wed 07:05: [32m[Correct][0
Wed 07:05: m	 output 42
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 0 0 0 
Wed 07:05: Output: 60 61 62 63 70 71 72 73 
Wed 07:05: [32m[Correct][0m	 output 43
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 1 0 0 
Wed 07:05: Output: 61 62 63 64 71 72 73 74 
Wed 07:05: [32m[Correct][0m	 output 44
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 2 0 0 
Wed 07:05: Output: 62 63 64 65 72 73 74 75 
Wed 07:05: [32m[Correct][0m	 output 45
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 3 0 0 
Wed 07:05: Output: 63 64 65 66 73 74 75 76 
Wed 07:05: [32m[Correct][0m	 output 46
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 4 0 0 
Wed 07:05: Output: 64 65 66 67 74 75 76 77 
Wed 07:05: [32m[Correct][0m	 output 47
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 5 0 0 
Wed 07:05: Output: 65 66 67 68 75 76 77 78 
Wed 07:05: [32m[Correct][0m	 output 48
Wed 07:05: Input: 0 0 0 0 0 0 0 0 6 6 0 0 
Wed 07:05: Output: 66 67 68 69 76 77 78 79 
Wed 07:05: [32m[Correct][0m	 output 49
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 0 0 0 
Wed 07:05: Output: 70 71 72 73 80 81 82 83 
Wed 07:05: [32m[Correct][0m	 output 50
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 1 0 0 
Wed 07:05: Output: 71 72 73 74 81 82 83 84 
Wed 07:05: [32m[Correct][0m	 output 51
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 2 0 0 
Wed 07:05: Output: 72 73 74 75 82 83 84 85 
Wed 07:05: [32m[Correct][0m	 output 52
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 3 0 0 
Wed 07:05: Output: 73 74 75 76 83 84 85 86 
Wed 07:05: [32m[Correct][0m	 output 53
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 4 0 0 
Wed 07:05: Output: 74 75 76 77 84 85 86 87 
Wed 07:05: [32m[Correct][0m	 output 54
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 5 0 0 
Wed 07:05: Output: 75 76 77 78 85 86 87 88 
Wed 07:05: [32m[Correct][0m	 output 55
Wed 07:05: Input: 0 0 0 0 0 0 0 0 7 6 0 0 
Wed 07:05: Output: 76 77 78 79 86 87 88 89 
Wed 07:05: [32m[Correct][0m	 output 56
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 0 0 0 
Wed 07:05: Output: 80 81 82 83 90 91 92 93 
Wed 07:05: [32m[Correct][0m	 output 57
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 1 0 0 
Wed 07:05: Output: 81 82 83 84 91 92 93 94 
Wed 07:05: [32m[Correct][0m	 output 58
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 2 0 0 
Wed 07:05: Output: 82 83 84 85 92 93 94 95 
Wed 07:05: [32m[Correct][0m	 output 59
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 3 0 0 
Wed 07:05: Output: 83 84 85 86 93 94 95 96 
Wed 07:05: [32m[Correct][0m	 output 60
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 4 0 0 
Wed 07:05: Output: 84 85 86 87 94 95 96 97 
Wed 07:05: [32m[Correct][0m	 output 61
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 5 0 0 
Wed 07:05: Output: 85 86 87 88 95 96 97 98 
Wed 07:05: [32m[Correct][0m	 output 62
Wed 07:05: Input: 0 0 0 0 0 0 0 0 8 6 0 0 
Wed 07:05: Output: 86 87 88 89 96 97 98 99 
Wed 07:05: Testing COLUMN shape...
Wed 07:05: [32m[Correct][0m	 output 0
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 0 2 0 
Wed 07:05: Output: 0 10 20 30 40 50 60 70 
Wed 07:05: [32m[Correct][0m	 output 1
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 1 2 0 
Wed 07:05: Output: 1 11 21 31 41 51 61 71 
Wed 07:05: [32m[Correct][0m	 output 2
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 2 2 0 
Wed 07:05: Output: 2 12 22 32 42 52 62 72 
Wed 07:05: [32m[Correct][0m	 output 3
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 3 2 0 
Wed 07:05: Output: 3 13 23 33 43 53 63 73 
Wed 07:05: [32m[Correct][0m	 output 4
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 4 2 0 
Wed 07:05: Output: 4 14 24 34 44 54 64 74 
Wed 07:05: [32m[Correct][0m	 output 5
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 5 2 0 
Wed 07:05: Output: 5 15 25 35 45 55 65 75 
Wed 07:05: [32m[Correct][0m	 output 6
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 6 2 0 
Wed 07:05: Output: 6 16 26 36 46 56 66 76 
Wed 07:05: [32m[Correct][0m	 output 7
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 7 2 0 
Wed 07:05: Output: 7 17 27 37 47 57 67 77 
Wed 07:05: [32m[Correct][0m	 output 8
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 8 2 0 
Wed 07:05: Output: 8 18 28 38 48 58 68 78 
Wed 07:05: [32m[Correct][0m	 output 9
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 9 2 0 
Wed 07:05: Output: 9 19 29 39 49 59 69 79 
Wed 07:05: [32m[Correct][0m	 output 10
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 0 2 0 
Wed 07:05: Output: 10 20 30 40 50 60 70 80 
Wed 07:05: [32m[Correct][0m	 output 11
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 1 2 0 
Wed 07:05: Output: 11 21 31 41 51 61 71 81 
Wed 07:05: [32m[Correct][0m	 output 12
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 2 2 0 
Wed 07:05: Output: 12 22 32 42 52 62 72 82 
Wed 07:05: [32m[Correct][0m	 output 13
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 3 2 0 
Wed 07:05: Output: 13 23 33 43 53 63 73 83 
Wed 07:05: [32m[Correct][0m	 output 14
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 4 2 0 
Wed 07:05: Output: 14 24 34 44 54 64 74 84 
Wed 07:05: [32m[Correct][0m	 output 15
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 5 2 0 
Wed 07:05: Output: 15 25 35 45 55 65 75 85 
Wed 07:05: [32m[Correct][0m	 output 16
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 6 2 0 
Wed 07:05: Output: 16 26 36 46 56 66 76 86 
Wed 07:05: [32m[Correct][0m	 output 17
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 7 2 0 
Wed 07:05: Output: 17 27 37 47 57 67 77 87 
Wed 07:05: [32m[Correct][0m	 output 18
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 8 2 0 
Wed 07:05: Output: 18 28 38 48 58 68 78 88 
Wed 07:05: [32m[Correct][0m	 output 19
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 9 2 0 
Wed 07:05: Output: 19 29 39 49 59 69 79 89 
Wed 07:05: [32m[Correct][0m	 output 20
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 0 2 0 
Wed 07:05: Output: 20 30 40 50 60 70 80 90 
Wed 07:05: [32m[Correct][0m	 output 21
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 1 2 0 
Wed 07:05: Output: 21 31 41 51 61 71 81 91 
Wed 07:05: [32m[Correct][0m	 output 22
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 2 2 0 
Wed 07:05: Output: 22 32 42 52 62 72 82 92 
Wed 07:05: [32m[Correct][0m	 output 23
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 3 2 0 
Wed 07:05: Output: 23 33 43 53 63 73 83 93 
Wed 07:05: [32m[Correct][0m	 output 24
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 4 2 0 
Wed 07:05: Output: 24 34 44 54 64 74 84 94 
Wed 07:05: [32m[Correct][0m	 output 25
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 5 2 0 
Wed 07:05: Output: 25 35 45 55 65 75 85 95 
Wed 07:05: [32m[Correct][0m	 output 26
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 6 2 0 
Wed 07:05: Output: 26 36 46 56 66 76 86 96 
Wed 07:05: [32m[Correct][0m	 output 27
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 7 2 0 
Wed 07:05: Output: 27 37 47 57 67 77 87 97 
Wed 07:05: [32m[Correct][0m	 output 28
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 8 2 0 
Wed 07:05: Output: 28 38 48 58 68 78 88 98 
Wed 07:05: [32m[Correct][0m	 output 29
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 9 2 0 
Wed 07:05: Output: 29 39 49 59 69 79 89 99 
Wed 07:05: Testing MAIN_DIAG shape...
Wed 07:05: [32m[Correct][0m	 output 0
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 0 3 0 
Wed 07:05: Output: 0 11 22 33 44 55 66 77 
Wed 07:05: [32m[Correct][0m	 output 1
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 1 3 0 
Wed 07:05: Output: 1 12 23 34 45 56 67 78 
Wed 07:05: [32m[Correct][0m	 output 2
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 2 3 0 
Wed 07:05: Output: 2 13 24 35 46 57 68 79 
Wed 07:05: [32m[Correct][0m	 output 3
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 0 3 0 
Wed 07:05: Output: 10 21 32 43 54 65 76 87 
Wed 07:05: [32m[Correct][0m	 output 4
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 1 3 0 
Wed 07:05: Output: 11 22 33 44 55 66 77 88 
Wed 07:05: [32m[Correct][0m	 output 5
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 2 3 0 
Wed 07:05: Output: 12 23 34 45 56 67 78 89 
Wed 07:05: [32m[Correct][0m	 output 6
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 0 3 0 
Wed 07:05: Output: 20 31 42 53 64 75 86 97 
Wed 07:05: [32m[Correct][0m	 output 7
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 1 3 0 
Wed 07:05: Output: 21 32 43 54 65 76 87 98 
Wed 07:05: [32m[Correct][0m	 output 8
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 2 3 0 
Wed 07:05: Output: 22 33 44 55 66 77 88 99 
Wed 07:05: Testing SECONDARY_DIAG shape...
Wed 07:05: SecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSeco
Wed 07:05: ndaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonalSecondaryDiagonal[32m[Correct][0m	 output 0
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 7 4 0 
Wed 07:05: Output: 7 16 25 34 43 52 61 70 
Wed 07:05: [32m[Correct][0m	 output 1
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 8 4 0 
Wed 07:05: Output: 8 17 26 35 44 53 62 71 
Wed 07:05: [32m[Correct][0m	 output 2
Wed 07:05: Input: 0 0 0 0 0 0 0 0 0 9 4 0 
Wed 07:05: Output: 9 18 27 36 45 54 63 72 
Wed 07:05: [32m[Correct][0m	 output 3
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 7 4 0 
Wed 07:05: Output: 17 26 35 44 53 62 71 80 
Wed 07:05: [32m[Correct][0m	 output 4
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 8 4 0 
Wed 07:05: Output: 18 27 36 45 54 63 72 81 
Wed 07:05: [32m[Correct][0m	 output 5
Wed 07:05: Input: 0 0 0 0 0 0 0 0 1 9 4 0 
Wed 07:05: Output: 19 28 37 46 55 64 73 82 
Wed 07:05: [32m[Correct][0m	 output 6
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 7 4 0 
Wed 07:05: Output: 27 36 45 54 63 72 81 90 
Wed 07:05: [32m[Correct][0m	 output 7
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 8 4 0 
Wed 07:05: Output: 28 37 46 55 64 73 82 91 
Wed 07:05: [32m[Correct][0m	 output 8
Wed 07:05: Input: 0 0 0 0 0 0 0 0 2 9 4 0 
Wed 07:05: Output: 29 38 47 56 65 74 83 92 
Wed 07:05: Process terminated with exit code 0.
