# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do C:/BDI/hdl/cos_sin/scr/simu_rtl_interactif_32b.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:55:59 on Apr 26,2024
# vcom -reportprogress 300 -93 C:/BDI/hdl/cos_sin/src/cordic_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package cordic_pkg
# -- Compiling package body cordic_pkg
# -- Loading package cordic_pkg
# End time: 20:56:00 on Apr 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:56:00 on Apr 26,2024
# vcom -reportprogress 300 -93 C:/BDI/hdl/cos_sin/src/cos_sin_pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package cordic_pkg
# -- Compiling entity cos_sin_pipe
# -- Compiling architecture rtl of cos_sin_pipe
# End time: 20:56:00 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:56:00 on Apr 26,2024
# vcom -reportprogress 300 -93 C:/BDI/hdl/cos_sin/src/cos_sin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package cordic_pkg
# -- Compiling entity cos_sin
# -- Compiling architecture rtl of cos_sin
# End time: 20:56:00 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:56:00 on Apr 26,2024
# vcom -reportprogress 300 -93 C:/BDI/hdl/cos_sin/tb/test_bench_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity test_bench_32b
# -- Compiling architecture bench of test_bench_32b
# End time: 20:56:00 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim test_bench_32b 
# Start time: 20:56:00 on Apr 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.cordic_pkg(body)
# Loading work.test_bench_32b(bench)#1
# Loading work.cos_sin_pipe(rtl)#1
# 1
# ** Note: Début de lecture du/des fichiers
#    Time: 0 ns  Iteration: 0  Instance: /test_bench_32b
# End time: 21:03:16 on Apr 26,2024, Elapsed time: 0:07:16
# Errors: 0, Warnings: 0
