import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (out: 1, @done done: 1) {
  cells {
    r = std_reg(1);
    a = std_reg(1);
  }
  wires {
    group write_a {
      a.write_en = 1'd1;
      a.in = 1'd1;
      write_a[done] = a.done;
    }
    group write_r {
      r.write_en = 1'd1;
      r.in = 1'd0;
      write_r[done] = r.done;
    }
  }

  control {}
}
