// Seed: 1015741052
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8
);
  wor id_10;
  assign id_10 = 1;
  logic id_11;
  ;
  assign id_11 = id_4;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    input wand id_7,
    output logic id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12
);
  always @(1 or id_7 | 1) id_8 <= -1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_1,
      id_5,
      id_11,
      id_12,
      id_5,
      id_12,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
