{\rtf1\ansi\ansicpg1252\deff0\nouicompat\deflang1033{\fonttbl{\f0\fnil\fcharset0 Calibri;}{\f1\fnil\fcharset161 Calibri;}{\f2\fnil Calibri;}}
{\*\generator Riched20 10.0.18362}\viewkind4\uc1 
\pard\sa200\sl276\slmult1\f0\fs22\lang9\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x00\tab 4\tab quad 2-input NAND gate\tab\tab\tab 14\tab SN74LS00\par
74x01\tab 4\tab quad 2-input NAND gate\tab\tab open-collector\tab 14\tab SN74LS01\par
74x02\tab 4\tab quad 2-input NOR gate\tab\tab\tab 14\tab SN74LS02\par
74x03\tab 4\tab quad 2-input NAND gate\tab\tab open-collector\tab 14\tab SN74LS03\par
74x04\tab 6\tab hex inverter gate\tab\tab\tab 14\tab SN74LS04\par
74x05\tab 6\tab hex inverter gate\tab\tab open-collector\tab 14\tab SN74LS05\par
74x06\tab 6\tab hex inverter gate\tab\tab open-collector 30 V / 40 mA\tab 14\tab SN74LS06\par
74x07\tab 6\tab hex buffer gate\tab\tab open-collector 30 V / 40 mA\tab 14\tab SN74LS07\par
74x08\tab 4\tab quad 2-input AND gate\tab\tab\tab 14\tab SN74LS08\par
74x09\tab 4\tab quad 2-input AND gate\tab\tab open-collector\tab 14\tab SN74LS09\par
74x10\tab 3\tab triple 3-input NAND gate\tab\tab\tab 14\tab SN74LS10\par
74x11\tab 3\tab triple 3-input AND gate\tab\tab\tab 14\tab SN74LS11\par
74x12\tab 3\tab triple 3-input NAND gate\tab\tab open-collector\tab 14\tab SN74LS12\par
74x13\tab 2\tab dual 4-input NAND gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS13\par
74x14\tab 6\tab hex inverter gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS14\par
74x15\tab 3\tab triple 3-input AND gate\tab\tab open-collector\tab 14\tab SN74LS15\par
74x16\tab 6\tab hex inverter gate\tab\tab open-collector 15 V / 40 mA\tab 14\tab SN7416\par
74x17\tab 6\tab hex buffer gate\tab\tab open-collector 15 V / 40 mA\tab 14\tab SN7417\par
74x18\tab 2\tab dual 4-input NAND gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS18\par
74x19\tab 6\tab hex inverter gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS19\par
74x20\tab 2\tab dual 4-input NAND gate\tab\tab\tab 14\tab SN74LS20\par
74x21\tab 2\tab dual 4-input AND gate\tab\tab\tab 14\tab SN74LS21\par
74x22\tab 2\tab dual 4-input NAND gate\tab\tab open-collector\tab 14\tab SN74LS22\par
74x23\tab 2\tab dual 4-input NOR gate with strobe, one gate expandable with 74x60\tab\tab\tab 16\tab SN7423\par
74x24\tab 4\tab quad 2-input NAND gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS24\par
74x25\tab 2\tab dual 4-input NOR gate with strobe\tab\tab\tab 14\tab SN7425\par
74x26\tab 4\tab quad 2-input NAND gate\tab\tab open-collector 15 V\tab 14\tab SN74LS26\par
74x27\tab 3\tab triple 3-input NOR gate\tab\tab\tab 14\tab SN74LS27\par
74x28\tab 4\tab quad 2-input NOR gate\tab\tab driver NO=30\tab 14\tab SN74LS28\par
74x29\tab 2\tab dual 4-input NOR gate\tab\tab\tab 14\tab US7429A\par
74x30\tab 1\tab single 8-input NAND gate\tab\tab\tab 14\tab SN74LS30\par
74x31\tab 6\tab hex delay elements\tab\tab\tab 16\tab SN74LS31\par
74x32\tab 4\tab quad 2-input OR gate\tab\tab\tab 14\tab SN74LS32\par
74x33\tab 4\tab quad 2-input NOR gate\tab\tab open-collector driver NO=30\tab 14\tab SN74LS33\par
74x34\tab 6\tab hex buffer gate\tab\tab\tab 14\tab MM74HC34\par
74x35\tab 6\tab hex buffer gate\tab\tab open-collector\tab 14\tab SN74ALS35\par
74x36\tab 4\tab quad 2-input NOR gate (different pinout than 7402)\tab\tab\tab 14\tab SN74HC36\par
74x37\tab 4\tab quad 2-input NAND gate\tab\tab driver NO=30\tab 14\tab SN74LS37\par
74x38\tab 4\tab quad 2-input NAND gate\tab\tab open-collector driver NO=30\tab 14\tab SN74LS38\par
74x39\tab 4\tab quad 2-input NAND gate (different pinout than 7438)\tab\tab open-collector 60 mA\tab 14\tab SN7439\par
74x40\tab 2\tab dual 4-input NAND gate\tab\tab driver NO=30\tab 14\tab SN74LS40\par
74x41\tab 1\tab BCD to decimal decoder / Nixie tube driver\tab\tab open-collector 70 V\tab 16\tab DM7441A\par
74x42\tab 1\tab BCD to decimal decoder\tab\tab\tab 16\tab SN74LS42\par
74x43\tab 1\tab excess-3 to decimal decoder\tab\tab\tab 16\tab SN7443A\par
74x44\tab 1\tab Gray code to decimal decoder\tab\tab\tab 16\tab SN7444A\par
74x45\tab 1\tab BCD to decimal decoder/driver\tab\tab open-collector 30 V / 80 mA\tab 16\tab SN7445\par
74x46\tab 1\tab BCD to 7-segment display decoder/driver\tab\tab open-collector 30 V\tab 16\tab SN7446A\par
74x47\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector 15 V\tab 16\tab SN74LS47\par
74x48\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector, 2 k\f1\lang1032\'d9 pull-up\tab 16\tab SN74LS48\par
74x49\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector\tab 14\tab SN74LS49\par
74x50\tab 2\tab dual 2-2-input AND-OR-Invert gate, one gate expandable\tab\tab\tab 14\tab SN7450\par
7451, 74H51, 74S51\tab 2\tab dual 2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN7451\par
74L51, 74LS51\tab 2\tab 3-3-input AND-OR-Invert gate and 2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN74LS51\par
74x52\tab 1\tab 3-2-2-2-input AND-OR gate, expandable with 74x61\tab\tab\tab 14\tab SN74H52\par
7453\tab 1\tab 2-2-2-2-input AND-OR-Invert gate, expandable\tab\tab\tab 14\tab SN7453\par
74H53\tab 1\tab 3-2-2-2-input AND-OR-Invert gate, expandable\tab\tab\tab 14\tab SN74H53\par
7454\tab 1\tab 2-2-2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN7454\par
74H54\tab 1\tab 3-2-2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN74H54\par
74L54, 74LS54\tab 1\tab 3-3-2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN74LS54\par
74x55\tab 1\tab 4-4-input AND-OR-Invert gate, 74H55 is expandable\tab\tab\tab 14\tab SN74LS55\par
74x56\tab 1\tab 50:1 frequency divider\tab\tab\tab 8\tab SN74LS56\par
74x57\tab 1\tab 60:1 frequency divider\tab\tab\tab 8\tab SN74LS57\par
74x58\tab 2\tab 3-3-input AND-OR gate and 2-2-input AND-OR gate\tab\tab\tab 14\tab 74HC58\par
74x59\tab 2\tab dual 3-2-input AND-OR-Invert gate\tab\tab\tab 14\tab US7459A\par
74x60\tab 2\tab dual 4-input expander for 74x23, 74x50, 74x53, 74x55\tab\tab\tab 14\tab SN7460\par
74x61\tab 3\tab triple 3-input expander for 74x52\tab\tab\tab 14\tab SN74H61\par
74x62\tab 1\tab 3-3-2-2-input AND-OR expander for 74x50, 74x53, 74x55\tab\tab\tab 14\tab SN74H62\par
74x63\tab 6\tab hex current sensing interface gates\tab\tab\tab 14\tab SN74LS63\par
74x64\tab 1\tab 4-3-2-2-input AND-OR-Invert gate\tab\tab\tab 14\tab SN74S64\par
74x65\tab 1\tab 4-3-2-2 input AND-OR-Invert gate\tab\tab open-collector\tab 14\tab SN74S65\par
74x67\tab 1\tab AND gated J-K master-slave flip-flop, asynchronous preset and clear (improved 74L72)\tab\tab\tab (16)\tab BL54L67Y\par
74L68\tab 2\tab dual J-K flip-flop, asynchronous clear (improved 74L73)\tab\tab\tab (18)\tab BL54L68Y\par
74LS68\tab 2\tab dual 4-bit decade counters\tab\tab\tab 16\tab SN74LS68\par
74L69\tab 2\tab dual J-K flip-flop, asynchronous preset, common clock and clear\tab\tab\tab (18)\tab BL54L69Y\par
74LS69\tab 2\tab dual 4-bit binary counters\tab\tab\tab 16\tab SN74LS69\par
74x70\tab 1\tab AND-gated positive edge triggered J-K flip-flop, asynchronous preset and clear\tab\tab\tab 14\tab SN7470\par
74H71\tab 1\tab AND-OR-gated J-K master-slave flip-flop, preset\tab\tab\tab 14\tab SN74H71\par
74L71\tab 1\tab AND-gated R-S master-slave flip-flop, preset and clear\tab\tab\tab 14\tab SN54L71\par
74x72\tab 1\tab AND gated J-K master-slave flip-flop, asynchronous preset and clear\tab\tab\tab 14\tab SN7472\par
74x73\tab 2\tab dual J-K flip-flop, asynchronous clear\tab\tab\tab 14\tab SN54LS73A\par
74x74\tab 2\tab dual D positive edge triggered flip-flop, asynchronous preset and clear\tab\tab\tab 14\tab SN74LS74A\par
74x75\tab 2\tab 4-bit bistable latch, complementary outputs\tab\tab\tab 16\tab SN74LS75\par
74x76\tab 2\tab dual J-K flip-flop, asynchronous preset and clear\tab\tab\tab 16\tab SN74LS76A\par
74x77\tab 1\tab 4-bit bistable latch\tab\tab\tab 14\tab SN74LS77\par
74H78\tab 2\tab dual positive pulse triggered J-K flip-flop, preset, common clock and common clear\tab\tab\tab 14\tab SN74H78\par
74L78\tab 2\tab dual positive pulse triggered J-K flip-flop, preset, common clock and common clear\tab\tab\tab 14\tab SN54L78\par
74LS78\tab 2\tab dual negative edge triggered J-K flip-flop, preset, common clock and common clear\tab\tab\tab 14\tab SN74LS78A\par
74x79\tab 2\tab dual D positive edge triggered flip-flop, asynchronous preset and clear\tab\tab\tab 14\tab MC7479\par
74x80\tab 1\tab gated full adder\tab\tab\tab 14\tab SN7480\par
74x81\tab 1\tab 16-bit RAM\tab\tab\tab 14\tab SN7481A\par
74x82\tab 1\tab 2-bit binary full adder\tab\tab\tab 14\tab SN7482\par
74x83\tab 1\tab 4-bit binary full adder\tab\tab\tab 16\tab SN74LS83A\par
74x84\tab 1\tab 16-bit RAM\tab\tab\tab 16\tab SN7484A\par
74x85\tab 1\tab 4-bit magnitude comparator\tab\tab\tab 16\tab SN74LS85\par
74x86\tab 4\tab quad 2-input XOR gate\tab\tab\tab 14\tab SN74LS86A\par
74x87\tab 1\tab 4-bit true/complement/zero/one element\tab\tab\tab 14\tab SN74H87\par
74x88\tab 1\tab 256-bit ROM (32x8)\tab\tab open-collector\tab 16\tab SN7488A\par
74x89\tab 1\tab 64-bit RAM (16x4), inverted outputs\tab\tab open-collector\tab 16\tab SN7489\par
74x90\tab 1\tab decade counter (separate divide-by-2 and divide-by-5 sections)\tab\tab\tab 14\tab SN74LS90\par
74x91\tab 1\tab 8-bit shift register, serial in, serial out, gated input\tab\tab\tab 14\tab SN74LS91\par
74x92\tab 1\tab divide-by-12 counter (separate divide-by-2 and divide-by-6 sections)\tab\tab\tab 14\tab SN74LS92\par
74x93\tab 1\tab 4-bit binary counter (separate divide-by-2 and divide-by-8 sections)\tab\tab\tab 14\tab SN74LS93\par
74x94\tab 1\tab 4-bit shift register, dual asynchronous presets\tab\tab\tab 16\tab SN7494\par
74x95\tab 1\tab 4-bit shift register, parallel in, parallel out, serial input\tab\tab\tab 14\tab SN74LS95B\par
74x96\tab 1\tab 5-bit parallel-in/parallel-out shift register, asynchronous preset\tab\tab\tab 16\tab SN74LS96\par
74x97\tab 1\tab synchronous 6-bit binary rate multiplier\tab\tab\tab 16\tab SN7497\par
74x98\tab 1\tab 4-bit data selector/storage register\tab\tab\tab 16\tab SN54L98\par
74x99\tab 1\tab 4-bit bidirectional universal shift register\tab\tab\tab 16\tab SN54L99\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x100\tab 2\tab dual 4-bit bistable latch\tab\tab\tab 24\tab SN74100\par
74x101\tab 1\tab AND-OR-gated J-K negative-edge-triggered flip-flop, preset\tab\tab\tab 14\tab SN74H101\par
74x102\tab 1\tab AND-gated J-K negative-edge-triggered flip-flop, preset and clear\tab\tab\tab 14\tab SN74H102\par
74x103\tab 2\tab dual J-K negative-edge-triggered flip-flop, clear\tab\tab\tab 14\tab SN74H103\par
74x104\tab 1\tab J-K master-slave flip-flop\tab\tab\tab 14\tab SN74104\par
74x105\tab 1\tab J-K master-slave flip-flop, J2 and K2 inverted\tab\tab\tab 14\tab SN74105\par
74x106\tab 2\tab dual J-K negative-edge-triggered flip-flop, preset and clear\tab\tab\tab 16\tab SN74H106\par
74x107\tab 2\tab dual J-K flip-flop, clear\tab\tab\tab 14\tab SN74107\par
74x107A\tab 2\tab dual J-K negative-edge-triggered flip-flop, clear\tab\tab\tab 14\tab SN74LS107A\par
74x108\tab 2\tab dual J-K negative-edge-triggered flip-flop, preset, common clear and common clock\tab\tab\tab 14\tab SN74H108\par
74x109\tab 2\tab dual J-Not-K positive-edge-triggered flip-flop, clear and preset\tab\tab\tab 16\tab SN74109\par
74x110\tab 1\tab AND-gated J-K master-slave flip-flop, data lockout\tab\tab\tab 14\tab SN74110\par
74x111\tab 2\tab dual J-K master-slave flip-flop, data lockout, reset, set\tab\tab\tab 16\tab TL74111N\par
74x112\tab 2\tab dual J-K negative-edge-triggered flip-flop, clear and preset\tab\tab\tab 16\tab SN74LS112A\par
74x113\tab 2\tab dual J-K negative-edge-triggered flip-flop, preset\tab\tab\tab 14\tab SN74LS113A\par
74x114\tab 2\tab dual J-K negative-edge-triggered flip-flop, preset, common clock and clear\tab\tab\tab 14\tab SN74LS114A\par
74x115\tab 2\tab dual J-K master-slave flip-flop, data lockout, reset\tab\tab\tab 14\tab TL74115N\par
74116\tab 2\tab dual 4-bit latch, clear\tab\tab\tab 24\tab SN74116\par
74H116\tab 1\tab AND-gated J-K flip flop\tab ?\tab ?\tab 14\tab MC74H116\par
74x117\tab 1\tab AND-gated J-K flip flop, one J and K input inverted\tab ?\tab ?\tab 14\tab MC74H117\par
74x118\tab 6\tab hex set/reset latch, common reset\tab\tab\tab 16\tab ITT74118\par
74119\tab 6\tab hex set/reset latch\tab ?\tab ?\tab 24\tab TL74119N\par
74H119\tab 2\tab dual J-K flip-flop, shared clear and clock inputs\tab ?\tab ?\tab 14\tab MC74H119\par
74120\tab 2\tab dual pulse synchronizer/drivers\tab 15 k\'d9 pull-up\tab\tab 16\tab SN74120\par
74H120\tab 2\tab dual J-K flip-flop, separate clock inputs\tab ?\tab ?\tab 14\tab MC74H120\par
74x121\tab 1\tab monostable multivibrator\tab Schmitt-trigger\tab\tab 14\tab SN74121\par
74x122\tab 1\tab retriggerable monostable multivibrator, clear\tab\tab\tab 14\tab SN74122\par
74x123\tab 2\tab dual retriggerable monostable multivibrator, clear\tab\tab\tab 16\tab SN74123\par
74x124\tab 2\tab dual voltage-controlled oscillator\tab analog\tab\tab 16\tab SN74S124\par
74x125\tab 4\tab quad bus buffer, negative enable\tab\tab three-state\tab 14\tab SN74LS125A\par
74x126\tab 4\tab quad bus buffer, positive enable\tab\tab three-state\tab 14\tab SN74LS126A\par
74x128\tab 4\tab quad 2-input NOR gate\tab\tab driver 50 \'d9\tab 14\tab SN74128\par
74x130\tab 2\tab retriggerable monostable multivibrator\tab\tab\tab 16\tab SN74130\par
74x131\tab 4\tab quad 2-input AND gate\tab\tab open-collector 15 V\tab 14\tab ITT74131\par
74x132\tab 4\tab quad 2-input NAND gate\tab Schmitt-trigger\tab\tab 14\tab SN74LS132\par
74x133\tab 1\tab single 13-input NAND gate\tab\tab\tab 16\tab SN54ALS133\par
74x134\tab 1\tab single 12-input NAND gate\tab\tab three-state\tab 16\tab SN74S134\par
74x135\tab 4\tab quad XOR/XNOR gate, two inputs to select logic type\tab\tab\tab 16\tab SN74S135\par
74x136\tab 4\tab quad 2-input XOR gate\tab\tab open-collector\tab 14\tab SN74LS136\par
74x137\tab 1\tab 3-line to 8-line decoder/demultiplexer, address latch, inverting outputs\tab\tab\tab 16\tab SN74LS137\par
74x138\tab 1\tab 3-line to 8-line decoder/demultiplexer, inverting outputs\tab\tab\tab 16\tab SN74LS138\par
74x139\tab 2\tab dual 2 to 4-line decoder/demultiplexer, inverting outputs\tab\tab\tab 16\tab SN74LS139A\par
74x140\tab 2\tab dual 4-input NAND\tab\tab driver 50 \'d9\tab 14\tab SN74S140\par
74x141\tab 1\tab BCD to decimal decoder/driver for cold-cathode indicator / Nixie tube\tab\tab open-collector 60 V\tab 16\tab DM74141\par
74x142\tab 1\tab decade counter/latch/decoder/driver for Nixie tubes\tab\tab open-collector 60 V\tab 16\tab SN74142\par
74x143\tab 1\tab decade counter/latch/decoder/7-segment driver\tab\tab constant current 15 mA\tab 24\tab SN74143\par
74x144\tab 1\tab decade counter/latch/decoder/7-segment driver\tab\tab open-collector 15 V / 25 mA\tab 24\tab SN74143\par
74x145\tab 1\tab BCD to decimal decoder/driver\tab\tab open-collector 15 V / 80 mA\tab 16\tab SN74145\par
74x146\tab 1\tab 3-line to 8-line decoder\tab\tab\tab\tab MCE74H146\par
74x147\tab 1\tab 10-line to 4-line priority encoder\tab\tab\tab 16\tab SN74147\par
74x148\tab 1\tab 8-line to 3-line priority encoder\tab\tab\tab 16\tab SN74148\par
74x149\tab 1\tab 8-line to 8-line priority encoder\tab\tab\tab 20\tab MM74HCT149\par
74x150\tab 1\tab 16-line to 1-line data selector/multiplexer\tab\tab\tab 24\tab SN74150\par
74x151\tab 1\tab 8-line to 1-line data selector/multiplexer\tab\tab\tab 16\tab SN74151A\par
74x152\tab 1\tab 8-line to 1-line data selector/multiplexer, inverting output\tab\tab\tab 14\tab SN54152A\par
74x153\tab 2\tab dual 4-line to 1-line data selector/multiplexer, non-inverting outputs\tab\tab\tab 16\tab SN74153\par
74x154\tab 1\tab 4-line to 16-line decoder/demultiplexer, inverting outputs\tab\tab\tab 24\tab SN74154\par
74x155\tab 2\tab dual 2-line to 4-line decoder/demultiplexer, inverting outputs\tab\tab\tab 16\tab SN74155\par
74x156\tab 2\tab dual 2-line to 4-line decoder/demultiplexer, inverting outputs\tab\tab open-collector\tab 16\tab SN74156\par
74x157\tab 4\tab quad 2-line to 1-line data selector/multiplexer, non-inverting outputs\tab\tab\tab 16\tab SN74157\par
74x158\tab 4\tab quad 2-line to 1-line data selector/multiplexer, inverting outputs\tab\tab\tab 16\tab SN74LS158\par
74x159\tab 1\tab 4-line to 16-line decoder/demultiplexer\tab\tab open-collector\tab 24\tab SN74159\par
74x160\tab 1\tab synchronous presettable 4-bit decade counter, asynchronous clear\tab\tab\tab 16\tab SN74160\par
74x161\tab 1\tab synchronous presettable 4-bit binary counter, asynchronous clear\tab\tab\tab 16\tab SN74161\par
74x162\tab 1\tab synchronous presettable 4-bit decade counter, synchronous clear\tab\tab\tab 16\tab SN74162\par
74x163\tab 1\tab synchronous presettable 4-bit binary counter, synchronous clear\tab\tab\tab 16\tab SN74163\par
74x164\tab 1\tab 8-bit serial-in parallel-out (SIPO) shift register, asynchronous clear, not output latch\tab\tab\tab 14\tab SN74164\par
74x165\tab 1\tab 8-bit parallel-in serial-out (PISO) shift register, parallel load, complementary outputs\tab\tab\tab 16\tab SN74165\par
74x166\tab 1\tab parallel-load 8-bit shift register\tab\tab\tab 16\tab SN74166\par
74x167\tab 1\tab synchronous decade rate multiplier\tab\tab\tab 16\tab SN74167\par
74x168\tab 1\tab synchronous presettable 4-bit up/down decade counter\tab\tab\tab 16\tab DM74LS168\par
74x169\tab 1\tab synchronous presettable 4-bit up/down binary counter\tab\tab\tab 16\tab SN74LS169B\par
74x170\tab 1\tab 16-bit register file (4x4)\tab\tab open-collector\tab 16\tab SN74170\par
74x171\tab 4\tab quad D flip-flops, clear\tab\tab\tab 16\tab SN74LS171\par
74x172\tab 1\tab 16-bit multiple port register file (8x2)\tab\tab three-state\tab 24\tab SN74172\par
74x173\tab 4\tab quad D flip-flop, asynchronous clear\tab\tab three-state\tab 16\tab SN74173\par
74x174\tab 6\tab hex D flip-flop, common asynchronous clear\tab\tab\tab 16\tab SN74174\par
74x175\tab 4\tab quad D edge-triggered flip-flop, complementary outputs and asynchronous clear\tab\tab\tab 16\tab SN74175\par
74x176\tab 1\tab presettable decade (bi-quinary) counter/latch\tab\tab\tab 14\tab SN74176\par
74x177\tab 1\tab presettable binary counter/latch\tab\tab\tab 14\tab SN74177\par
74x178\tab 1\tab 4-bit parallel-access shift register\tab\tab\tab 14\tab SN74178\par
74x179\tab 1\tab 4-bit parallel-access shift register, asynchronous clear input, complementary Qd output\tab\tab\tab 16\tab SN74179\par
74x180\tab 1\tab 9-bit odd/even parity bit generator and checker\tab\tab\tab 14\tab SN74180\par
74x181\tab 1\tab 4-bit arithmetic logic unit and function generator\tab\tab\tab 24\tab SN74LS181\par
74x182\tab 1\tab lookahead carry generator\tab\tab\tab 16\tab SN74S182\par
74x183\tab 2\tab dual carry-save full adder\tab\tab\tab 14\tab SN74LS183\par
74x184\tab 1\tab BCD to binary converter\tab\tab open-collector\tab 16\tab SN74184\par
74x185\tab 1\tab 6-bit binary to BCD converter\tab\tab open-collector\tab 16\tab SN74185A\par
74x186\tab 1\tab 512-bit ROM (64x8)\tab\tab open-collector\tab 24\tab SN74186\par
74x187\tab 1\tab 1024-bit ROM (256x4)\tab\tab open-collector\tab 16\tab SN74187\par
74x188\tab 1\tab 256-bit PROM (32x8)\tab\tab open-collector\tab 16\tab SN74S188\par
74x189\tab 1\tab 64-bit RAM (16x4), inverting outputs\tab\tab three-state\tab 16\tab SN74S189\par
74x190\tab 1\tab synchronous presettable up/down 4-bit decade counter\tab\tab\tab 16\tab SN74190\par
74x191\tab 1\tab synchronous presettable up/down 4-bit binary counter\tab\tab\tab 16\tab SN74191\par
74x192\tab 1\tab synchronous presettable up/down 4-bit decade counter, clear\tab\tab\tab 16\tab SN74192\par
74x193\tab 1\tab synchronous presettable up/down 4-bit binary counter, clear\tab\tab\tab 16\tab SN74193\par
74x194\tab 1\tab 4-bit bidirectional universal shift register\tab\tab\tab 16\tab SN74194\par
74x195\tab 1\tab 4-bit parallel-access shift register\tab\tab\tab 16\tab SN74195\par
74x196\tab 1\tab presettable 4-bit decade counter/latch\tab\tab\tab 14\tab SN74196\par
74x197\tab 1\tab presettable 4-bit binary counter/latch\tab\tab\tab 14\tab SN74197\par
74x198\tab 1\tab 8-bit bidirectional universal shift register\tab\tab\tab 24\tab SN74198\par
74x199\tab 1\tab 8-bit universal shift register, J-Not-K serial inputs\tab\tab\tab 24\tab SN74199\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x200\tab 1\tab 256-bit RAM (256x1)\tab\tab three-state\tab 16\tab DM74S200\par
74x201\tab 1\tab 256-bit RAM (256x1)\tab\tab three-state\tab 16\tab SN74S201\par
74x202\tab 1\tab 256-bit RAM (256x1) with power down\tab\tab three-state\tab 16\tab SN74LS202\par
74x206\tab 1\tab 256-bit RAM (256x1)\tab\tab open-collector\tab 16\tab DM74S206\par
74x207\tab 1\tab 1024-bit RAM (256x4)\tab\tab three-state\tab 16\tab SN74LS207\par
74x208\tab 1\tab 1024-bit RAM (256x4), separate data in- and outputs\tab\tab three-state\tab 20\tab SN74LS208\par
74x209\tab 1\tab 1024-bit RAM (1024x1)\tab\tab three-state\tab 16\tab SN74S209\par
74x210\tab 8\tab octal buffer, inverting\tab\tab three-state\tab 20\tab SN74LS210\par
74x211\tab 1\tab 144-bit RAM (16x9) with output latch\tab\tab three-state\tab 20\tab 74F211\par
74x212\tab 1\tab 144-bit RAM (16x9)\tab\tab three-state\tab 20\tab 74F212\par
74x213\tab 1\tab 192-bit RAM (16x12)\tab\tab three-state\tab 20\tab 74F213\par
74x214\tab 1\tab 1024-bit RAM (1024x1)\tab\tab three-state\tab 16\tab SN74LS214\par
74x215\tab 1\tab 1024-bit RAM (1024x1) with power-down mode\tab\tab three-state\tab 16\tab SN74LS215\par
74x216\tab 1\tab 256-bit RAM (64x4), common I/O\tab\tab three-state\tab 16\tab SN74LS216\par
74x217\tab 1\tab 256-bit RAM (64x4)\tab\tab three-state\tab 20\tab SN74ALS217\par
74x218\tab 1\tab 256-bit RAM (32x8)\tab\tab three-state\tab 20\tab SN74ALS218\par
74x219\tab 1\tab 64-bit RAM (16x4), non-inverting outputs\tab\tab three-state\tab 16\tab SN74LS219\par
74x221\tab 2\tab dual monostable multivibrator\tab Schmitt-trigger\tab\tab 16\tab SN74221\par
74x222\tab 1\tab 64-bit FIFO memory (16x4), synchronous, input/output ready enable\tab\tab three-state\tab 20\tab SN74LS722\par
74x224\tab 1\tab 64-bit FIFO memory (16x4), synchronous\tab\tab three-state\tab 16\tab SN74LS724\par
74x225\tab 1\tab 80-bit FIFO memory (16x5), asynchronous\tab\tab three-state\tab 20\tab SN74S225\par
74x226\tab 1\tab 4-bit parallel latched bus transceiver\tab\tab three-state\tab 16\tab SN74S226\par
74x227\tab 1\tab 64-bit FIFO memory (16x4), synchronous, input/output ready enable\tab\tab open-collector\tab 20\tab SN74LS727\par
74x228\tab 1\tab 64-bit FIFO memory (16x4), synchronous\tab\tab open-collector\tab 20\tab SN74LS728\par
74x229\tab 1\tab 80-bit FIFO memory (16x5), asynchronous\tab\tab three-state\tab 20\tab SN74ALS229B\par
74x230\tab 2\tab dual 4-bit buffer/driver, one inverted, one non-inverted; negative enable\tab\tab three-state\tab 20\tab SN74AS230\par
74x231\tab 2\tab dual 4-bit buffer/driver, both inverted; one positive and one negative enable\tab\tab three-state\tab 20\tab SN74AS231\par
74x232\tab 1\tab 64-bit FIFO memory (16x4), asynchronous\tab\tab three-state\tab 16\tab SN74ALS232B\par
74x233\tab 1\tab 80-bit FIFO memory (16x5), asynchronous\tab\tab three-state\tab 20\tab SN74ALS233B\par
74x234\tab 1\tab 256-bit FIFO memory (64x4), asynchronous\tab\tab three-state\tab 16\tab SN74ALS234\par
74x235\tab 1\tab 320-bit FIFO memory (64x5), asynchronous\tab\tab three-state\tab 20\tab SN74ALS235\par
74x236\tab 1\tab 256-bit FIFO memory (64x4), asynchronous\tab\tab three-state\tab 16\tab SN74ALS236\par
74x237\tab 1\tab 3-of-8 decoder/demultiplexer, address latch, active high outputs\tab\tab\tab 16\tab CD74HC237\par
74x238\tab 1\tab 3-of-8 decoder/demultiplexer, active high outputs\tab\tab\tab 16\tab CD74HC238\par
74x239\tab 2\tab dual 2-of-4 decoder/demultiplexer, active high outputs\tab\tab\tab 16\tab SN74HC239\par
74x240\tab 8\tab octal buffer, inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS240\par
74x241\tab 8\tab octal buffer, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS241\par
74x242\tab 4\tab quad bus transceiver, inverting outputs\tab Schmitt-trigger\tab three-state\tab 14\tab SN74LS242\par
74x243\tab 4\tab quad bus transceiver, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 14\tab SN74LS243\par
74x244\tab 8\tab octal buffer, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS244\par
74x245\tab 8\tab octal bus transceiver, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS245\par
74x246\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector 30 V\tab 16\tab SN74246\par
74x247\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector 15 V\tab 16\tab SN74247\par
74x248\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector, 2 k\'d9 pull-up\tab 16\tab SN74248\par
74x249\tab 1\tab BCD to 7-segment decoder/driver\tab\tab open-collector\tab 16\tab SN74249\par
74x250\tab 1\tab 1 of 16 data selector/multiplexer\tab\tab three-state\tab 24\tab SN74AS250\par
74x251\tab 1\tab 8-line to 1-line data selector/multiplexer, complementary outputs\tab\tab three-state\tab 16\tab SN74251\par
74x253\tab 2\tab dual 4-line to 1-line data selector/multiplexer\tab\tab three-state\tab 16\tab SN74LS253\par
74x255\tab 2\tab dual 2-line to 4-line decoder/demultiplexer, inverting outputs\tab\tab three-state\tab 16\tab 74LS255\par
74x256\tab 2\tab dual 4-bit addressable latch\tab\tab\tab 16\tab MC74F256\par
74x257\tab 4\tab quad 2-line to 1-line data selector/multiplexer, non-inverting outputs\tab\tab three-state\tab 16\tab SN74LS257B\par
74x258\tab 4\tab quad 2-line to 1-line data selector/multiplexer, inverting outputs\tab\tab three-state\tab 16\tab SN74LS258B\par
74x259\tab 1\tab 8-bit addressable latch\tab\tab\tab 16\tab SN74259\par
74x260\tab 2\tab dual 5-input NOR gate\tab\tab\tab 14\tab SN74LS260\par
74x261\tab 1\tab 2-bit by 4-bit parallel binary multiplier\tab\tab\tab 16\tab SN74LS261\par
74x262\tab 1\tab 5760-bit ROM (Teletext character set, 128 characters 5x9)\tab\tab three-state\tab 20\tab SN74S262N\par
74x264\tab 1\tab look ahead carry generator\tab\tab\tab 16\tab SN74AS264\par
74x265\tab 4\tab quad complementary output elements\tab\tab\tab 16\tab SN74265\par
74x266\tab 4\tab quad 2-input XNOR gate\tab\tab open-collector\tab 14\tab SN74LS266\par
74x268\tab 6\tab hex D-type latches, common output control, common enable\tab\tab three-state\tab 16\tab SN74S268\par
74x269\tab 1\tab 8-bit bidirectional binary counter\tab\tab\tab 24\tab MC74F269\par
74x270\tab 1\tab 2048-bit ROM (512x4)\tab\tab open-collector\tab 16\tab SN74S270\par
74x271\tab 1\tab 2048-bit ROM (256x8)\tab\tab open-collector\tab 20\tab SN74S271\par
74x273\tab 1\tab 8-bit register, asynchronous clear\tab\tab\tab 20\tab SN74273\par
74x274\tab 1\tab 4-bit by 4-bit binary multiplier\tab\tab three-state\tab 20\tab SN74S274\par
74x275\tab 1\tab 7-bit slice Wallace tree\tab\tab three-state\tab 16\tab SN74S275\par
74x276\tab 4\tab quad J-Not-K edge-triggered flip-flops, separate clocks, common preset and clear\tab\tab\tab 20\tab SN74276\par
74x278\tab 1\tab 4-bit cascadeable priority registers, latched data inputs\tab\tab\tab 14\tab SN74278\par
74x279\tab 4\tab quad set-reset latch\tab\tab\tab 16\tab SN74279\par
74x280\tab 1\tab 9-bit odd/even parity bit generator/checker\tab\tab\tab 14\tab SN74LS280\par
74x281\tab 1\tab 4-bit parallel binary accumulator\tab\tab\tab 24\tab SN74S281\par
74x282\tab 1\tab look-ahead carry generator, selectable carry inputs\tab\tab\tab 20\tab SN74AS282\par
74x283\tab 1\tab 4-bit binary full adder (has carry in function)\tab\tab\tab 16\tab SN74283\par
74x284\tab 1\tab 4-bit by 4-bit parallel binary multiplier (low order 4 bits of product)\tab\tab\tab 16\tab SN74284\par
74x285\tab 1\tab 4-bit by 4-bit parallel binary multiplier (high order 4 bits of product)\tab\tab\tab 16\tab SN74285\par
74x286\tab 1\tab 9-bit parity generator/checker, bus driver parity I/O port\tab\tab\tab 14\tab SN74AS286\par
74x287\tab 1\tab 1024-bit PROM (256x4)\tab\tab three-state\tab 16\tab SN74S287\par
74x288\tab 1\tab 256-bit PROM (32x8)\tab\tab three-state\tab 16\tab SN74S288\par
74x289\tab 1\tab 64-bit RAM (16x4), inverted outputs\tab\tab open-collector\tab 16\tab SN74S289\par
74x290\tab 1\tab decade counter (separate divide-by-2 and divide-by-5 sections)\tab\tab\tab 14\tab SN74290\par
74x292\tab 1\tab programmable frequency divider/digital timer\tab\tab\tab 16\tab SN74LS292\par
74x293\tab 1\tab 4-bit binary counter (separate divide-by-2 and divide-by-8 sections)\tab\tab\tab 14\tab SN74293\par
74x294\tab 1\tab programmable frequency divider/digital timer\tab\tab\tab 16\tab SN74LS294\par
74x295\tab 1\tab 4-bit bidirectional shift register\tab\tab three-state\tab 14\tab SN74LS295B\par
74x297\tab 1\tab digital phase-locked loop filter\tab\tab\tab 16\tab SN74LS297\par
74x298\tab 4\tab quad 2-input multiplexer, storage\tab\tab\tab 16\tab SN74298\par
74x299\tab 1\tab 8-bit bidirectional universal shift/storage register\tab\tab three-state\tab 20\tab SN74LS299\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x300\tab 1\tab 256-bit RAM (256x1)\tab\tab open-collector\tab 16\tab SN74LS300A\par
74x301\tab 1\tab 256-bit RAM (256x1)\tab\tab open-collector\tab 16\tab SN74S301\par
74x302\tab 1\tab 256-bit RAM (256x1)\tab\tab open-collector\tab 16\tab SN74LS302\par
74x303\tab 1\tab octal divide-by-2 clock driver, 2 outputs inverted\tab\tab\tab 16\tab SN74AS303\par
74x304\tab 1\tab octal divide-by-2 clock driver\tab\tab\tab 16\tab SN74AS304\par
74x305\tab 1\tab octal divide-by-2 clock driver, 4 outputs inverted\tab\tab\tab 16\tab SN74AS305\par
74x309\tab 1\tab 1024-bit RAM (1024x1)\tab\tab open-collector\tab 16\tab SN74S309\par
74x310\tab 8\tab octal buffer, inverting\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS310\par
74x311\tab 1\tab 144-bit RAM (16x9) with output latch\tab\tab open-collector\tab 20\tab 74F311\par
74x312\tab 1\tab 144-bit RAM (16x9)\tab\tab open-collector\tab 20\tab 74F312\par
74x313\tab 1\tab 192-bit RAM (16x12)\tab\tab open-collector\tab 20\tab 74F313\par
74x314\tab 1\tab 1024-bit RAM (1024x1)\tab\tab open-collector\tab 16\tab SN74LS314\par
74x315\tab 1\tab 1024-bit RAM (1024x1) with power-down mode\tab\tab open-collector\tab 16\tab SN74LS315\par
74x316\tab 1\tab 256-bit RAM (64x4), common I/O\tab\tab open-collector\tab 16\tab SN74LS316\par
74x317\tab 1\tab 256-bit RAM (64x4)\tab\tab open-collector\tab 20\tab SN74ALS317\par
74x318\tab 1\tab 256-bit RAM (32x8)\tab\tab open-collector\tab 20\tab SN74ALS318\par
74x319\tab 1\tab 64-bit RAM (16x4)\tab\tab open-collector\tab 16\tab SN74LS319\par
74x320\tab 1\tab crystal-controlled oscillator\tab\tab\tab 16\tab SN74LS320\par
74x321\tab 1\tab crystal-controlled oscillators, F/2 and F/4 count-down outputs\tab\tab\tab 16\tab SN74LS320\par
74x322\tab 1\tab 8-bit shift register, sign extend\tab\tab three-state\tab 20\tab SN74LS322A\par
74x323\tab 1\tab 8-bit bidirectional universal shift/storage register, synchronous clear\tab\tab three-state\tab 20\tab SN74LS323\par
74x324\tab 1\tab voltage-controlled oscillator (or crystal controlled), enable input, complementary outputs\tab analog\tab\tab 14\tab SN74LS324\par
74x325\tab 2\tab dual voltage-controlled oscillator (or crystal controlled), complementary outputs\tab analog\tab\tab 16\tab SN74LS325\par
74x326\tab 2\tab dual voltage-controlled oscillator (or crystal controlled), enable input, complementary outputs\tab analog\tab\tab 16\tab SN74LS326\par
74x327\tab 2\tab dual voltage-controlled oscillator (or crystal controlled)\tab analog\tab\tab 14\tab SN74LS327\par
74x330\tab 1\tab PLA (12 inputs, 50 terms, 6 outputs)\tab\tab three-state\tab 20\tab SN74S330\par
74x331\tab 1\tab PLA (12 inputs, 50 terms, 6 outputs)\tab\tab open-collector, 2.5 k\'d9 pull-up\tab 20\tab SN74S331\par
74x333\tab 1\tab PLA (12 inputs, 32 terms, 6 outputs, 4 state registers)\tab\tab three-state\tab 24\tab SN74LS333\par
74x334\tab 1\tab PLA (12 inputs, 32 terms, 6 outputs)\tab\tab three-state\tab 24\tab SN74LS334\par
74x335\tab 1\tab PLA (12 inputs, 32 terms, 6 outputs, 4 state registers)\tab\tab open-collector\tab 24\tab SN74LS335\par
74x336\tab 1\tab PLA (12 inputs, 32 terms, 6 outputs)\tab\tab open-collector\tab 24\tab SN74LS336\par
74x337\tab 1\tab clock driver\tab\tab three-state\tab 20\tab SN74ABT337\par
74x340\tab 8\tab octal buffer, inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74S340\par
74x341\tab 8\tab octal buffer, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74S341\par
74x344\tab 8\tab octal buffer, non-inverting outputs\tab Schmitt-trigger\tab three-state\tab 20\tab SN74S344\par
74x347\tab 1\tab BCD-to-7 segment decoders/drivers, low voltage version of 7447\tab\tab open-collector\tab 16\tab SN74LS347\par
74x348\tab 1\tab 8 to 3-line priority encoder\tab\tab three-state\tab 16\tab SN74LS348\par
74x350\tab 1\tab 4-bit shifter\tab\tab three-state\tab 16\tab SN74S350\par
74x351\tab 2\tab dual 8-line to 1-line data selectors/multiplexers, 4 common data inputs\tab\tab three-state\tab 20\tab SN74351\par
74x352\tab 2\tab dual 4-line to 1-line data selectors/multiplexers, inverting outputs\tab\tab\tab 16\tab SN74LS352\par
74x353\tab 2\tab dual 4-line to 1-line data selectors/multiplexers, inverting outputs\tab\tab three-state\tab 16\tab SN74LS353\par
74x354\tab 1\tab 8-line to 1-line data selector/multiplexer, transparent registers\tab\tab three-state\tab 20\tab CD74HC354\par
74x355\tab 1\tab 8-line to 1-line data selector/multiplexer, transparent registers\tab\tab open-collector\tab 20\tab SN74LS355\par
74x356\tab 1\tab 8-line to 1-line data selector/multiplexer, edge-triggered registers\tab\tab three-state\tab 20\tab CD74HCT356\par
74x357\tab 1\tab 8-line to 1-line data selector/multiplexer, edge-triggered registers\tab\tab open-collector\tab 20\tab SN74LS357\par
74x361\tab 1\tab bubble memory function timing generator\tab\tab\tab 22\tab SN74LS361\par
74x362\tab 1\tab four-phase clock generator/driver for Texas Instruments TMS9900\tab\tab\tab 20\tab SN74LS362\par
74x363\tab 1\tab octal transparent latch\tab\tab three-state\tab 20\tab SN74LS363\par
74x364\tab 1\tab octal edge-triggered D-type register\tab\tab three-state\tab 20\tab SN74LS364\par
74x365\tab 6\tab hex buffer, non-inverting outputs\tab\tab three-state\tab 16\tab SN74LS365A\par
74x366\tab 6\tab hex buffer, inverting outputs\tab\tab three-state\tab 16\tab SN74HC366\par
74x367\tab 6\tab hex buffer, non-inverting outputs\tab\tab three-state\tab 16\tab SN74LS367A\par
74x368\tab 6\tab hex buffer, inverting outputs\tab\tab three-state\tab 16\tab SN74LS368A\par
74x370\tab 1\tab 2048-bit ROM (512x4)\tab\tab three-state\tab 16\tab SN74S370\par
74x371\tab 1\tab 2048-bit ROM (256x8)\tab\tab three-state\tab 20\tab SN74S371\par
74x373\tab 8\tab octal transparent latch\tab\tab three-state\tab 20\tab SN74LS373\par
74x374\tab 8\tab octal register\tab\tab three-state\tab 20\tab SN74LS374\par
74x375\tab 4\tab quad bistable latch\tab\tab\tab 16\tab SN74LS375\par
74x376\tab 4\tab quad J-Not-K flip-flop, common clock and common clear\tab\tab\tab 16\tab SN74376\par
74x377\tab 1\tab 8-bit register, clock enable\tab\tab\tab 20\tab SN74LS377\par
74x378\tab 1\tab 6-bit register, clock enable\tab\tab\tab 16\tab SN74LS378\par
74x379\tab 1\tab 4-bit register, clock enable and complementary outputs\tab\tab\tab 16\tab SN74LS379\par
74x380\tab 1\tab 8-bit multifunction register\tab\tab three-state\tab 24\tab SN74LS380\par
74x381\tab 1\tab 4-bit arithmetic logic unit/function generator, generate and propagate outputs\tab\tab\tab 20\tab SN74LS381A\par
74x382\tab 1\tab 4-bit arithmetic logic unit/function generator, ripple carry and overflow outputs\tab\tab\tab 20\tab SN74LS382\par
74x383\tab 1\tab 8-bit register\tab\tab open-collector\tab 20\tab SN74S383\par
74x384\tab 1\tab 8-bit by 1-bit two's complement multipliers\tab\tab\tab 16\tab SN74LS384\par
74x385\tab 4\tab quad serial adder/subtractor\tab\tab\tab 20\tab SN74LS385\par
74x386\tab 4\tab quad 2-input XOR gate\tab\tab\tab 14\tab SN74LS386\par
74x387\tab 1\tab 1024-bit PROM (256x4)\tab\tab open-collector\tab 16\tab SN74S387\par
74x388\tab 1\tab 4-bit D-type register\tab\tab three-state and standard\tab 16\tab Am74S388\par
74x390\tab 2\tab dual 4-bit decade counter\tab\tab\tab 16\tab SN74LS390\par
74x393\tab 2\tab dual 4-bit binary counter\tab\tab\tab 14\tab SN74LS393\par
74x395\tab 1\tab 4-bit cascadable shift register\tab\tab three-state\tab 16\tab SN74LS395A\par
74x396\tab 8\tab octal storage registers, parallel access\tab\tab\tab 16\tab SN74LS396\par
74x398\tab 4\tab quad 2-input multiplexers, storage and complementary outputs\tab\tab\tab 20\tab SN74LS398\par
74x399\tab 4\tab quad 2-input multiplexer, storage\tab\tab\tab 16\tab SN74LS399\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x401\tab 1\tab CRC generator/checker\tab\tab\tab 14\tab 74F401\par
74x402\tab 1\tab serial data polynomial generator/checker\tab\tab\tab 16\tab 74F402\par
74x403\tab 1\tab 64-bit FIFO memory (16x4)\tab\tab three-state\tab 24\tab 74F403\par
74x405\tab 1\tab 3-line to 8-line decoder (equivalent to Intel 8205)\tab\tab\tab 16\tab UCY74S405\par
74x406\tab 1\tab 3-line to 8-line decoder\tab ?\tab ?\tab 14\tab MC74406P\par
74x407\tab 1\tab data access register\tab\tab three-state\tab 24\tab 74F407\par
74408\tab 1\tab 8-bit parity tree\tab\tab\tab 14\tab MC74408\par
74S408\tab 1\tab controller/driver for 16k/64k/256k dRAM\tab\tab\tab 48\tab SN74S408\par
74x409\tab 1\tab controller/driver for 16k/64k/256k dRAM\tab\tab\tab 48\tab SN74S409\par
74x410\tab 1\tab 64-bit RAM (16x4) with output register\tab\tab three-state\tab 18\tab 74F410\par
74x411\tab 1\tab FIFO RAM controller\tab\tab\tab 40\tab 74F411\par
74x412\tab 1\tab multi-mode buffered 8-bit latches (equivalent to Intel 3212/8212)\tab\tab three-state\tab 24\tab SN74S412\par
74x413\tab 1\tab 256-bit FIFO memory (64x4)\tab\tab\tab 16\tab 74F413\par
74x414\tab 1\tab interrupt priority controller for Intel 8080 (equivalent to Intel 8214)\tab\tab\tab 24\tab UCY74S414\par
74416\tab 1\tab modulo 10 counter, preload and clear inputs\tab\tab\tab 16\tab MC74416\par
74S416\tab 1\tab 4-bit bidirectional bus transceiver, non-inverting (equivalent to Intel 8216)\tab\tab three-state\tab 16\tab UCY74S416\par
74x417\tab 2\tab modulo 2 and modulo 5 counters, common preload and clear inputs\tab\tab\tab 16\tab MC74417\par
74418\tab 1\tab modulo 16 counter, preload and clear inputs\tab\tab\tab 16\tab MC74418\par
74F418\tab 1\tab 32-bit error detection and correction circuit\tab\tab three-state\tab 48\tab 74F418\par
74419\tab 2\tab dual modulo 4 counters, common preload and clear inputs\tab\tab\tab 16\tab MC74419\par
74S419\tab 1\tab FIFO RAM controller\tab\tab\tab 40\tab 74S419\par
74x420\tab 1\tab 32-bit check bit / syndrome bit generator\tab\tab three-state\tab 48\tab 74F420\par
74x422\tab 1\tab retriggerable monostable multivibrators, two inputs\tab\tab\tab 14\tab SN74LS422\par
74x423\tab 2\tab dual retriggerable monostable multivibrator\tab\tab\tab 16\tab SN74LS423\par
74x424\tab 1\tab two-phase clock generator/driver for Intel 8080 (equivalent to Intel 8224)\tab\tab\tab 16\tab SN74LS424\par
74x425\tab 4\tab quad bus buffers, active low enables\tab\tab three-state\tab 14\tab SN74425\par
74x426\tab 4\tab quad bus buffers, active high enables\tab\tab three-state\tab 14\tab SN74426\par
74x428\tab 1\tab system controller for Intel 8080A (equivalent to Intel 8228)\tab\tab\tab 28\tab SN74S428\par
74x429\tab 1\tab FIFO RAM controller\tab\tab three-state\tab 28\tab 74LS429\par
74x430\tab 1\tab cyclic redundancy checker/corrector\tab\tab\tab 28\tab 74F430\par
74x432\tab 1\tab 8-bit multi-mode buffered latch\tab\tab three-state\tab 24\tab 74F432\par
74x433\tab 1\tab 256-bit FIFO memory (64x4)\tab\tab three-state\tab 24\tab 74F433\par
74x436\tab 1\tab line driver/memory driver circuits - MOS memory interface, damping output resistor\tab\tab\tab 16\tab SN74S436\par
74x437\tab 1\tab line driver/memory driver circuits - MOS memory interface\tab\tab\tab 16\tab SN74S437\par
74x438\tab 1\tab system controller for Intel 8080A (equivalent to Intel 8238)\tab\tab\tab 28\tab SN74S438\par
74x440\tab 4\tab quad tridirectional bus transceiver, non-inverting outputs\tab\tab open-collector\tab 20\tab SN74LS440\par
74x441\tab 4\tab quad tridirectional bus transceiver, inverting outputs\tab\tab open-collector\tab 20\tab SN74LS441\par
74x442\tab 4\tab quad tridirectional bus transceiver, non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS442\par
74x443\tab 4\tab quad tridirectional bus transceiver, inverting outputs\tab\tab three-state\tab 20\tab SN74LS443\par
74x444\tab 4\tab quad tridirectional bus transceiver, inverting and non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS444\par
74x445\tab 1\tab BCD-to-decimal decoders/drivers\tab\tab driver 80 mA\tab 16\tab SN74LS445\par
74x446\tab 4\tab quad bus transceivers, direction controls, inverting outputs\tab\tab three-state\tab 16\tab SN74LS446\par
74x447\tab 1\tab BCD-to-7-segment decoders/drivers, low voltage version of 74247\tab\tab open-collector\tab 16\tab SN74LS447\par
74x448\tab 4\tab quad tridirectional bus transceiver, inverting and non-inverting outputs\tab\tab open-collector\tab 20\tab SN74LS448\par
74x449\tab 4\tab quad bus transceivers, direction controls, non-inverting outputs\tab\tab three-state\tab 16\tab SN74LS449\par
74450\tab 1\tab counter, latch, 7-segment decoder\tab ?\tab open-collector\tab 16\tab MC74450\par
74S450\tab 1\tab 8192-bit PROM (1024x8) with power-down\tab\tab three-state\tab 24\tab SN74S450\par
74LS450\tab 1\tab 16-to-1 multiplexer, complementary outputs\tab\tab\tab 24\tab SN74LS450\par
74S451\tab 1\tab 8192-bit PROM (1024x8) with power-down\tab\tab open-collector\tab 24\tab SN74S451\par
74LS451\tab 2\tab dual 8-to-1 multiplexer\tab\tab\tab 24\tab SN74LS451\par
74x452\tab 2\tab dual decade counter, synchronous\tab ?\tab ?\tab 16\tab MC74452\par
74453\tab 2\tab dual binary counter, synchronous\tab ?\tab ?\tab 16\tab MC74453\par
74LS453\tab 4\tab quad 4-to-1 multiplexer\tab\tab\tab 24\tab SN74LS453\par
74x454\tab 2\tab dual decade up/down counter, synchronous, preset input\tab ?\tab ?\tab 24\tab MC74454\par
74455\tab 2\tab dual binary up/down counter, synchronous, preset input\tab ?\tab ?\tab 24\tab MC74455\par
74F455\tab 1\tab octal buffer / line driver with parity, inverting\tab\tab three-state\tab 24\tab 74F455\par
74456\tab 1\tab 4-bit NBCD full adder\tab ?\tab ?\tab 16\tab MC74456\par
74F456\tab 1\tab octal buffer / line driver with parity, non-inverting\tab\tab three-state\tab 24\tab 74F456\par
74x458\tab 1\tab nines complement / zero element\tab ?\tab ?\tab 14\tab MC74458\par
74460\tab 1\tab 4-bit bus transfer switch\tab ?\tab three-state\tab 16\tab MC74460\par
74LS460\tab 1\tab 10-bit comparator\tab\tab\tab 24\tab SN74LS460\par
74x461\tab 1\tab 8-bit presettable binary counter\tab\tab three-state\tab 24\tab SN74LS461\par
74x462\tab 1\tab fiber-optic data-link transmitter\tab\tab open-collector 100 mA and standard\tab 20\tab SN74LS462\par
74x463\tab 1\tab fiber-optic data-link receiver\tab analog\tab\tab 20\tab SN74LS463\par
74x465\tab 8\tab octal buffer, non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS465\par
74x466\tab 8\tab octal buffers, inverting outputs\tab\tab three-state\tab 20\tab SN74LS466\par
74x467\tab 8\tab octal buffers, non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS467\par
74x468\tab 8\tab octal buffers, inverting outputs\tab\tab three-state\tab 20\tab SN74LS468\par
74x469\tab 1\tab 8-bit synchronous up/down counter, parallel load and hold capability\tab\tab three-state\tab 24\tab SN74LS469\par
74x470\tab 1\tab 2048-bit PROM (256x8)\tab\tab open-collector\tab 20\tab SN74S470\par
74x471\tab 1\tab 2048-bit PROM (256x8)\tab\tab three-state\tab 20\tab SN74S471\par
74x472\tab 1\tab 4096-bit PROM (512x8)\tab\tab three-state\tab 20\tab SN74S472\par
74x473\tab 1\tab 4096-bit PROM (512x8)\tab\tab open-collector\tab 20\tab SN74S473\par
74x474\tab 1\tab 4096-bit PROM (512x8)\tab\tab three-state\tab 24\tab SN74S474\par
74x475\tab 1\tab 4096-bit PROM (512x8)\tab\tab open-collector\tab 24\tab SN74S475\par
74x476\tab 1\tab 4096-bit PROM (1024x4)\tab\tab three-state\tab 18\tab SN74S476\par
74x477\tab 1\tab 4096-bit PROM (1024x4)\tab\tab open-collector\tab 18\tab SN74S477\par
74x478\tab 1\tab 8192-bit PROM (1024x8)\tab\tab three-state\tab 24\tab SN74S478\par
74x479\tab 1\tab 8192-bit PROM (1024x8)\tab\tab open-collector\tab 24\tab SN74S479\par
74x480\tab 1\tab single burst error recovery circuit\tab\tab\tab 24\tab SN74S480\par
74x481\tab 1\tab 4-bit slice cascadable processor elements\tab\tab\tab (48)\tab SN74S481\par
74x482\tab 1\tab 4-bit slice expandable control elements\tab\tab\tab 20\tab SN74S482\par
74x484\tab 1\tab BCD-to-binary converter\tab\tab three-state\tab 20\tab SN74S484A\par
74x485\tab 1\tab binary-to-BCD converter\tab\tab three-state\tab 20\tab SN74S485A\par
74x488\tab 1\tab IEEE-488 bus interface\tab\tab\tab 48\tab 74ACT488\par
74x490\tab 2\tab dual decade counter\tab\tab\tab 16\tab SN74490\par
74x491\tab 1\tab 10-bit binary up/down counter, limited preset\tab\tab three-state\tab 24\tab SN74LS491\par
74x498\tab 1\tab 8-bit bidirectional shift register, parallel inputs\tab\tab three-state\tab 24\tab SN74LS498\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x500\tab 1\tab 6-bit flash analog-to-digital converter (ADC)\tab analog\tab\tab 24\tab 74F500\par
74x502\tab 1\tab 8-bit successive approximation register\tab\tab\tab 16\tab 74LS502\par
74x503\tab 1\tab 8-bit successive approximation register with expansion control\tab\tab\tab 16\tab 74LS503\par
74x504\tab 1\tab 12-bit successive approximation register with expansion control\tab\tab\tab 24\tab 74LS504\par
74x505\tab 1\tab 8-bit successive approximation ADC\tab analog\tab three-state\tab 24\tab 74F505\par
74x508\tab 1\tab 8-bit multiplier/divider\tab\tab\tab 24\tab SN74S508\par
74x516\tab 1\tab 16-bit multiplier/divider\tab\tab\tab 24\tab SN74S516\par
74x518\tab 1\tab 8-bit comparator\tab 20 k\'d9 pull-up\tab open-collector\tab 20\tab SN74ALS518\par
74x519\tab 1\tab 8-bit comparator\tab\tab open-collector\tab 20\tab SN74ALS519\par
74x520\tab 1\tab 8-bit comparator, inverting output\tab 20 k\'d9 pull-up\tab\tab 20\tab SN74ALS520\par
74x521\tab 1\tab 8-bit comparator, inverting output\tab\tab\tab 20\tab SN74ALS521\par
74x522\tab 1\tab 8-bit comparator, inverting output\tab 20 k\'d9 pull-up\tab open-collector\tab 20\tab SN74ALS522\par
74x524\tab 1\tab 8-bit registered comparator\tab\tab open-collector\tab 20\tab 74F524\par
74x525\tab 1\tab 16-bit programmable counter\tab\tab\tab 28\tab 74F525\par
74x526\tab 1\tab fuse programmable identity comparator, 16-bit\tab\tab\tab 20\tab SN74ALS526\par
74x527\tab 1\tab fuse programmable identity comparator, 8-bit + 4-bit conventional Identity comparator\tab\tab\tab 20\tab SN74ALS527\par
74x528\tab 1\tab fuse programmable Identity comparator, 12-bit\tab\tab\tab 16\tab SN74ALS528\par
74x531\tab 8\tab octal transparent latch\tab\tab three-state\tab 20\tab SN74S531\par
74x532\tab 8\tab octal register\tab\tab three-state\tab 20\tab SN74S532\par
74x533\tab 1\tab octal transparent latch, inverting outputs\tab\tab three-state\tab 20\tab CD74HC533\par
74x534\tab 1\tab octal register, inverting outputs\tab\tab three-state\tab 20\tab CD74HC534\par
74x535\tab 1\tab octal transparent latch, inverting outputs\tab\tab three-state\tab 20\tab SN74S535\par
74x536\tab 1\tab octal register, inverting outputs\tab\tab three-state\tab 20\tab SN74S536\par
74x537\tab 1\tab BCD to decimal decoder\tab\tab three-state\tab 20\tab MC74F537\par
74x538\tab 1\tab 3-line to 8-line decoder/demultiplexer\tab\tab three-state\tab 20\tab SN74ALS538\par
74x539\tab 2\tab dual 2-line to 4-line decoder/demultiplexer\tab\tab three-state\tab 20\tab SN74ALS539\par
74x540\tab 1\tab inverting octal buffer\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS540\par
74x541\tab 1\tab non-inverting octal buffer\tab Schmitt-trigger\tab three-state\tab 20\tab SN74LS541\par
74x543\tab 1\tab octal registered transceiver, non-inverting\tab\tab three-state\tab 24\tab SN74F543\par
74x544\tab 1\tab octal registered transceiver, inverting\tab\tab three-state\tab 24\tab MC74F544\par
74x545\tab 1\tab octal bidirectional transceiver, non-inverting\tab\tab three-state\tab 20\tab 74F545\par
74x546\tab 1\tab 8-bit bidirectional registered transceiver, non-inverting\tab\tab three-state\tab 24\tab SN74LS546\par
74LS547\tab 1\tab 8-bit bidirectional latched transceiver, non-inverting\tab\tab three-state\tab 24\tab SN74LS547\par
74F547\tab 1\tab 3-line to 8-line decoder/demultiplexer with address latches and acknowledge output\tab\tab\tab 20\tab 74F547\par
74LS548\tab 1\tab 8-bit two-stage pipelined register\tab\tab three-state\tab 24\tab SN74LS548\par
74F548\tab 1\tab 3-line to 8-line decoder/demultiplexer with acknowledge output\tab\tab\tab 20\tab 74F548\par
74x549\tab 1\tab 8-bit two-stage pipelined latch\tab\tab three-state\tab 24\tab SN74LS549\par
74x550\tab 1\tab octal registered transceiver with status flags, non-inverting\tab\tab three-state\tab 28\tab 74F550\par
74x551\tab 1\tab octal registered transceiver with status flags, inverting\tab\tab three-state\tab 28\tab 74F551\par
74x552\tab 1\tab octal registered transceiver with parity and flags\tab\tab three-state\tab 28\tab 74F552\par
74x556\tab 1\tab 16x16-bit multiplier slice\tab\tab three-state\tab (84)\tab 74S556\par
74x557\tab 1\tab 8-bit by 8-bit multiplier\tab\tab three-state\tab 40\tab SN74S557\par
74x558\tab 1\tab 8-bit by 8-bit multiplier\tab\tab three-state\tab 40\tab SN74S558\par
74x559\tab 1\tab 8-bit expandable two's complement multiplier/divider\tab\tab three-state\tab 24\tab 74F559\par
74x560\tab 1\tab 4-bit decade counter\tab\tab three-state\tab 20\tab SN74ALS560A\par
74x561\tab 1\tab 4-bit binary counter\tab\tab three-state\tab 20\tab SN74ALS561A\par
74x563\tab 1\tab 8-bit D-type transparent latch, inverting outputs\tab\tab three-state\tab 20\tab SN74ALS563B\par
74x564\tab 1\tab 8-bit D-type edge-triggered register, inverting outputs\tab\tab three-state\tab 20\tab SN74ALS564B\par
74x566\tab 1\tab 8-bit bidirectional registered transceiver, inverting\tab\tab three-state\tab 24\tab SN74LS566\par
74x567\tab 1\tab 8-bit bidirectional latched transceiver, inverting\tab\tab three-state\tab 24\tab SN74LS567\par
74x568\tab 1\tab decade up/down counter\tab\tab three-state\tab 20\tab SN74ALS568A\par
74x569\tab 1\tab binary up/down counter\tab\tab three-state\tab 20\tab SN74ALS569A\par
74x570\tab 1\tab 2048-bit PROM (512x4)\tab\tab open-collector\tab 16\tab DM74S570\par
74x571\tab 1\tab 2048-bit PROM (512x4)\tab\tab three-state\tab 16\tab DM74S571\par
74x572\tab 1\tab 4096-bit PROM (1024x4)\tab\tab open-collector\tab 18\tab DM74S572\par
74x573\tab 1\tab octal D-type transparent latch\tab\tab three-state\tab 20\tab SN74ALS573C\par
74x574\tab 1\tab octal D-type edge-triggered flip-flop\tab\tab three-state\tab 20\tab SN74HC574\par
74x575\tab 1\tab octal D-type edge-triggered flip-flop, synchronous clear\tab\tab three-state\tab 24\tab SN74ALS575A\par
74x576\tab 1\tab octal D-type edge-triggered flip-flop, inverting outputs\tab\tab three-state\tab 20\tab SN74ALS576B\par
74x577\tab 1\tab octal D-type edge-triggered flip-flop, synchronous clear, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS577A\par
74x579\tab 1\tab 8-bit bidirectional binary counter\tab\tab three-state\tab 20\tab MC74F579\par
74x580\tab 1\tab octal D-type transparent latch, inverting outputs\tab\tab three-state\tab 20\tab SN74ALS580B\par
74x582\tab 1\tab 4-bit BCD arithmetic logic unit\tab\tab\tab 24\tab 74F582\par
74x583\tab 1\tab 4-bit BCD adder\tab\tab\tab 16\tab 74F583\par
74x588\tab 1\tab octal bidirectional transceiver with IEEE-488 termination resistors\tab\tab three-state\tab 20\tab 74F588\par
74x589\tab 1\tab 8-bit shift register, input latch\tab\tab three-state\tab 16\tab SN74LS589\par
74x590\tab 1\tab 8-bit binary counter, output registers\tab\tab three-state\tab 16\tab SN74LS590\par
74x591\tab 1\tab 8-bit binary counter, output registers\tab\tab open-collector\tab 16\tab SN74LS591\par
74x592\tab 1\tab 8-bit binary counter, input registers\tab\tab\tab 16\tab SN74LS592\par
74x593\tab 1\tab 8-bit binary counter, input registers\tab\tab three-state\tab 20\tab SN74LS593\par
74x594\tab 1\tab 8-bit shift registers, Serial-In, Parallel-Out, output latches\tab\tab buffered\tab 16\tab SN74LS594\par
74x595\tab 1\tab 8-bit shift registers, Serial-In, Parallel-Out, output latches, output enable\tab\tab three-state\tab 16\tab SN74LS595\par
74x596\tab 1\tab 8-bit shift registers, Serial-In, Parallel-Out, output latches, output enable\tab\tab open-collector\tab 16\tab SN74LS596\par
74x597\tab 1\tab 8-bit shift registers, Parallel-In, Serial-Out, input latches\tab\tab\tab 16\tab SN74LS597\par
74x598\tab 1\tab 8-bit shift register, Selectable Parallel-In/Out input latches\tab\tab three-state\tab 20\tab SN74LS598\par
74x599\tab 1\tab 8-bit shift registers, Serial-In, Parallel-Out, output latches\tab\tab open-collector\tab 16\tab SN74LS599\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x600\tab 1\tab dynamic memory refresh controller, transparent and burst modes, for 4K or 16K dRAM\tab\tab three-state\tab 20\tab SN74LS600A\par
74x601\tab 1\tab dynamic memory refresh controller, transparent and burst modes, for 64K dRAM\tab\tab three-state\tab 20\tab SN74LS601A\par
74x602\tab 1\tab dynamic memory refresh controller, cycle steal and burst modes, for 4K or 16K dRAM\tab\tab three-state\tab 20\tab SN74LS602A\par
74x603\tab 1\tab dynamic memory refresh controller, cycle steal and burst modes, for 64K dRAM\tab\tab three-state\tab 20\tab SN74LS603A\par
74x604\tab 1\tab octal 2-input multiplexer, latch, high-speed\tab\tab three-state\tab 28\tab SN74LS604\par
74x605\tab 1\tab octal 2-input multiplexer, latch, high-speed\tab\tab open-collector\tab 28\tab SN74LS605\par
74x606\tab 1\tab octal 2-input multiplexer, latch, glitch-free\tab\tab three-state\tab 28\tab SN74LS606\par
74x607\tab 1\tab octal 2-input multiplexer, latch, glitch-free\tab\tab open-collector\tab 28\tab SN74LS607\par
74x608\tab 1\tab memory cycle controller\tab\tab\tab 16\tab SN74LS608\par
74x610\tab 1\tab memory mapper, latched\tab\tab three-state\tab 40\tab SN74LS610\par
74x611\tab 1\tab memory mapper, latched\tab\tab open-collector\tab 40\tab SN74LS611\par
74x612\tab 1\tab memory mapper\tab\tab three-state\tab 40\tab SN74LS612\par
74x613\tab 1\tab memory mapper\tab\tab open-collector\tab 40\tab SN74LS613\par
74x614\tab 1\tab octal bus transceiver and register, inverting\tab\tab open-collector\tab 24\tab SN74ALS614\par
74x615\tab 1\tab octal bus transceiver and register, non-inverting\tab\tab open-collector\tab 24\tab SN74ALS615\par
74x616\tab 1\tab 16-bit parallel error detection and correction\tab\tab three-state\tab 40\tab SN74ALS616\par
74x617\tab 1\tab 16-bit parallel error detection and correction\tab\tab open-collector\tab 40\tab SN74ALS617\par
74x620\tab 1\tab octal bus transceiver, inverting\tab\tab three-state\tab 20\tab SN74LS620\par
74x621\tab 1\tab octal bus transceiver, non-inverting\tab\tab open-collector\tab 20\tab SN74LS621\par
74x622\tab 1\tab octal bus transceiver, inverting\tab\tab open-collector\tab 20\tab SN74LS622\par
74x623\tab 1\tab octal bus transceiver, non-inverting\tab\tab three-state\tab 20\tab SN74LS623\par
74x624\tab 1\tab voltage-controlled oscillator, enable control, range control, two-phase outputs\tab analog\tab\tab 14\tab SN74LS624\par
74x625\tab 2\tab dual voltage-controlled oscillator, two-phase outputs\tab analog\tab\tab 16\tab SN74LS625\par
74x626\tab 2\tab dual voltage-controlled oscillator, enable control, two-phase outputs\tab analog\tab\tab 16\tab SN74LS626\par
74x627\tab 2\tab dual voltage-controlled oscillator\tab analog\tab\tab 14\tab SN74LS627\par
74x628\tab 1\tab voltage-controlled oscillator, enable control, range control,\par
external temperature compensation, two-phase outputs\tab analog\tab\tab 14\tab SN74LS628\par
74x629\tab 2\tab dual voltage-controlled oscillator, enable control, range control\tab analog\tab\tab 16\tab SN74LS629\par
74x630\tab 1\tab 16-bit error detection and correction (EDAC)\tab\tab three-state\tab 28\tab SN74LS630\par
74x631\tab 1\tab 16-bit error detection and correction\tab\tab open-collector\tab 28\tab SN74LS631\par
74x632\tab 1\tab 32-bit parallel error detection and correction, byte-write\tab\tab three-state\tab 52\tab SN74ALS632\par
74x633\tab 1\tab 32-bit parallel error detection and correction, byte-write\tab\tab open-collector\tab 52\tab SN74ALS633\par
74x634\tab 1\tab 32-bit parallel error detection and correction\tab\tab three-state\tab 48\tab SN74ALS634\par
74x635\tab 1\tab 32-bit parallel error detection and correction\tab\tab open-collector\tab 48\tab SN74ALS635\par
74x636\tab 1\tab 8-bit parallel error detection and correction\tab\tab three-state\tab 20\tab SN74LS636\par
74x637\tab 1\tab 8-bit parallel error detection and correction\tab\tab open-collector\tab 20\tab SN74LS637\par
74x638\tab 1\tab octal bus transceiver, inverting outputs\tab\tab three-state and open-collector\tab 20\tab SN74LS638\par
74x639\tab 1\tab octal bus transceiver, non-inverting outputs\tab\tab three-state and open-collector\tab 20\tab SN74LS639\par
74x640\tab 1\tab octal bus transceiver, inverting outputs\tab\tab three-state\tab 20\tab SN74LS640\par
74x641\tab 1\tab octal bus transceiver, non-inverting outputs\tab\tab open-collector\tab 20\tab SN74LS641\par
74x642\tab 1\tab octal bus transceiver, inverting outputs\tab\tab open-collector\tab 20\tab SN74LS642\par
74x643\tab 1\tab octal bus transceiver, mix of inverting and non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS643\par
74x644\tab 1\tab octal bus transceiver, mix of inverting and non-inverting outputs\tab\tab open-collector\tab 20\tab SN74LS644\par
74x645\tab 1\tab octal bus transceiver, non-inverting outputs\tab\tab three-state\tab 20\tab SN74LS645\par
74x646\tab 1\tab octal bus transceiver/latch/multiplexer, non-inverting outputs\tab\tab three-state\tab 24\tab SN74ALS646A\par
74x647\tab 1\tab octal bus transceiver/latch/multiplexer, non-inverting outputs\tab\tab open-collector\tab 24\tab SN74LS647\par
74x648\tab 1\tab octal bus transceiver/latch/multiplexer, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS648A\par
74x649\tab 1\tab octal bus transceiver/latch/multiplexer, inverting outputs\tab\tab open-collector\tab 24\tab SN74LS649\par
74x651\tab 1\tab octal bus transceiver/register, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS651A\par
74x652\tab 1\tab octal bus transceiver/register, non-inverting outputs\tab\tab three-state\tab 24\tab SN74ALS652A\par
74x653\tab 1\tab octal bus transceiver/register, inverting outputs\tab\tab three-state and open-collector\tab 24\tab SN74ALS653\par
74x654\tab 1\tab octal bus transceiver/register, non-inverting outputs\tab\tab three-state and open-collector\tab 24\tab SN74ALS654\par
74x655\tab 1\tab octal buffer / line driver with parity, inverting\tab\tab three-state\tab 24\tab 74F655\par
74x656\tab 1\tab octal buffer / line driver with parity, non-inverting\tab\tab three-state\tab 24\tab 74F656\par
74x657\tab 1\tab octal bidirectional transceiver with 8-bit parity generator/checker\tab\tab three-state\tab 24\tab SN74F657\par
74x658\tab 1\tab octal bus transceiver, parity, inverting\tab\tab three-state\tab 24\tab SN74HC658\par
74x659\tab 1\tab octal bus transceiver, parity, non-inverting\tab\tab three-state\tab 24\tab SN74HC659\par
74x664\tab 1\tab octal bus transceiver, parity, inverting\tab\tab three-state\tab 24\tab SN74HC664\par
74x665\tab 1\tab octal bus transceiver, parity, non-inverting\tab\tab three-state\tab 24\tab SN74HC665\par
74x666\tab 1\tab 8-bit D-type transparent read-back latch, non-inverting\tab\tab three-state\tab 24\tab SN74ALS666\par
74x667\tab 1\tab 8-bit D-type transparent read-back latch, inverting\tab\tab three-state\tab 24\tab SN74ALS667\par
74x668\tab 1\tab synchronous 4-bit decade up/down counter\tab\tab\tab 16\tab SN74LS668\par
74x669\tab 1\tab synchronous 4-bit binary up/down counter\tab\tab\tab 16\tab SN74LS669\par
74x670\tab 1\tab 16-bit register file (4x4)\tab\tab three-state\tab 16\tab SN74LS670\par
74x671\tab 1\tab 4-bit bidirectional shift register/latch/multiplexer, direct clear\tab\tab three-state\tab 20\tab SN74LS671\par
74x672\tab 1\tab 4-bit bidirectional shift register/latch/multiplexer, synchronous clear\tab\tab three-state\tab 20\tab SN74LS672\par
74x673\tab 1\tab 16-bit serial-in, serial/parallel-out shift register, output storage registers\tab\tab three-state\tab 24\tab SN74LS673\par
74x674\tab 1\tab 16-bit parallel-in, serial-out shift register\tab\tab three-state\tab 24\tab SN74LS674\par
74x675\tab 1\tab 16-bit serial-in, serial/parallel-out shift register\tab\tab\tab 24\tab 74F675A\par
74x676\tab 1\tab 16-bit serial/parallel-in, serial-out shift register\tab\tab\tab 24\tab 74F676\par
74x677\tab 1\tab 16-bit address comparator, enable\tab\tab\tab 24\tab SN74ALS677\par
74x678\tab 1\tab 16-bit address comparator, latch\tab\tab\tab 24\tab SN74ALS678\par
74x679\tab 1\tab 12-bit address comparator, latch\tab\tab\tab 20\tab SN74ALS679\par
74x680\tab 1\tab 12-bit address comparator, enable\tab\tab\tab 20\tab SN74ALS680\par
74x681\tab 1\tab 4-bit parallel binary accumulator\tab\tab three-state\tab 20\tab SN74LS681\par
74x682\tab 1\tab 8-bit magnitude comparator, P>Q output\tab 20 k\'d9 pull-up\tab\tab 20\tab SN74LS682\par
74x683\tab 1\tab 8-bit magnitude comparator, P>Q output\tab 20 k\'d9 pull-up\tab open-collector\tab 20\tab SN74LS683\par
74x684\tab 1\tab 8-bit magnitude comparator, P>Q output\tab\tab\tab 20\tab SN74LS684\par
74x685\tab 1\tab 8-bit magnitude comparator, P>Q output\tab\tab open-collector\tab 20\tab SN74LS685\par
74x686\tab 1\tab 8-bit magnitude comparator, P>Q output, enable\tab\tab\tab 24\tab SN74LS686\par
74x687\tab 1\tab 8-bit magnitude comparator, P>Q output, enable\tab\tab open-collector\tab 24\tab SN74LS687\par
74x688\tab 1\tab 8-bit magnitude comparator, enable\tab\tab\tab 20\tab SN74LS688\par
74x689\tab 1\tab 8-bit magnitude comparator, enable\tab\tab open-collector\tab 20\tab SN74LS689\par
74x690\tab 1\tab 4-bit decimal counter/latch/multiplexer, asynchronous clear\tab\tab three-state\tab 20\tab SN74LS690\par
74x691\tab 1\tab 4-bit binary counter/latch/multiplexer, asynchronous clear\tab\tab three-state\tab 20\tab SN74LS691\par
74x692\tab 1\tab 4-bit decimal counter/latch/multiplexer, synchronous clear\tab\tab three-state\tab 20\tab SN74LS692\par
74x693\tab 1\tab 4-bit binary counter/latch/multiplexer, synchronous clear\tab\tab three-state\tab 20\tab SN74LS693\par
74x694\tab 1\tab 4-bit decimal counter/latch/multiplexer, synchronous and asynchronous clears\tab\tab three-state\tab 20\tab SN74ALS694\par
74x695\tab 1\tab 4-bit binary counter/latch/multiplexer, synchronous and asynchronous clears\tab\tab three-state\tab 20\tab SN74ALS695\par
74x696\tab 1\tab 4-bit decimal counter/register/multiplexer, asynchronous clear\tab\tab three-state\tab 20\tab SN74LS696\par
74x697\tab 1\tab 4-bit binary counter/register/multiplexer, asynchronous clear\tab\tab three-state\tab 20\tab SN74LS697\par
74x698\tab 1\tab 4-bit decimal counter/register/multiplexer, synchronous clear\tab\tab three-state\tab 20\tab SN74LS698\par
74x699\tab 1\tab 4-bit binary counter/register/multiplexer, synchronous clear\tab\tab three-state\tab 20\tab SN74LS699\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x700\tab 1\tab octal dRAM driver, inverting\tab\tab three-state\tab 20\tab SN74S700\par
74x701\tab 1\tab 8-bit register/counter/comparator\tab\tab three-state\tab 24\tab 74F701\par
74x702\tab 1\tab 8-bit registered read-back transceiver\tab\tab three-state\tab 24\tab 74F702\par
74x705\tab 1\tab arithmetic logic unit for digital signal processing applications\tab\tab three-state\tab (84)\tab 74ACT705\par
74x707\tab 1\tab 8-bit TTL-ECL shift register\tab\tab\tab 20\tab 74F707\par
74x708\tab 1\tab 576-bit FIFO memory (64x9)\tab\tab three-state\tab 28\tab 74ACT708\par
74x710\tab 1\tab 8-bit single-supply TTL-ECL shift register\tab\tab\tab 20\tab 74F710\par
74x711\tab 5\tab quint 2-to-1 multiplexers\tab\tab three-state\tab 20\tab 74F711\par
74x712\tab 5\tab quint 3-to-1 multiplexers\tab\tab\tab 24\tab 74F712\par
74x715\tab 1\tab programmable video sync generator\tab\tab\tab 20\tab 74ACT715\par
74x716\tab 1\tab programmable decade counter\tab\tab\tab 16\tab SN74LS716\par
74x718\tab 1\tab programmable binary counter\tab\tab\tab 16\tab SN74LS718\par
74x723\tab 1\tab 576-bit FIFO memory (64x9)\tab\tab three-state\tab 28\tab 74ACT723\par
74x724\tab 1\tab voltage-controlled multivibrator\tab analog\tab\tab 8\tab SN74LS724\par
74x725\tab 1\tab 4608-bit FIFO memory (512x9)\tab\tab three-state\tab 28\tab 74ACT725\par
74x730\tab 1\tab octal dRAM driver, inverting\tab\tab three-state\tab 20\tab SN74S730\par
74x731\tab 1\tab octal dRAM driver, non-inverting\tab\tab three-state\tab 20\tab SN74S731\par
74x732\tab 1\tab 4-bit 3-bus multiplexer, inverting\tab\tab three-state\tab 20\tab 74F732\par
74x733\tab 1\tab 4-bit 3-bus multiplexer, non-inverting\tab\tab three-state\tab 20\tab 74F733\par
74x734\tab 1\tab octal dRAM driver, non-inverting\tab\tab three-state\tab 20\tab SN74S734\par
74x740\tab 2\tab dual 4-bit line driver, inverting\tab\tab three-state\tab 20\tab SN74S740\par
74x741\tab 2\tab dual 4-bit line driver, non-inverting, complementary enable inputs\tab\tab three-state\tab 20\tab SN74S741\par
74x744\tab 2\tab dual 4-bit line driver, non-inverting\tab\tab three-state\tab 20\tab SN74S744\par
74x746\tab 1\tab octal buffer / line driver, inverting\tab 20 k\'d9 pull-up\tab three-state\tab 20\tab SN74ALS746\par
74x747\tab 1\tab octal buffer / line driver, non-inverting\tab 20 k\'d9 pull-up\tab three-state\tab 20\tab SN74ALS747\par
74x748\tab 1\tab 8 to 3-line priority encoder (glitch-less)\tab\tab\tab 16\tab SN74LS748\par
74x756\tab 1\tab octal buffer/line driver, inverting outputs\tab\tab open-collector\tab 20\tab SN74AS756\par
74x757\tab 1\tab octal buffer/line driver, non-inverting outputs, complementary enable inputs\tab\tab open-collector\tab 20\tab SN74AS757\par
74x758\tab 1\tab quadruple bus transceivers, inverting outputs\tab\tab open-collector\tab 14\tab SN74AS758\par
74x759\tab 1\tab quadruple bus transceivers, non-inverting outputs\tab\tab open-collector\tab 14\tab SN74AS759\par
74x760\tab 1\tab octal buffer/line driver, non-inverting outputs\tab\tab open-collector\tab 20\tab SN74ALS760\par
74x762\tab 1\tab octal buffer/line driver, inverting and non-inverting outputs\tab\tab open-collector\tab 20\tab SN74ALS762\par
74x763\tab 1\tab octal buffer/line driver, inverting outputs, complementary enable inputs\tab\tab open-collector\tab 20\tab SN74ALS763\par
74x764\tab 1\tab dual-port dRAM controller\tab\tab\tab 40\tab 74F764\par
74x765\tab 1\tab dual-port dRAM controller with address latch\tab\tab\tab 40\tab 74F765\par
74x776\tab 1\tab 8-bit latched transceiver for FutureBus\tab\tab three-state and open-collector\tab 28\tab SN74F776\par
74x779\tab 1\tab 8-bit bidirectional binary counter\tab\tab three-state\tab 16\tab MC74F779\par
74x783\tab 1\tab synchronous address multiplexer for display systems\tab\tab\tab 40\tab SN74LS783\par
74x784\tab 1\tab 8-bit serial/parallel multiplier with adder/subtractor\tab\tab\tab 20\tab 74F784\par
74x786\tab 1\tab 4-input asynchronous bus arbiter\tab\tab\tab 16\tab 74F786\par
74x790\tab 1\tab error detection and correction (EDAC)\tab\tab three-state\tab 48\tab SN74ALS790\par
74x793\tab 1\tab 8-bit latch, readback\tab\tab\tab 20\tab SN74LS793\par
74x794\tab 1\tab 8-bit register, readback\tab\tab\tab 20\tab SN74LS794\par
74x795\tab 1\tab octal buffer, non-inverting, common enable\tab\tab three-state\tab 20\tab SN74LS795\par
74x796\tab 1\tab octal buffer, inverting, common enable\tab\tab three-state\tab 20\tab SN74LS796\par
74x797\tab 1\tab octal buffer, non-inverting, enable for 4 buffers each\tab\tab three-state\tab 20\tab SN74LS797\par
74x798\tab 1\tab octal buffer, inverting, enable for 4 buffers each\tab\tab three-state\tab 20\tab SN74LS798\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x800\tab 3\tab triple 4-input AND/NAND drivers\tab\tab driver\tab 20\tab SN74AS800\par
74x802\tab 3\tab triple 4-input OR/NOR drivers\tab\tab driver\tab 20\tab SN74AS802\par
74x803\tab 4\tab quad D flip flops with matched propagation delays\tab\tab\tab 14\tab MC74F803\par
74x804\tab 6\tab hex 2-input NAND drivers\tab\tab driver\tab 20\tab SN74ALS804A\par
74x805\tab 6\tab hex 2-input NOR drivers\tab\tab driver\tab 20\tab SN74ALS805A\par
74x807\tab 1\tab 1-to-10 clock driver\tab\tab driver\tab 20\tab IDT74FCT807\par
74x808\tab 6\tab hex 2-input AND drivers\tab\tab driver\tab 20\tab SN74AS808B\par
74x810\tab 4\tab quad 2-input XNOR gates\tab\tab\tab 14\tab SN74ALS810\par
74x811\tab 4\tab quad 2-input XNOR gates\tab\tab open-collector\tab 14\tab DM74ALS811\par
74x818\tab 1\tab 8-bit diagnostic register\tab\tab three-state\tab 24\tab 74ACT818\par
74x821\tab 1\tab 10-bit bus interface flip-flop\tab\tab three-state\tab 24\tab SN74AS821A\par
74x822\tab 1\tab 10-bit bus interface flip-flop, inverting inputs\tab\tab three-state\tab 24\tab SN74AS822\par
74x823\tab 1\tab 9-bit D-type flip-flops, clear and clock enable inputs\tab\tab three-state\tab 24\tab SN74AS823A\par
74x824\tab 1\tab 9-bit D-type flip-flops, clear and clock enable inputs, inverting inputs\tab\tab three-state\tab 24\tab SN74AS824\par
74x825\tab 1\tab 8-bit D-type flip-flop, clear and clock enable inputs\tab\tab three-state\tab 24\tab SN74AS825A\par
74x826\tab 1\tab 8-bit D-type flip-flop, clear and clock enable inputs, inverting inputs\tab\tab three-state\tab 24\tab SN74AS826\par
74x827\tab 1\tab 10-bit buffer, non-inverting\tab\tab three-state\tab 24\tab MC74F827\par
74x828\tab 1\tab 10-bit buffer, inverting\tab\tab three-state\tab 24\tab MC74F828\par
74x832\tab 6\tab hex 2-input OR drivers\tab\tab driver\tab 20\tab SN74ALS832A\par
74x833\tab 1\tab 8-bit to 9-bit bus transceiver with parity register, non-inverting\tab\tab three-state\tab 24\tab SN74ABT833\par
74x834\tab 1\tab 8-bit to 9-bit bus transceiver with parity register, inverting\tab\tab three-state\tab 24\tab IDT74FCT834\par
74x839\tab 1\tab field-programmable logic array 14x32x6\tab\tab three-state\tab 24\tab SN74PL839\par
74x840\tab 1\tab field-programmable logic array 14x32x6\tab\tab open-collector\tab 24\tab SN74PL840\par
74x841\tab 1\tab 10-bit D-type flip-flop\tab\tab three-state\tab 24\tab SN74ALS841\par
74x842\tab 1\tab 10-bit D-type flip-flop, inverting inputs\tab\tab three-state\tab 24\tab SN74ALS842\par
74x843\tab 1\tab 9-bit D flip-flops, clear and set inputs\tab\tab three-state\tab 24\tab SN74ALS843\par
74x844\tab 1\tab 9-bit D flip-flops, clear and set inputs, inverting inputs\tab\tab three-state\tab 24\tab SN74ALS844\par
74x845\tab 1\tab 8-bit D flip-flops, clear and set inputs\tab\tab three-state\tab 24\tab SN74ALS845\par
74x846\tab 1\tab 8-bit D flip-flops, clear and set inputs, inverting inputs\tab\tab three-state\tab 24\tab SN74ALS846\par
74x848\tab 1\tab 8 to 3-line priority encoder (glitch-less)\tab\tab three-state\tab 16\tab SN74LS848\par
74x850\tab 1\tab 1 of 16 data selector/multiplexer, clocked select\tab\tab three-state\tab 28\tab SN74AS850\par
74x851\tab 1\tab 1 of 16 data selector/multiplexer\tab\tab three-state\tab 28\tab SN74AS851\par
74x852\tab 1\tab 8-bit universal transceiver port controller\tab\tab three-state\tab 24\tab SN74AS852\par
74x853\tab 1\tab 8-bit to 9-bit bus transceiver with parity latch, non-inverting\tab\tab three-state\tab 24\tab SN74ABT853\par
74x854\tab 1\tab 8-bit to 9-bit bus transceiver with parity latch, inverting\tab\tab three-state\tab 24\tab IDT74FCT854\par
74x856\tab 1\tab 8-bit universal transceiver port controller\tab\tab three-state\tab 24\tab SN74AS856\par
74x857\tab 6\tab hex 2-line to 1-line multiplexer\tab\tab three-state\tab 24\tab SN74ALS857\par
74x861\tab 1\tab 10-bit bus transceiver, non-inverting\tab\tab three-state\tab 24\tab SN74ABT861\par
74x862\tab 1\tab 10-bit bus transceiver, inverting\tab\tab three-state\tab 24\tab SN74ABT862\par
74x863\tab 1\tab 9-bit bus transceiver, non-inverting\tab\tab three-state\tab 24\tab SN74ABT863\par
74x864\tab 1\tab 9-bit bus transceiver, inverting\tab\tab three-state\tab 24\tab 74F864\par
74x866\tab 1\tab 8-bit magnitude comparator with latches\tab\tab\tab 24\tab SN74AS866\par
74x867\tab 1\tab synchronous 8-bit up/down counter, asynchronous clear\tab\tab\tab 24\tab SN74ALS867A\par
74x869\tab 1\tab synchronous 8-bit up/down counter, synchronous clear\tab\tab\tab 24\tab SN74ALS869\par
74x870\tab 1\tab dual 16x4 register files\tab\tab\tab 24\tab SN74AS870\par
74x871\tab 1\tab dual 16x4 register files\tab\tab\tab 28\tab SN74AS871\par
74x873\tab 2\tab dual 4-bit transparent latch with clear\tab\tab three-state\tab 24\tab SN74ALS873B\par
74x874\tab 2\tab dual 4-bit edge-triggered D flip-flops with clear\tab\tab three-state\tab 24\tab SN74ALS874\par
74x876\tab 2\tab dual 4-bit edge-triggered D flip-flops with set, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS876\par
74x877\tab 1\tab 8-bit universal transceiver port controller\tab\tab three-state\tab 24\tab SN74AS877\par
74x878\tab 2\tab dual 4-bit D-type flip-flop, synchronous clear, non-inverting outputs\tab\tab three-state\tab 24\tab SN74ALS878\par
74x879\tab 2\tab dual 4-bit D-type flip-flop, synchronous clear, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS879\par
74x880\tab 2\tab dual 4-bit transparent latch with clear, inverting outputs\tab\tab three-state\tab 24\tab SN74ALS880\par
74x881\tab 1\tab 4-bit arithmetic logic unit\tab\tab\tab 24\tab SN74AS881A\par
74x882\tab 1\tab 32-bit lookahead carry generator\tab\tab\tab 24\tab SN74AS882\par
74x885\tab 1\tab 8-bit magnitude comparator\tab\tab\tab 24\tab SN74AS885\par
74x887\tab 1\tab 8-bit processor element (non-cascadable version of 74x888)\tab\tab\tab (68)\tab SN74AS887\par
74x888\tab 1\tab 8-bit processor slice\tab\tab\tab 64\tab SN74AS888\par
74x889\tab 1\tab 8-bit processor slice\tab\tab\tab (68)\tab SN74AS889\par
74x890\tab 1\tab microoperation sequencer\tab\tab\tab 64\tab SN74AS890\par
74x891\tab 1\tab microoperation sequencer\tab\tab\tab (68)\tab SN74AS891\par
74x895\tab 1\tab 8-bit memory address generator\tab\tab\tab (68)\tab SN74AS895\par
74x897\tab 1\tab 16-bit parallel/serial barrel shifter\tab\tab\tab (68)\tab SN74AS897A\par
74x899\tab 1\tab 9-bit latchable transceiver with parity generator / checker\tab\tab three-state\tab (28)\tab 74AC899\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x900\tab 4\tab quad 2-input NAND gate\tab\tab driver\tab 14\tab SN74ALS900\par
74x901\tab 6\tab hex inverting TTL buffer\tab\tab\tab 14\tab MM74C901\par
74C902\tab 6\tab hex non-inverting TTL buffer\tab\tab\tab 14\tab MM74C902\par
74ALS902\tab 4\tab quad 2-input NOR gate\tab\tab driver\tab 14\tab SN74ALS902\par
74C903\tab 6\tab hex inverting PMOS buffer\tab\tab\tab 14\tab MM74C903\par
74ALS903\tab 4\tab quad 2-input NAND gate\tab\tab open-collector driver\tab 14\tab SN74ALS903\par
74x904\tab 6\tab hex non-inverting PMOS buffer\tab\tab\tab 14\tab MM74C904\par
74x905\tab 1\tab 12-bit successive approximation register\tab\tab\tab 24\tab MM74C905\par
74x906\tab 6\tab hex open drain n-channel buffers\tab\tab open-collector\tab 14\tab MM74C906\par
74x907\tab 6\tab hex open drain p-channel buffers\tab\tab\tab 14\tab MM74C907\par
74x908\tab 2\tab dual 2-input NAND 30 V / 250 mA relay driver\tab\tab\tab 8\tab MM74C908\par
74x909\tab 4\tab quad voltage comparator\tab analog\tab open-collector\tab 14\tab MM74C909\par
74x910\tab 1\tab 256-bit RAM (64x4)\tab\tab three-state\tab 18\tab MM74C910\par
74x911\tab 1\tab 4-digit expandable display controller\tab\tab three-state\tab 28\tab MM74C911\par
74x912\tab 1\tab 6-digit BCD display controller and driver\tab\tab three-state\tab 28\tab MM74C912\par
74x913\tab 1\tab 6-digit BCD display controller and driver, no decimal point\tab\tab\tab 24\tab MM74C913\par
74x914\tab 6\tab hex Schmitt trigger, extended input voltage\tab Schmitt-trigger\tab\tab 14\tab MM74C914\par
74x915\tab 1\tab 7-segment to BCD converter\tab\tab three-state\tab 18\tab MM74C915\par
74x917\tab 1\tab 6-digit hex display controller and driver\tab\tab three-state\tab 28\tab MM74C917\par
74x918\tab 2\tab dual 2-input NAND 30 V / 250 mA relay driver\tab\tab\tab 14\tab MM74C918\par
74x920\tab 1\tab 1024-bit RAM (256x4), separate data inputs and outputs\tab\tab three-state\tab 22\tab MM74C920\par
74x921\tab 1\tab 1024-bit RAM (256x4)\tab\tab three-state\tab 18\tab MM74C921\par
74x922\tab 1\tab 16-key encoder\tab\tab three-state\tab 18\tab MM74C922\par
74x923\tab 1\tab 20-key encoder\tab\tab three-state\tab 20\tab MM74C923\par
74x925\tab 1\tab 4-digit counter/display driver\tab\tab\tab 16\tab MM74C925\par
74x926\tab 1\tab 4-digit decade counter/display driver, carry out and latch (up to 9999)\tab\tab\tab 16\tab MM74C926\par
74x927\tab 1\tab 4-digit timer counter/display driver (up to 9599, intended as time elapsed, i.e. 9:59.9 min)\tab\tab\tab 16\tab MM74C927\par
74x928\tab 1\tab 4-digit counter/display driver (up to 1999)\tab\tab\tab 16\tab MM74C928\par
74x929\tab 1\tab 1024-bit RAM (1024x1), single chip select\tab\tab three-state\tab 16\tab MM74C929\par
74x930\tab 1\tab 1024-bit RAM (1024x1), three chip selects\tab\tab three-state\tab 18\tab MM74C930\par
74x932\tab 1\tab phase comparator\tab\tab\tab 8\tab MM74C932\par
74x933\tab 1\tab 7-bit address bus comparator\tab\tab\tab 20\tab MM74C933\par
74934\tab 1\tab =ADC0829 ADC, see corresponding NSC datasheet\tab\tab\tab\tab\par
74x935\tab 1\tab ADC for 3.5-digit digital voltmeters, multiplexed 7-segment display outputs\tab analog\tab\tab 28\tab MM74C935\par
74x936\tab 1\tab ADC for 3.75-digit digital voltmeters, multiplexed 7-segment display outputs\tab analog\tab\tab ?\tab MM74C936\par
74x937\tab 1\tab ADC for 3.5-digit digital voltmeters, multiplexed BCD outputs\tab analog\tab\tab 24\tab MM74C937\par
74x938\tab 1\tab ADC for 3.75-digit digital voltmeters, multiplexed BCD outputs\tab analog\tab\tab 24\tab MM74C938\par
74x940\tab 1\tab octal bus/line drivers/line receivers\tab Schmitt-trigger\tab three-state\tab 20\tab DM74S940\par
74x941\tab 1\tab octal bus/line drivers/line receivers\tab Schmitt-trigger\tab three-state\tab 20\tab DM74S941\par
74x942\tab 1\tab 300 baud Bell 103 modem (+/- 5 V supply)\tab\tab\tab 20\tab MM74HC942\par
74x943\tab 1\tab 300 baud Bell 103 modem (single 5 V supply)\tab\tab\tab 20\tab MM74HC943\par
74x945\tab 1\tab 4-digit up/down counter, decoder and LCD driver, output latch\tab\tab\tab 40\tab MM74C945\par
74x946\tab 1\tab 4.5-digit counter, decoder and LCD driver, leading zero blanking\tab\tab\tab 40\tab MM74C946\par
74x947\tab 1\tab 4-digit up/down counter, decoder and LCD driver, leading zero blanking\tab\tab\tab 40\tab MM74C947\par
74x948\tab 1\tab 8-bit ADC with 16-channel analog multiplexer\tab analog\tab three-state\tab 40\tab MM74C948\par
74x949\tab 1\tab 8-bit ADC with 8-channel analog multiplexer\tab analog\tab three-state\tab 28\tab MM74C949\par
74x950\tab 1\tab 8-bit ADC with 8-channel analog multiplexer and sample and hold\tab analog\tab three-state\tab 28\tab MM74C950\par
74x952\tab 1\tab dual rank 8-bit shift register, synchronous clear\tab\tab three-state\tab 18\tab DM74LS952\par
74C956\tab 1\tab 4-digit,17-segment alpha-numeric LED display driver with memory and decoder\tab\tab\tab 40\tab MM74C956\par
74BCT956\tab 1\tab octal bus transceiver and latch\tab\tab three-state\tab 24\tab SN74BCT956\par
74x962\tab 1\tab dual rank 8-bit shift register, register exchange mode\tab\tab three-state\tab 18\tab DM74LS962\par
74x963\tab 1\tab dual rank 8-bit shift register, synchronous clear\tab\tab three-state\tab 20\tab SN74ALS963\par
74x964\tab 1\tab dual rank 8-bit shift register, synchronous and asynchronous clear\tab\tab three-state\tab 20\tab SN74ALS964\par
74x968\tab 1\tab controller/driver for 16k/64k/256k/1M dRAM\tab\tab\tab 52\tab 74F968\par
74x978\tab 1\tab octal flip-flop with serial scanner\tab\tab\tab 24\tab 74F978\par
74x979\tab 1\tab 9-bit registered transceiver with parity generator/checker for FutureBus\tab\tab three-state and open-collector\tab (48)\tab SN74BCT979\par
74x989\tab 1\tab 64-bit RAM (64x4), inverting output\tab\tab three-state\tab 16\tab MM74C989\par
74x990\tab 1\tab 8-bit D-type transparent read-back latch, non-inverting\tab\tab three-state\tab 20\tab SN74ALS990\par
74x991\tab 1\tab 8-bit D-type transparent read-back latch, inverting\tab\tab three-state\tab 20\tab SN74ALS991\par
74x992\tab 1\tab 9-bit D-type transparent read-back latch, non-inverting\tab\tab three-state\tab 24\tab SN74ALS992\par
74x993\tab 1\tab 9-bit D-type transparent read-back latch, inverting\tab\tab three-state\tab 24\tab SN74ALS993\par
74x994\tab 1\tab 10-bit D-type transparent read-back latch, non-inverting\tab\tab three-state\tab 24\tab SN74ALS994\par
74x995\tab 1\tab 10-bit D-type transparent read-back latch, inverting\tab\tab three-state\tab 24\tab SN74ALS995\par
74x996\tab 1\tab 8-bit D-type edge-triggered read-back latch\tab\tab three-state\tab 24\tab SN74ALS996\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x1000\tab 4\tab quad 2-input NAND gate\tab\tab driver\tab 14\tab SN74AS1000A\par
74x1002\tab 4\tab quad 2-input NOR gate\tab\tab driver\tab 14\tab SN74ALS1002A\par
74x1003\tab 4\tab quad 2-input NAND gate\tab\tab open-collector driver\tab 14\tab SN74ALS1003A\par
74x1004\tab 6\tab hex inverting buffer\tab\tab driver\tab 14\tab SN74ALS1004\par
74x1005\tab 6\tab hex inverting buffer\tab\tab open-collector driver\tab 14\tab SN74ALS1005\par
74x1008\tab 4\tab quad 2-input AND gate\tab\tab driver\tab 14\tab SN74AS1008A\par
74ALS1010\tab 3\tab triple 3-input NAND gate\tab\tab driver\tab 14\tab SN74ALS1010A\par
74AC1010\par
74ACT1010\tab 1\tab 16x16-bit multiplier/accumulator\tab\tab three-state\tab 64\tab 74AC1010\par
74x1011\tab 3\tab triple 3-input AND gate\tab\tab driver\tab 14\tab SN74ALS1011A\par
74F1016\tab 16\tab 16-bit Schottky diode R-C bus termination array\tab\tab\tab (20)\tab SN74F1016\par
74AC1016\par
74ACT1016\tab 1\tab 16x16-bit multiplier\tab\tab three-state\tab 64\tab 74AC1016\par
74x1017\tab 1\tab 16x16-bit parallel multiplier\tab\tab three-state\tab 64\tab 74AC1017\par
74x1018\tab 18\tab 18-bit Schottky diode R-C bus termination array\tab\tab\tab (24)\tab SN74F1018\par
74x1020\tab 2\tab dual 4-input NAND gate\tab\tab driver\tab 14\tab SN74ALS1020A\par
74x1032\tab 4\tab quad 2-input OR gate\tab\tab driver\tab 14\tab SN74AS1032A\par
74x1034\tab 6\tab hex non-inverting buffer\tab\tab driver\tab 14\tab SN74ALS1034\par
74x1035\tab 6\tab hex non-inverting buffer\tab\tab open-collector driver\tab 14\tab SN74ALS1035\par
74x1036\tab 4\tab quad 2-input NOR gate\tab\tab driver\tab 14\tab SN74ALS1036\par
74x1050\tab 12\tab 12-bit Schottky diode bus termination array, clamp to GND\tab\tab\tab 16\tab SN74S1050\par
74x1051\tab 12\tab 12-bit Schottky diode bus termination array, clamp to GND/VCC\tab\tab\tab 16\tab SN74S1051\par
74x1052\tab 16\tab 16-bit Schottky diode bus termination array, clamp to GND\tab\tab\tab 20\tab SN74S1052\par
74x1053\tab 16\tab 16-bit Schottky diode bus termination array, clamp to GND/VCC\tab\tab\tab 20\tab SN74S1053\par
74x1056\tab 8\tab 8-bit Schottky diode bus termination array, clamp to GND\tab\tab\tab (16)\tab SN74F1056\par
74x1071\tab 10\tab 10-bit bus termination array with bus-hold function\tab\tab\tab (14)\tab SN74ACT1071\par
74x1073\tab 16\tab 16-bit bus termination array with bus-hold function\tab\tab\tab (20)\tab SN74ACT1073\par
74x1074\tab 2\tab dual D negative edge triggered flip-flop, asynchronous preset and clear\tab\tab\tab 14\tab 74FR1074\par
74x1181\tab 1\tab 4-bit arithmetic logic unit\tab\tab\tab 24\tab SN74AS1181\par
74x1240\tab 1\tab octal buffer / line driver, inverting (lower-power version of 74x240)\tab\tab three-state\tab 20\tab SN74ALS1240\par
74x1241\tab 1\tab octal buffer / line driver, non-inverting (lower-power version of 74x241)\tab\tab three-state\tab 20\tab SN74ALS1241\par
74x1242\tab 1\tab quad bus transceiver, inverting (lower-power version of 74x242)\tab\tab three-state\tab 14\tab SN74ALS1242\par
74x1243\tab 1\tab quad bus transceiver, non-inverting (lower-power version of 74x243)\tab\tab three-state\tab 14\tab SN74ALS1243\par
74x1244\tab 1\tab octal buffer / driver, non-inverting (lower-power version of 74x244)\tab\tab three-state\tab 20\tab SN74ALS1244\par
74x1245\tab 1\tab octal bus transceiver (lower-power version of 74x245)\tab\tab three-state\tab 20\tab SN74ALS1245A\par
74x1280\tab 1\tab 9-bit parity generator/checker with registered outputs\tab\tab three-state\tab 20\tab QS74FCT1280\par
74x1284\tab 1\tab parallel printer interface transceiver / buffer (IEEE 1284)\tab\tab\tab 20\tab 74HCT1284\par
74x1403\tab 1\tab 8-bit bus receiver plus 4-bit bus driver\tab Schmitt-trigger\tab three-state\tab (32)\tab 74LVT1403\par
74x1404\tab 1\tab oscillator driver\tab Schmitt-trigger\tab\tab (8)\tab SN74LVC1404\par
74x1616\tab 1\tab 16x16-bit multimode multiplier\tab\tab three-state\tab 64\tab SN74ALS1616\par
74x1620\tab 1\tab octal bus transceiver, inverting\tab\tab three-state\tab 20\tab SN74ALS1620\par
74x1621\tab 1\tab octal bus transceiver, non-inverting\tab\tab open-collector\tab 20\tab SN74ALS1621\par
74x1622\tab 1\tab octal bus transceiver, inverting\tab\tab open-collector\tab 20\tab SN74ALS1622\par
74x1623\tab 1\tab octal bus transceiver, non-inverting\tab\tab three-state\tab 20\tab SN74ALS1623\par
74x1638\tab 1\tab octal bus transceiver, inverting (lower-power version of 74x638)\tab\tab three-state and open-collector\tab 20\tab SN74ALS1638\par
74x1639\tab 1\tab octal bus transceiver, non-inverting (lower-power version of 74x639)\tab\tab three-state and open-collector\tab 20\tab SN74ALS1639\par
74x1640\tab 1\tab octal bus transceiver, inverting (lower-power version of 74x640)\tab\tab three-state\tab 20\tab SN74ALS1640A\par
74x1641\tab 1\tab octal bus transceiver, non-inverting (lower-power version of 74x641)\tab\tab open-collector\tab 20\tab SN74ALS641\par
74x1642\tab 1\tab octal bus transceiver, inverting (lower-power version of 74x642)\tab\tab open-collector\tab 20\tab SN74ALS642\par
74x1643\tab 1\tab octal bus transceiver, inverting and non-inverting (lower-power version of 74x643)\tab\tab three-state\tab 20\tab SN74ALS643\par
74x1644\tab 1\tab octal bus transceiver, inverting and non-inverting (lower-power version of 74x644)\tab\tab open-collector\tab 20\tab SN74ALS644\par
74x1645\tab 1\tab octal bus transceiver, non-inverting (lower-power version of 74x645)\tab\tab three-state\tab 20\tab SN74ALS1645A\par
74x1650\tab 2\tab dual 9-bit Futurebus universal storage transceiver with split TTL I/O\tab\tab three-state and open-collector\tab (100)\tab SN74FB1650\par
74x1651\tab 2\tab 9-bit and 8-bit Futurebus universal storage transceivers with delayed buffered clock with split TTL I/O\tab\tab three-state and open-collector\tab (100)\tab SN74FB1651\par
74x1653\tab 2\tab 9-bit and 8-bit Futurebus universal storage transceivers with delayed buffered clock with split 3.3V TTL I/O\tab\tab three-state and open-collector\tab (100)\tab SN74FB1653\par
74x1665\tab 2\tab dual 8-bit GTL universal storage transceivers with live insertion\tab\tab three-state and open-collector\tab (64)\tab SN74GTL1655\par
74x1760\tab 1\tab 10-bit 4-way latched address multiplexer\tab\tab three-state\tab 64\tab 74F1760\par
74x1761\tab 1\tab dRAM and interrupt vector controller\tab\tab\tab 48\tab 74F1761\par
74x1762\tab 1\tab dRAM address controller\tab\tab\tab 40\tab 74F1762\par
74x1763\tab 1\tab single-port dRAM controller\tab\tab\tab 48\tab 74F1763\par
74x1764\tab 1\tab dual-port dRAM controller\tab\tab\tab 48\tab 74F1764\par
74x1765\tab 1\tab dual-port dRAM controller with address latch\tab\tab\tab 48\tab 74F1765\par
74x1801\tab 1\tab FM, MFM, and DM encoder / decoder, data rates up to 10 MHz\tab\tab\tab 24\tab 74LS1801\par
74x1802\tab 1\tab SerDes with ECC and CRC, data rates up to 10 MHz\tab\tab three-state\tab 48\tab 74LS1802\par
74x1803\tab 1\tab quad clock driver\tab\tab\tab 14\tab MC74F1803\par
74x1804\tab 6\tab hex 2-input NAND\tab\tab driver\tab 20\tab DM74AS1804\par
74x1805\tab 6\tab hex 2-input NOR\tab\tab driver\tab 20\tab DM74AS1805\par
74x1808\tab 6\tab hex 2-input AND\tab\tab driver\tab 20\tab DM74AS1808\par
74x1811\tab 1\tab FM, MFM, and DM encoder / decoder, data rates up to 20 MHz\tab\tab\tab 24\tab 74LS1811\par
74x1812\tab 1\tab SerDes with ECC and CRC, data rates up to 30 MHz\tab\tab three-state\tab 48\tab 74LS1812\par
74x1832\tab 6\tab hex 2-input OR\tab\tab driver\tab 20\tab DM74ALS1832\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x2000\tab 1\tab direction discriminator with microprocessor interface\tab\tab three-state\tab 28\tab SN74LS2000\par
74x2003\tab 1\tab 8-bit level translator\tab\tab\tab (20)\tab SN74GTL2003\par
74x2006\tab 1\tab 13-bit GTL to 3.3V TTL level translator\tab\tab open-collector\tab (28)\tab SN74GTL2006\par
74x2007\tab 1\tab 12-bit GTL to 3.3V TTL level translator\tab\tab open-collector\tab (28)\tab SN74GTL2007\par
74x2010\tab 1\tab 10-bit level translator\tab\tab\tab (24)\tab SN74GTL2010\par
74x2014\tab 1\tab 4-bit GTL to TTL transceiver\tab\tab three-state and open-collector\tab (14)\tab SN74GTL2014\par
74x2031\tab 1\tab 9-bit Futurebus address/data transceiver\tab\tab three-state and open-collector\tab (48)\tab SN74FB2031\par
74x2032\tab 1\tab 9-bit Futurebus competition transceiver\tab\tab three-state and open-collector\tab (48)\tab SN74FB2032\par
74x2033\tab 1\tab 8-bit Futurebus registered transceiver with split TTL I/O\tab\tab three-state and open-collector\tab (52)\tab SN74FB2033\par
74x2040\tab 1\tab 8-bit Futurebus transceiver with split TTL I/O\tab\tab three-state and open-collector\tab (48)\tab SN74FB2040\par
74x2041\tab 1\tab 7-bit Futurebus transceiver with split TTL I/O\tab\tab three-state and open-collector\tab (52)\tab SN74FB2041\par
74x2107\tab 1\tab 12-bit GTL to 3.3V TTL level translator\tab\tab open-collector\tab (28)\tab SN74GTL2107\par
74x2125\tab 4\tab quad bus buffer\tab\tab three-state, 25 \'d9 series resistor\tab (14)\tab TC74VCX2125\par
74x2151\tab 1\tab 8-line to 1-line multiplexer\tab\tab 25 \'d9 series resistor\tab (16)\tab CD74FCT2151\par
74x2153\tab 2\tab dual 4-line to 1-line multiplexer\tab\tab 25 \'d9 series resistor\tab (16)\tab CD74FCT2153\par
74x2157\tab 4\tab quad 2-line to 1-line multiplexer\tab\tab 25 \'d9 series resistor\tab (16)\tab CD74FCT2157\par
74x2161\tab 1\tab synchronous presettable 4-bit binary counter, asynchronous clear\tab\tab 25 \'d9 series resistor\tab 16\tab QS74FCT2161T\par
74x2163\tab 1\tab synchronous presettable 4-bit binary counter, synchronous clear\tab\tab 25 \'d9 series resistor\tab 16\tab QS74FCT2163T\par
74x2191\tab 1\tab synchronous presettable 4-bit binary up/down counter, common clock\tab\tab 25 \'d9 series resistor\tab 16\tab QS74FCT2191T\par
74x2193\tab 1\tab synchronous presettable 4-bit binary counter, separate up/down clocks\tab\tab 25 \'d9 series resistor\tab 16\tab QS74FCT2193T\par
74x2226\tab 2\tab dual 64-bit FIFO memories (64x1)\tab\tab\tab (24)\tab SN74ACT2226\par
74x2227\tab 2\tab dual 64-bit FIFO memories (64x1)\tab\tab three-state\tab (28)\tab SN74ACT2227\par
74x2228\tab 2\tab dual 256-bit FIFO memories (256x1)\tab\tab\tab (24)\tab SN74ACT2228\par
74x2229\tab 2\tab dual 256-bit FIFO memories (256x1)\tab\tab three-state\tab (28)\tab SN74ACT2229\par
74x2232\tab 1\tab 512-bit FIFO memory (64x8)\tab\tab three-state\tab 24\tab SN74ALS2232A\par
74x2233\tab 1\tab 576-bit FIFO memory (64x9)\tab\tab three-state\tab 28\tab SN74ALS2233A\par
74x2235\tab 1\tab 18432-bit bidirectional FIFO memory (2x1024x9)\tab\tab three-state\tab (44)\tab SN74ACT2235\par
74x2236\tab 1\tab 18432-bit bidirectional FIFO memory (2x1024x9)\tab\tab three-state\tab (44)\tab SN74ACT2236\par
74x2238\tab 1\tab 576-bit bidirectional FIFO memory (2x32x9)\tab\tab three-state\tab 40\tab SN74ALS2238\par
74x2240\tab 2\tab dual 4-bit bidirectional buffer / line driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74BCT2240\par
74x2241\tab 2\tab dual 4-bit bidirectional buffer / line driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74BCT2241\par
74x2242\tab 1\tab 4-bit bus transceiver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 14\tab SN74ALS2242\par
74x2243\tab 1\tab 4-bit bus transceiver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab (14)\tab 74F2243\par
74x2244\tab 2\tab dual 4-bit buffer / line driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74BCT2244\par
74x2245\tab 1\tab octal bus transceiver\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74ABT2245\par
74x2253\tab 2\tab dual 4-line to 1-line multiplexer\tab\tab three-state, 25 \'d9 series resistor\tab (16)\tab CD74FCT2253\par
74x2257\tab 4\tab quad 2-line to 1-line multiplexer\tab\tab three-state, 25 \'d9 series resistor\tab (16)\tab CD74FCT2257\par
74x2273\tab 8\tab octal D-type flip-flop with common clock and reset\tab\tab 25 \'d9 series resistor\tab (20)\tab CD74FCT2273\par
74x2299\tab 1\tab 8-bit universal shift register\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab QS74FCT2299T\par
74x2323\tab 2\tab dual line receiver\tab analog\tab\tab (8)\tab SN74LS2323\par
74x2373\tab 1\tab 8-bit transparent latch\tab\tab three-state, 25 \'d9 series resistor\tab (20)\tab CD74FCT2373\par
74x2374\tab 8\tab octal D-type flip-flop with common clock\tab\tab three-state, 25 \'d9 series resistor\tab (20)\tab CD74FCT2374\par
74x2377\tab 1\tab 8-bit register with clock enable\tab\tab 25 \'d9 series resistor\tab 20\tab QS74FCT2377T\par
74x2400\tab 2\tab dual 4-bit buffer, inverting\tab Schmitt-trigger\tab three-state\tab 20\tab 74THC2400\par
74x2410\tab 1\tab 11-bit MOS memory driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 28\tab SN74BCT2410\par
74x2411\tab 1\tab 11-bit MOS memory driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 28\tab SN74BCT2411\par
74x2414\tab 2\tab dual 2-line to 4-line decoder with supply voltage monitor\tab\tab\tab 20\tab SN74BCT2414\par
74x2420\tab 1\tab 16-bit NuBus address/data transceiver and register\tab\tab three-state\tab (68)\tab SN74BCT2420\par
74x2423\tab 1\tab 16-bit latched multiplexer/demultiplexer NuBus transceiver, inverting\tab\tab three-state\tab (68)\tab SN74BCT2423\par
74x2424\tab 1\tab 16-bit latched multiplexer/demultiplexer NuBus transceiver, non-inverting\tab\tab three-state\tab (68)\tab SN74BCT2424\par
74x2425\tab 1\tab Macintosh Coprocessor Platform NuBus address/data registered transceiver\tab\tab three-state\tab (100)\tab SN74BCT2425\par
74x2440\tab 1\tab NuBus interface controller\tab\tab\tab (68)\tab SN74ACT2440\par
74x2441\tab 1\tab NuBus interface controller\tab\tab\tab (100)\tab SN74ACT2441\par
74x2442\tab 1\tab NuBus block slave address generator\tab\tab three-state\tab (20)\tab SN74ALS2442\par
74x2509\tab 1\tab 9-output clock driver with PLL\tab\tab three-state\tab (24)\tab HD74CDC2509\par
74x2510\tab 1\tab 10-output clock driver with PLL\tab\tab three-state\tab (24)\tab HD74CDC2510\par
74x2525\tab 1\tab 8-output clock driver\tab\tab\tab 14\tab 74AC2525\par
74x2526\tab 1\tab 8-output clock driver with input multiplexer\tab\tab\tab 16\tab 74AC2526\par
74x2533\tab 1\tab 8-bit bus interface latch, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab QS74FCT2533T\par
74x2534\tab 1\tab 8-bit bus interface register, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab QS74FCT2534T\par
74x2540\tab 1\tab 8-bit buffer / line driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74ALS2540\par
74x2541\tab 1\tab 8-bit buffer / line driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74ALS2541\par
74x2543\tab 1\tab 8-bit latched transceiver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2543T\par
74x2544\tab 1\tab 8-bit latched transceiver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2544T\par
74x2573\tab 1\tab 8-bit transparent latch\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab QS74FCT2573T\par
74x2574\tab 8\tab octal D-type flip-flop with common clock\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab QS74FCT2574T\par
74x2620\tab 1\tab octal bus transceiver / MOS driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74AS2620\par
74x2623\tab 1\tab octal bus transceiver / MOS driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74AS2623\par
74x2640\tab 1\tab octal bus transceiver / MOS driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74AS2640\par
74x2643\tab 1\tab octal bus transceiver, mix of inverting and non-inverting outputs\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab 74F2643\par
74x2645\tab 1\tab octal bus transceiver / MOS driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 20\tab SN74AS2645\par
74x2646\tab 1\tab octal registered transceiver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2646T\par
74x2648\tab 1\tab octal registered transceiver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2648T\par
74x2651\tab 1\tab octal registered transceiver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2651T\par
74x2652\tab 1\tab octal registered transceiver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2652T\par
74S2708\tab 1\tab 8192-bit PROM (1024x8)\tab\tab three-state\tab 24\tab SN74S2708\par
74AC2708\tab 1\tab 576-bit FIFO memory (64x9)\tab\tab three-state\tab 28\tab 74AC2708\par
74x2725\tab 1\tab 4608-bit FIFO memory (512x9)\tab\tab\tab 28\tab 74ACT2725\par
74x2726\tab 1\tab 4608-bit bidirectional FIFO memory (512x9)\tab\tab\tab 28\tab 74ACT2726\par
74x2821\tab 1\tab 10-bit D-type flip-flop\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2821T\par
74x2823\tab 1\tab 9-bit D-type flip-flop with clear\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2823T\par
74x2825\tab 1\tab 8-bit D-type flip-flop with clear and clock enable\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2825T\par
74x2827\tab 1\tab 10-bit buffer, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab SN74BCT2827A\par
74x2828\tab 1\tab 10-bit buffer, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab SN74BCT2828A\par
74x2833\tab 1\tab 8-bit bus transceiver with parity error flip-flop\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2833T\par
74x2841\tab 1\tab 10-bit transparent latch\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2841T\par
74x2843\tab 1\tab 9-bit transparent latch with asynchronous reset\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2843T\par
74x2845\tab 1\tab 8-bit transparent latch with asynchronous reset and multiple output enable\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2845T\par
74x2853\tab 1\tab 8-bit bus transceiver with parity error latch\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2853T\par
74x2861\tab 1\tab 10-bit non-inverting bus transceiver\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2861T\par
74x2862\tab 1\tab 10-bit inverting bus transceiver\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2862T\par
74x2863\tab 1\tab 9-bit non-inverting bus transceiver with dual output enable\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2863T\par
74x2864\tab 1\tab 9-bit inverting bus transceiver with dual output enable\tab\tab three-state, 25 \'d9 series resistor\tab 24\tab QS74FCT2864T\par
74x2952\tab 1\tab octal bus transceiver and register, non-inverting\tab\tab three-state\tab 24\tab SN74LVC2952A\par
74x2953\tab 1\tab octal bus transceiver and register, inverting\tab\tab three-state\tab 24\tab 74F2953\par
74x2960\tab 1\tab error detection and correction (EDAC), equivalent to Am2960\tab\tab three-state\tab 48\tab MC74F2960\par
74x2961\tab 1\tab 4-bit EDAC bus buffer, inverting, equivalent to Am2961\tab\tab three-state\tab 24\tab MC74F2961A\par
74x2962\tab 1\tab 4-bit EDAC bus buffer, non-inverting, equivalent to Am2962\tab\tab three-state\tab 24\tab MC74F2962A\par
74x2967\tab 1\tab controller/driver for 16k/64k/256k dRAM\tab\tab\tab 48\tab SN74ALS2967\par
74x2968\tab 1\tab controller/driver for 16k/64k/256k dRAM\tab\tab\tab 48\tab SN74ALS2968\par
74x2969\tab 1\tab memory timing controller for use with EDAC\tab\tab\tab 48\tab MC74F2969\par
74x2970\tab 1\tab memory timing controller for use without EDAC\tab\tab\tab 24\tab MC74F2970\par
74x3004\tab 1\tab selectable GTL voltage reference\tab\tab analog\tab (6)\tab SN74GTL3004\par
74x3037\tab 4\tab quad 2-input NAND\tab\tab driver 30 \'d9\tab 16\tab 74F3037\par
74x3038\tab 4\tab quad 2-input NAND\tab\tab open-collector driver 30 \'d9\tab 16\tab 74F3038\par
74x3040\tab 2\tab dual 4-input NAND\tab\tab driver 30 \'d9\tab 16\tab 74F3040\par
74x3125\tab 4\tab quad FET bus switch, output enable active low\tab\tab\tab (14)\tab SN74CBT3125\par
74x3126\tab 4\tab quad FET bus switch, output enable active high\tab\tab\tab (14)\tab SN74CBT3126\par
74FCT3244\tab 2\tab dual 4-bit buffer / line driver\tab\tab three-state\tab 20\tab IDT74FCT3244\par
74CBT3244\par
74FST3244\tab 2\tab dual 4-bit FET bus switch\tab\tab\tab 20\tab SN74CBT3244\par
IDT74FST3244\par
74FCT3245\tab 1\tab octal bidirectional transceiver\tab\tab three-state\tab 20\tab IDT74FCT3245\par
74CBT3245\par
74FST3245\tab 1\tab octal FET bus switch\tab\tab\tab 20\tab SN74CBT3245A\par
IDT74FST3245\par
74LVX3245\tab 1\tab octal bidirectional voltage-translating transceiver\tab\tab three-state\tab (24)\tab 74LVX3245\par
74x3251\tab 1\tab 8-line to 1-line FET multiplexer / demultiplexer\tab\tab\tab (16)\tab SN74CBT3251\par
74x3253\tab 2\tab dual 4-line to 1-line FET multiplexer / demultiplexer\tab\tab\tab (16)\tab SN74CBT3253\par
74x3257\tab 4\tab quad 2-line to 1-line FET multiplexer / demultiplexer\tab\tab\tab (16)\tab IDT74FST3257\par
74x3283\tab 1\tab 32-bit latchable transceiver with parity checker / generator\tab\tab three-state\tab (120)\tab 74ACTQ3283\par
74x3284\tab 1\tab 18-bit synchronous datapath multiplexer\tab\tab three-state\tab (100)\tab 74ABT3284\par
74x3305\tab 2\tab dual FET bus switch with extended voltage range\tab\tab\tab (8)\tab SN74CBT3305C\par
74x3306\tab 2\tab dual FET bus switch\tab\tab\tab (8)\tab SN74CBT3306\par
74x3345\tab 1\tab octal FET bus switch, dual output enable\tab\tab\tab (20)\tab SN74CBT3345\par
74x3383\tab 1\tab 5-bit 4-port FET bus exchange switch\tab\tab\tab 24\tab IDT74FST3383\par
74x3384\tab 2\tab dual 5-bit FET bus switch\tab\tab\tab 24\tab IDT74FST3384\par
74x3386\tab 1\tab 5-bit 4-port FET bus exchange switch with extended voltage range\tab\tab\tab (24)\tab SN74CBT3386\par
74x3390\tab 1\tab octal 2-line to 1-line FET multiplexer / bus switch\tab\tab\tab (28)\tab IDT74FST3390\par
74x3573\tab 1\tab octal transparent latch\tab\tab three-state\tab 20\tab IDT74FCT3573\par
74x3574\tab 1\tab octal D-type flip flop\tab\tab three-state\tab 20\tab IDT74FCT3574\par
74x3584\tab 2\tab dual 5-bit FET bus switch\tab\tab 25 \'d9 series resistor\tab 24\tab QS74QST3584\par
74x3611\tab 1\tab 2304-bit FIFO memory (64x36)\tab\tab three-state\tab (120)\tab SN74ABT3611\par
74x3612\tab 1\tab 4608-bit bidirectional FIFO memory (2x64x36)\tab\tab three-state\tab (120)\tab SN74ABT3612\par
74x3613\tab 1\tab 2304-bit FIFO memory (64x36)\tab\tab three-state\tab (120)\tab SN74ABT3613\par
74x3614\tab 1\tab 4608-bit bidirectional FIFO memory (2x64x36)\tab\tab three-state\tab (120)\tab SN74ABT3614\par
74x3622\tab 1\tab 18432-bit bidirectional FIFO memory (2x256x36)\tab\tab three-state\tab (120)\tab SN74ACT3622\par
74x3631\tab 1\tab 18432-bit FIFO memory (512x36)\tab\tab three-state\tab (120)\tab SN74ACT3631\par
74x3632\tab 1\tab 36864-bit bidirectional FIFO memory (2x512x36)\tab\tab three-state\tab (120)\tab SN74ACT3632\par
74x3638\tab 1\tab 32768-bit bidirectional FIFO memory (2x512x32)\tab\tab three-state\tab (120)\tab SN74ACT3638\par
74x3641\tab 1\tab 36864-bit FIFO memory (1024x36)\tab\tab three-state\tab (120)\tab SN74ACT3641\par
74x3642\tab 1\tab 73728-bit bidirectional FIFO memory (2x1024x36)\tab\tab three-state\tab (120)\tab SN74ACT3642\par
74x3651\tab 1\tab 73728-bit FIFO memory (2048x36)\tab\tab three-state\tab (120)\tab SN74ACT3651\par
74x3708\tab 1\tab 8192-bit PROM (1024x8)\tab\tab open-collector\tab 24\tab SN74S3708\par
74x3807\tab 1\tab 1-to-10 clock driver\tab\tab driver\tab 20\tab IDT74FCT3807\par
74x3827\tab 1\tab 10-bit buffer\tab\tab three-state\tab 24\tab IDT74FCT3827\par
74x3861\tab 1\tab 10-bit FET bus switch\tab\tab\tab (24)\tab SN74CBT3861\par
74x3862\tab 1\tab 10-bit FET bus switch with dual output enable\tab\tab\tab (24)\tab IDT74CBTLV3862\par
74x3893\tab 1\tab quad Futurebus backplane transceiver\tab\tab three-state and open-collector\tab (20)\tab MC74F3893A\par
74x3907\tab 1\tab Pentium clock synthesizer\tab\tab three-state\tab (28)\tab IDT74FCT3907\par
74x3932\tab 1\tab PLL-based clock driver\tab\tab three-state\tab (48)\tab IDT74FCT3932\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
74x4002\tab 2\tab dual 4-input NOR gate\tab\tab\tab 14\tab CD74HC4002\par
74x4015\tab 2\tab dual 4-bit shift registers\tab\tab\tab 16\tab CD74HC4015\par
74x4016\tab 4\tab quad bilateral switch\tab\tab analog\tab 14\tab CD74HC4016\par
74x4017\tab 1\tab 5-stage \f0\lang1033\'f710 Johnson counter\tab\tab\tab 16\tab CD74HC4017\par
74x4020\tab 1\tab 14-stage binary counter\tab\tab\tab 16\tab SN74HC4020\par
74x4022\tab 1\tab 4-stage \'f78 Johnson counter\tab\tab\tab 14\tab SN74HC4022\par
74x4024\tab 1\tab 7-stage ripple carry binary counter\tab\tab\tab 14\tab CD74HC4024\par
74x4028\tab 1\tab BCD to decimal decoder\tab\tab\tab 16\tab TC74HC4028P\par
74x4040\tab 1\tab 12-stage binary ripple counter\tab\tab\tab 16\tab SN74HC4040\par
74x4046\tab 1\tab phase-locked loop and voltage-controlled oscillator\tab\tab\tab 16\tab CD74HC4046A\par
74x4049\tab 6\tab hex inverting buffer\tab\tab\tab 16\tab CD74HC4049\par
74x4050\tab 6\tab hex buffer/converter (non-inverting)\tab\tab\tab 16\tab CD74HC4050\par
74x4051\tab 1\tab high-speed 8-channel analog multiplexer/demultiplexer\tab\tab analog\tab 16\tab CD74HC4051\par
74x4052\tab 2\tab dual 4-channel analog multiplexer/demultiplexers\tab\tab analog\tab 16\tab CD74HC4052\par
74x4053\tab 3\tab triple 2-channel analog multiplexer/demultiplexers\tab\tab analog\tab 16\tab CD74HC4053\par
74x4059\tab 1\tab programmable divide-by-N counter\tab\tab\tab 24\tab CD74HC4059\par
74x4060\tab 1\tab 14-stage binary ripple counter with oscillator\tab\tab\tab 16\tab SN74HC4060\par
74x4061\tab 1\tab 14-stage asynchronous binary counter with oscillator\tab\tab\tab 16\tab SN74HC4061\par
74x4066\tab 4\tab quad single-pole single-throw analog switch\tab\tab\tab 14\tab SN74HC4066\par
74x4067\tab 1\tab 16-channel analog multiplexer/demultiplexer\tab\tab analog\tab 24\tab CD74HC4067\par
74x4072\tab 2\tab dual 4-input OR gate\tab\tab\tab 14\tab TC74HC4072\par
74x4075\tab 3\tab triple 3-input OR gate\tab\tab\tab 14\tab CD74HC4075\par
74x4078\tab 1\tab 8-input OR/NOR gate\tab\tab\tab 14\tab MM74HC4078\par
74x4094\tab 1\tab 8-bit three-state shift register/latch\tab\tab three-state\tab 16\tab CD74HC4094\par
74x4245\tab 1\tab 8-bit 3V/5V translating transceiver\tab\tab three-state\tab (24)\tab 74LVX4245\par
74x4301\tab 1\tab 8-bit latch, inverting\tab\tab three-state\tab 20\tab MN74HC4301\par
74x4302\tab 1\tab 8-bit latch, non-inverting\tab\tab three-state\tab 20\tab MN74HC4302\par
74x4303\tab 1\tab 8-bit D-type flip-flop, inverting outputs\tab\tab three-state\tab 20\tab MN74HC4303\par
74x4304\tab 1\tab 8-bit D-type flip-flop, non-inverting outputs\tab\tab three-state\tab 20\tab MN74HC4304\par
74x4305\tab 2\tab dual 4-bit buffer, inverting\tab\tab three-state\tab 20\tab MN74HC4305\par
74x4306\tab 2\tab dual 4-bit buffer, non-inverting\tab\tab three-state\tab 20\tab MN74HC4306\par
74x4316\tab 4\tab quad analog switch\tab\tab analog\tab 14\tab MM74HC4316\par
74x4351\tab 1\tab 8-channel analog multiplexer/demultiplexer with latch\tab\tab analog\tab 20\tab CD74HC4351\par
74x4352\tab 2\tab dual 4-channel analog multiplexer/demultiplexer with latch\tab\tab analog\tab 20\tab CD74HC4352\par
74x4353\tab 3\tab triple 2-channel analog multiplexer/demultiplexer with latch\tab\tab analog\tab 20\tab MC74HC4353\par
74x4510\tab 1\tab BCD decade up/down counter\tab\tab\tab 16\tab CD74HC4510\par
74x4511\tab 1\tab BCD to 7-segment decoder\tab\tab\tab 16\tab CD74HC4511\par
74x4514\tab 1\tab 4-to-16 line decoder/demultiplexer, input latches\tab\tab\tab 24\tab CD74HC4514\par
74x4515\tab 1\tab 4-to-16 line decoder/demultiplexer with input latches; inverting\tab\tab\tab 24\tab CD74HC4515\par
74x4516\tab 1\tab 4-bit binary up/down counter\tab\tab\tab 16\tab CD74HC4516\par
74x4518\tab 2\tab dual 4-bit synchronous decade counter\tab\tab\tab 16\tab CD74HC4518\par
74x4520\tab 2\tab dual 4-bit synchronous binary counter\tab\tab\tab 16\tab CD74HC4520\par
74x4538\tab 2\tab dual retriggerable precision monostable multivibrator\tab\tab\tab 16\tab CD74HC4538\par
74x4543\tab 1\tab BCD to 7-segment latch/decoder/driver for LCDs\tab\tab\tab 16\tab CD74HC4543\par
74x4560\tab 1\tab 4-bit BCD adder\tab\tab\tab 16\tab MM74HC4560\par
74x4724\tab 1\tab 8-bit addressable latch\tab\tab\tab 16\tab SN74HC4724\par
74x4764\tab 1\tab programmable dRAM controller\tab\tab\tab (100)\tab 74ABT4764\par
74x4799\tab 1\tab Timer for NiCd and NiMH chargers\tab Schmitt-trigger\tab open-collector and three-state\tab 16\tab 74LV4799\par
74x4851\tab 1\tab 8-channel analog multiplexer/demultiplexer\tab\tab analog\tab 16\tab SN74HC4851\par
74x4852\tab 2\tab dual 4-channel analog multiplexer/demultiplexer\tab\tab analog\tab 16\tab SN74HC4852\par
74x5074\tab 2\tab dual positive edge-triggered D-type flip-flop (metastable immune)\tab\tab\tab 14\tab 74ABT5074\par
74x5245\tab 1\tab octal bidirectional transceiver\tab Schmitt-trigger\tab three-state\tab 20\tab DM74ALS5245\par
74x5300\tab 1\tab LED driver\tab\tab driver 120 mA\tab (8)\tab 74F5300\par
74x5400\tab 1\tab 11-bit line/memory driver, non-inverting\tab\tab three-state, 25 \f1\lang1032\'d9 series resistor\tab 28\tab SN74ABT5400\par
74x5401\tab 1\tab 11-bit line/memory driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 28\tab SN74ABT5401\par
74x5402\tab 1\tab 12-bit line/memory driver, non-inverting\tab\tab three-state, 25 \'d9 series resistor\tab 28\tab SN74ABT5402\par
74x5403\tab 1\tab 12-bit line/memory driver, inverting\tab\tab three-state, 25 \'d9 series resistor\tab 28\tab SN74ABT5403\par
74x5555\tab 1\tab programmable delay timer with oscillator\tab\tab\tab 16\tab 74HC5555\par
74x5620\tab 1\tab octal bidirectional transceiver\tab Schmitt-trigger\tab three-state\tab 20\tab DM74ALS5620\par
74x6000\tab 1\tab logic-to-logic optocoupler, non-inverting\tab\tab\tab 6\tab 74OL6000\par
74x6001\tab 1\tab logic-to-logic optocoupler, inverting\tab\tab\tab 6\tab 74OL6001\par
74x6010\tab 1\tab logic-to-logic optocoupler, non-inverting\tab\tab open-collector 15 V\tab 6\tab 74OL6010\par
74x6011\tab 1\tab logic-to-logic optocoupler, inverting\tab\tab open-collector 15 V\tab 6\tab 74OL6011\par
74x6301\tab 1\tab dynamic memory refresh controller, transparent and burst modes, for 16K, 64K, 256K, and 1M dRAM\tab\tab\tab 52\tab SN74ALS6301\par
74x6302\tab 1\tab dynamic memory refresh controller, transparent and burst modes, for 16K, 64K, 256K, and 1M dRAM\tab\tab\tab 52\tab SN74ALS6302\par
74x6323\tab 1\tab programmable ripple counter with oscillator\tab\tab three-state\tab (8)\tab 74HC6323A\par
74x6800\tab 1\tab 10-bit FET bus switch with precharge\tab\tab\tab 24\tab IDT74FST6800\par
74x6845\tab 1\tab 8-bit FET bus switch with precharge and extended voltage range\tab\tab\tab (20)\tab SN74CBT6845C\par
74x7001\tab 4\tab quad 2-input AND gate\tab Schmitt-trigger\tab\tab 14\tab SN74HC7001\par
74x7002\tab 4\tab quad 2-input NOR gate\tab Schmitt-trigger\tab\tab 14\tab SN74HC7002\par
74x7006\tab 6\tab two inverters, one 3-input NAND, one 4-input NAND, one 3-input NOR, one 4-input NOR\tab\tab\tab 24\tab SN74HC7006\par
74x7007\tab 6\tab hex buffer\tab\tab\tab 14\tab TC74HCT7007AP\par
74x7008\tab 6\tab two inverters, three 2-input NAND, three 2-input NOR\tab\tab\tab 24\tab SN74HC7008\par
74x7014\tab 6\tab hex non-inverting buffer\tab Schmitt-trigger\tab\tab 14\tab 74HC7014\par
74x7022\tab 1\tab 4-stage \f0\lang1033\'f78 Johnson counter with power-up clear\tab\tab\tab 14\tab SN74HC7022\par
74x7030\tab 1\tab 576-bit FIFO memory (64x9)\tab\tab three-state\tab 28\tab 74HC7030\par
74x7032\tab 4\tab quad 2-input OR gates\tab Schmitt-trigger\tab\tab 14\tab SN74HC7032\par
74x7038\tab 1\tab 9-bit bus transceiver with latch\tab\tab three-state\tab 24\tab CD74HC7038\par
74x7046\tab 1\tab phase-locked loop with voltage-controlled oscillator and lock detector\tab\tab\tab 16\tab CD74HC7046A\par
74x7074\tab 6\tab two inverters, one 2-input NAND, one 2-input NOR, two D-type flip-flops\tab\tab\tab 24\tab SN74HC7074\par
74x7075\tab 6\tab two inverters, two 2-input NAND, two D-type flip-flops\tab\tab\tab 24\tab SN74HC7075\par
74x7076\tab 6\tab two inverters, two 2-input NOR, two D-type flip-flops\tab\tab\tab 24\tab SN74HC7076\par
74x7080\tab 1\tab 16-bit parity generator / checker\tab\tab\tab 20\tab 74HCT7080\par
74x7132\tab 4\tab quad adjustable comparator with output latches\tab Schmitt-trigger\tab three-state\tab 14\tab 74HCT7132\par
74x7200\tab 1\tab 2304-bit FIFO memory (256x9)\tab\tab\tab 28\tab SN74ACT7200L\par
74x7201\tab 1\tab 4608-bit FIFO memory (512x9)\tab\tab\tab 28\tab SN74ACT7201LA\par
74x7202\tab 1\tab 9216-bit FIFO memory (1024x9)\tab\tab\tab 28\tab SN74ACT7202LA\par
74x7203\tab 1\tab 18432-bit FIFO memory (2048x9)\tab\tab\tab 28\tab SN74ACT7203L\par
74ACT7204\tab 1\tab 36864-bit FIFO memory (4096x9)\tab\tab\tab 28\tab SN74ACT7204L\par
74HCU7204\tab 2\tab dual unbuffered inverters\tab\tab\tab (8)\tab SN74HCU7204\par
74x7205\tab 1\tab 73728-bit FIFO memory (8192x9)\tab\tab\tab 28\tab SN74ACT7205L\par
74x7206\tab 1\tab 147456-bit FIFO memory (16383x9)\tab\tab\tab 28\tab SN74ACT7206L\par
74x7240\tab 1\tab octal bus buffer, inverting\tab Schmitt-trigger\tab three-state\tab 20\tab TC74HC7240AP\par
74x7241\tab 1\tab octal bus buffer, non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab TC74HC7241AP\par
74x7244\tab 1\tab octal bus buffer, non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab TC74HC7244AP\par
74x7245\tab 1\tab octal bus transceiver, non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab M74HC7245\par
74x7266\tab 4\tab quad 2-input XNOR gate\tab\tab\tab 14\tab SN74HC7266\par
74x7273\tab 8\tab octal positive edge-triggered D-type flip-flop with reset\tab\tab open-collector\tab 20\tab 74HCT7273\par
74x7292\tab 1\tab programmable divider/timer\tab\tab\tab 16\tab TC74HC7292AP\par
74x7294\tab 1\tab programmable divider/timer\tab\tab\tab 16\tab M74HC7294\par
74x7340\tab 1\tab 8-bit bus driver with bidirectional registers\tab\tab three-state\tab 24\tab SN74HC7340\par
74x7403\tab 1\tab 256-bit FIFO memory (64x4)\tab\tab three-state\tab 16\tab 74HC7403\par
74x7404\tab 1\tab 320-bit FIFO memory (64x5)\tab\tab three-state\tab 18\tab 74HC7404\par
74x7540\tab 8\tab octal buffer/line driver, inverting\tab Schmitt-trigger\tab three-state\tab 20\tab 74HC7540\par
74x7541\tab 8\tab octal buffer/line driver, non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab 74HC7541\par
74x7597\tab 1\tab 8-bit shift register with input latches\tab\tab\tab 16\tab 74HC7597\par
74x7640\tab 1\tab octal bus transceiver, inverting\tab Schmitt-trigger\tab three-state\tab 20\tab M74HC7640\par
74x7643\tab 1\tab octal bus transceiver, non-inverting/inverting\tab Schmitt-trigger\tab three-state\tab 20\tab M74HC7643\par
74x7645\tab 1\tab octal bus transceiver, non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab M74HC7645\par
74x7731\tab 4\tab quad 64-bit static shift register\tab\tab\tab 16\tab 74HC7731\par
74x7793\tab 1\tab 8-bit noninverting transparent latch with readback\tab\tab three-state\tab 20\tab MC74HC7793\par
74x7801\tab 1\tab 18432-bit FIFO memory (1024x18), clocked\tab\tab three-state\tab (68)\tab SN74ACT7801\par
74x7802\tab 1\tab 18432-bit FIFO memory (1024x18)\tab\tab three-state\tab (68)\tab SN74ACT7802\par
74x7803\tab 1\tab 9216-bit FIFO memory (512x18), clocked\tab\tab three-state\tab (56)\tab SN74ACT7803\par
74x7804\tab 1\tab 9216-bit FIFO memory (512x18)\tab\tab three-state\tab (56)\tab SN74ACT7804\par
74x7805\tab 1\tab 4608-bit FIFO memory (256x18), clocked\tab\tab three-state\tab (56)\tab SN74ACT7805\par
74x7806\tab 1\tab 4608-bit FIFO memory (256x18)\tab\tab three-state\tab (56)\tab SN74ACT7806\par
74x7807\tab 1\tab 18432-bit FIFO memory (2048x9), clocked\tab\tab three-state\tab (44)\tab SN74ACT7807\par
74x7808\tab 1\tab 18432-bit FIFO memory (2048x9)\tab\tab three-state\tab (44)\tab SN74ACT7808\par
74x7811\tab 1\tab 18432-bit FIFO memory (1024x18), clocked\tab\tab three-state\tab (68)\tab SN74ACT7811\par
74x7813\tab 1\tab 1152-bit FIFO memory (64x18), clocked\tab\tab three-state\tab (56)\tab SN74ACT7813\par
74x7814\tab 1\tab 1152-bit FIFO memory (64x18)\tab\tab three-state\tab (56)\tab SN74ACT7814\par
74x7815\tab 1\tab 4608-bit bidirectional FIFO memory(2x64x36)\tab\tab three-state\tab (120)\tab SN74ABT7815\par
74x7816\tab 1\tab 4608-bit bidirectional FIFO memory(2x64x36)\tab\tab three-state\tab (120)\tab SN74ABT7816\par
74x7817\tab 1\tab 2304-bit FIFO memory(64x36)\tab\tab three-state\tab (120)\tab SN74ABT7817\par
74x7818\tab 1\tab 2304-bit FIFO memory(64x36)\tab\tab three-state\tab (120)\tab SN74ABT7818\par
74x7819\tab 1\tab 18432-bit bidirectional FIFO memory (2x512x18), clocked\tab\tab three-state\tab (80)\tab SN74ABT7819\par
74x7820\tab 1\tab 18432-bit bidirectional FIFO memory (2x512x18)\tab\tab three-state\tab (80)\tab SN74ABT7820\par
74x7821\tab 1\tab 32768-bit bidirectional FIFO memory (2x512x32)\tab\tab three-state\tab (120)\tab SN74ACT7821\par
74x7822\tab 1\tab 32768-bit bidirectional FIFO memory (2x512x32), clocked\tab\tab three-state\tab (120)\tab SN74ACT7822\par
74x7823\tab 1\tab 36864-bit FIFO memory (1024x36), clocked\tab\tab three-state\tab (120)\tab SN74ACT7823\par
74x7881\tab 1\tab 18432-bit FIFO memory (1024x18), clocked\tab\tab three-state\tab (68)\tab SN74ACT7881\par
74x7882\tab 1\tab 36864-bit FIFO memory (2048x18), clocked\tab\tab three-state\tab (68)\tab SN74ACT7882\par
74x7884\tab 1\tab 73728-bit FIFO memory (4096x18), clocked\tab\tab three-state\tab (68)\tab SN74ACT7884\par
74x8003\tab 2\tab dual 2-input NAND gate\tab\tab\tab 8\tab SN74ALS8003\par
74x8151\tab 1\tab 10-bit inverting/non-inverting buffer\tab Schmitt-trigger\tab three-state\tab 24\tab SN74LV8151\par
74x8153\tab 1\tab 8-bit serial-to-parallel interface\tab\tab three-state or open-collector\tab 20\tab SN74LV8153\par
74x8154\tab 2\tab dual 16-bit counters with output registers\tab\tab three-state\tab 20\tab SN74LV8154\par
74x8240\tab 1\tab octal inverting buffer with JTAG port\tab\tab three-state\tab 24\tab SN74BCT8240A\par
74x8244\tab 1\tab octal non-inverting buffer with JTAG port\tab\tab three-state\tab 24\tab SN74BCT8244A\par
74x8245\tab 1\tab octal bus transceiver with JTAG port\tab\tab three-state\tab 24\tab SN74ABT8245\par
74x8373\tab 1\tab octal D-type latch with JTAG port\tab\tab three-state\tab 24\tab SN74BCT8373A\par
74x8374\tab 1\tab octal D-type edge-triggered flip-flop with JTAG port\tab\tab three-state\tab 24\tab SN74BCT8374A\par
74x8400\tab 1\tab expandable error checker / corrector\tab\tab three-state\tab 48\tab SN74ALS8400\par
74x8541\tab 1\tab 8-bit buffer, selectable inverting/non-inverting\tab Schmitt-trigger\tab three-state\tab 20\tab SN74AHC8541\par
74x8543\tab 1\tab octal registered bus transceiver with JTAG port\tab\tab three-state\tab 28\tab SN74ABT8543\par
74x8646\tab 1\tab octal bus transceiver and register with JTAG port\tab\tab three-state\tab 28\tab SN74ABT8646\par
74x8652\tab 1\tab octal bus transceiver and register with JTAG port\tab\tab three-state\tab 28\tab SN74ABT8652\par
74x8814\tab 1\tab 16-bit microprogram sequencer, cascadable\tab\tab three-state\tab (84)\tab SN74ACT8814\par
74x8832\tab 1\tab 32-bit registered ALU\tab\tab three-state\tab (208)\tab SN74ACT8832\par
74x8834\tab 1\tab 40-bit register file\tab\tab three-state\tab (156)\tab SN74AS8834\par
74x8835\tab 1\tab 16-bit microprogram sequencer, cascadable\tab\tab three-state\tab (156)\tab SN74AS8835\par
74x8836\tab 1\tab 32x32-bit multiplier/accumulator\tab\tab three-state\tab (156)\tab SN74ACT8836\par
74x8837\tab 1\tab 64-bit floating point unit\tab\tab three-state\tab (208)\tab SN74ACT8837\par
74x8838\tab 1\tab 64-bit barrel shifter\tab\tab three-state\tab (84)\tab SN74AS8838\par
74x8839\tab 1\tab 32-bit shuffle/exchange network\tab\tab three-state\tab (85)\tab SN74AS8839\par
74x8840\tab 1\tab digital crossbar switch\tab\tab three-state\tab (156)\tab SN74AS8840\par
74x8841\tab 1\tab digital crossbar switch\tab\tab three-state\tab (156)\tab SN74ACT8841\par
74x8847\tab 1\tab 64-bit floating point and integer unit\tab\tab three-state\tab (208)\tab SN74ACT8847\par
74x8952\tab 1\tab octal registered bus transceiver with JTAG port\tab\tab three-state\tab 28\tab SN74ABT8952\par
74x8980\tab 1\tab JTAG test access port master with 8-bit host interface\tab\tab three-state\tab 24\tab SN74LVT8980\par
74x8986\tab 1\tab linkable, multidrop-addressable JTAG transceiver\tab\tab three-state\tab (64)\tab SN74LVT8986\par
74x8990\tab 1\tab JTAG test access port master with 16-bit host interface\tab\tab three-state\tab (44)\tab SN74ACT8990\par
74x8994\tab 1\tab JTAG scan-controlled logic/signature analyzer\tab\tab\tab (28)\tab SN74ACT8994\par
74x8996\tab 1\tab multidrop-addressable JTAG transceiver\tab\tab\tab 24\tab SN74ABT8996\par
74x8997\tab 1\tab scan-controlled JTAG concatenator\tab\tab three-state\tab 28\tab SN74ACT8997\par
74x8999\tab 1\tab scan-controlled JTAG multiplexer\tab\tab three-state\tab 28\tab SN74ACT8999\par
74x9000\tab 1\tab programmable timer with oscillator\tab\tab\tab 20\tab MC74HC9000\par
74x9014\tab 9\tab nine-wide buffer/line driver, inverting\tab Schmitt-trigger\tab\tab 20\tab 74HC9014\par
74x9015\tab 9\tab nine-wide buffer/line driver, non-inverting\tab Schmitt-trigger\tab\tab 20\tab 74HC9015\par
74x9034\tab 9\tab nine-wide buffer, inverting\tab\tab\tab 20\tab MC74HC9034\par
74x9035\tab 9\tab nine-wide buffer, noninverting\tab\tab\tab 20\tab MC74HC9035\par
74x9046\tab 1\tab PLL with band gap controlled VCO\tab\tab\tab 16\tab 74HCT9046\par
74x9114\tab 9\tab nine-wide inverter\tab Schmitt-trigger\tab open-collector\tab 20\tab 74HC9114\par
74x9115\tab 9\tab nine-wide buffer\tab Schmitt-trigger\tab open-collector\tab 20\tab 74HC9115\par
74x9134\tab 9\tab nine-wide buffer, inverting\tab\tab open-collector\tab 20\tab MC74HC9134\par
74x9135\tab 9\tab nine-wide buffer, noninverting\tab\tab open-collector\tab 20\tab MC74HC9135\par
74x9164\tab 1\tab 8-bit shift register (serial in/out, parallel in/out)\tab Schmitt-trigger\tab three-state\tab (16)\tab TC74VHC9164\par
74x9240\tab 1\tab 9-bit buffer / line driver, inverting\tab\tab three-state\tab 24\tab 74FR9240\par
74x9244\tab 1\tab 9-bit buffer / line driver, non-inverting\tab\tab three-state\tab 24\tab 74FR9244\par
74x9245\tab 1\tab 9-bit bidirectional transceiver, non-inverting\tab\tab three-state\tab 24\tab 74FR9245\par
74x9323\tab 1\tab programmable ripple counter with oscillator\tab\tab three-state\tab (8)\tab 74HC9323A\par
74x9595\tab 1\tab 8-bit shift register with latch (serial in, parallel out)\tab Schmitt-trigger\tab\tab (16)\tab TC74VHC9595\par
74x40102\tab 1\tab presettable synchronous 2-decade BCD down counter\tab\tab\tab 16\tab CD74HC40102\par
74x40103\tab 1\tab presettable 8-bit synchronous down counter\tab\tab\tab 16\tab CD74HC40103\par
74x40104\tab 4\tab 4-bit bidirectional universal shift register\tab\tab three-state\tab 16\tab CD74HC40104\par
74x40105\tab 1\tab 64-bit FIFO memory (16x4)\tab\tab three-state\tab 16\tab CD74HC40105\par
Part number\tab Units\tab Description\tab Input\tab Output\tab Pins\tab Datasheet\par
Smaller footprints\par
As board designs have migrated away from large amounts of logic chips, so has the need for many of the same gate in one package. Since about 1996,[7] there has been an ongoing trend towards one / two / three logic gates per chip. Now logic can be placed where it is physically needed on a board, instead of running long signal traces to a full-size logic chip that has many of the same gate.[8]\par
\par
All chips in the following sections are available 4 to 12 pin surface mount packages. The right digits, after the 1G/2G/3G, typically has the same functional features as older legacy chips, except for the multifunctional chips and 4-digit chip numbers which are unique to these newer families. The "x" in the part number is a place holder for the logic family name. For example, 74x1G14 in "LVC" logic family would be "74LVC1G14". The previously stated prefixes of "SN-" and "MC-" are used to denote manufacturers, Texas Instruments and ON Semiconductor respectively.[9][10][11]\par
\par
Some of the manufacturers that make these smaller IC chips are: Diodes Incorporated, Nexperia (NXP Semiconductors), ON Semiconductor (Fairchild Semiconductor), Texas Instruments (National Semiconductor), Toshiba.\par
\par
One gate chips\par
All chips in this section have one gate, noted by the "1G" in the part numbers. The most popular logic families are LVC and AUP, however there have been other releases such as AUC and AXP families with shorter propagation delays or expansions of the existing families such as the AHC(T) and HC(T).\par
\par
Part number\tab Description\tab Input\tab Output\tab Datasheet\par
74x1G00\tab single 2-input NAND gate\tab\tab\tab LVC\par
74x1G02\tab single 2-input NOR gate\tab\tab\tab LVC\par
74x1G04\tab single inverter gate\tab\tab\tab LVC\par
74x1G06\tab single inverter gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x1G07\tab single buffer gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x1G08\tab single 2-input AND gate\tab\tab\tab LVC\par
74x1G09\tab single 2-input AND gate\tab\tab open-drain\tab AUP\par
74x1G14\tab single inverter gate\tab schmitt-trigger\tab\tab LVC\par
74x1G17\tab single buffer gate\tab schmitt-trigger\tab\tab LVC\par
74x1G27\tab single 3-input NOR gate\tab\tab\tab LVC\par
74x1G32\tab single 2-input OR gate\tab\tab\tab LVC\par
74x1G34\tab single buffer gate\tab\tab\tab LVC\par
74x1G57\tab single configurable 7-function gate\tab schmitt-trigger\tab\tab LVC\par
74x1G58\tab single configurable 7-function gate\tab schmitt-trigger\tab\tab LVC\par
74x1G79\tab single D-type flip-flop, positive-edge trigger\tab\tab\tab LVC\par
74x1G80\tab single D-type flip-flop, positive-edge trigger, inverted output\tab\tab\tab LVC\par
74x1G86\tab single 2-input XOR gate\tab\tab\tab LVC\par
74x1G97\tab single configurable 7-function gate\tab schmitt-trigger\tab\tab LVC\par
74x1G98\tab single configurable 7-function gate\tab schmitt-trigger\tab\tab LVC\par
74x1G99\tab single configurable 15-function gate, active-low enable\tab schmitt-trigger\tab three-state\tab LVC\par
74x1G123\tab single retriggerable monostable multivibrator, clear\tab\tab\tab LVC\par
74x1G125\tab single buffer gate, active-low enable\tab\tab three-state\tab LVC\par
74x1G126\tab single buffer gate, active-high enable\tab\tab three-state\tab LVC\par
74x1G157\tab single 2-input multiplexer\tab schmitt-trigger\tab\tab LVC\par
74x1G158\tab single 2-input multiplexer, inverted output\tab schmitt-trigger\tab\tab AUP\par
74x1G175\tab single D-type flip-flop, positive-edge trigger, asynchronous clear\tab\tab\tab LVC\par
74x1G373\tab single transparent latch, active-low enable\tab\tab three-state\tab LVC\par
74x1G374\tab single D-type flip-flop, active-low enable\tab\tab three-state\tab LVC\par
74x1G386\tab single 3-input XOR Gate (a.k.a. even-parity generator)\tab\tab\tab LVC\par
74x1G0832\tab single 3-input AND-OR combo gate (2-input AND into OR)\tab schmitt-trigger\tab\tab LVC\par
74x1G3157\tab single-pole double-throw analog switch\tab\tab analog\tab LVC\par
74x1G3208\tab single 3-input OR-AND combo gate (2-input OR into AND)\tab schmitt-trigger\tab\tab LVC\par
Two gate chips\par
All chips in this section have two gates, noted by the "2G" in the part numbers. The "2G" chips mainly consist of AUG and LVC logic families, more recently AHC, AHCT, HC, HCT families have been expanding, plus some support for AXP family.\par
\par
Part number\tab Description\tab Input\tab Output\tab Datasheet\par
74x2G00\tab dual 2-input NAND gate\tab\tab\tab LVC\par
74x2G02\tab dual 2-input NOR gate\tab\tab\tab LVC\par
74x2G04\tab dual inverter gate\tab\tab\tab LVC\par
74x2G06\tab dual inverter gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x2G07\tab dual buffer gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x2G08\tab dual 2-input AND gate\tab\tab\tab LVC\par
74x2G14\tab dual inverter gate\tab schmitt-trigger\tab\tab LVC\par
74x2G17\tab dual buffer gate\tab schmitt-trigger\tab\tab LVC\par
74x2G32\tab dual 2-input OR gate\tab\tab\tab LVC\par
74x2G34\tab dual buffer gate\tab\tab\tab LVC\par
74x2G57\tab dual configurable 7-function gate\tab schmitt-trigger\tab\tab AUP\par
74x2G58\tab dual configurable 7-function gate\tab schmitt-trigger\tab\tab AUP\par
74x2G79\tab dual D-type flip-flop, positive-edge trigger\tab\tab\tab LVC\par
74x2G80\tab dual D-type flip-flop, positive-edge trigger, invert output\tab\tab\tab LVC\par
74x2G97\tab dual configurable 7-function gate\tab schmitt-trigger\tab\tab AUP\par
74x2G98\tab dual configurable 7-function gate\tab schmitt-trigger\tab\tab AUP\par
74x2G125\tab dual buffer, active-low enable\tab\tab three-state\tab LVC\par
74x2G126\tab dual buffer, active-high enable\tab\tab three-state\tab LVC\par
74x2G240\tab dual inverter, active-low enable,\tab\tab three-state\tab LVC\par
74x2G241\tab dual buffer, active-low and active-high enables\tab\tab three-state\tab LVC\par
74x2G0604\tab dual combo gates - one inverter, one inverter with O.D.\tab\tab open-drain\tab AUP\par
74x2G3404\tab dual combo gates - one buffer, one inverter\tab\tab\tab AUP\par
74x2G3407\tab dual combo gates - one buffer, one buffer with O.D.\tab\tab open-drain\tab AUP\par
Three gate chips\par
All chips in this section have three gates, noted by the "3G" in the part numbers. The "3G" chips mainly consist of AUG and LVC logic families, more recently AHC, AHCT, HC, HCT families have been expanding.\par
\par
Part number\tab Description\tab Input\tab Output\tab Datasheet\par
74x3G04\tab triple inverter gate\tab\tab\tab LVC\par
74x3G06\tab triple inverter gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x3G07\tab triple buffer gate\tab schmitt-trigger\tab open-drain\tab LVC\par
74x3G14\tab triple inverter gate\tab schmitt-trigger\tab\tab LVC\par
74x3G16\tab triple buffer gate\tab\tab\tab LVC\par
74x3G17\tab triple buffer gate\tab schmitt-trigger\tab\tab LVC\par
74x3G34\tab triple buffer gate\tab\tab\tab LVC\par
74x3G0434\tab triple combo gates - two inverter, one buffer\tab\tab\tab AUP\par
74x3G3404\tab triple combo gates - two buffer, one inverter\tab\tab\tab AUP\par
See also\par
4000-series integrated circuits, List of 4000-series integrated circuits\par
Push\f2\endash pull output, Open-collector/drain output, Three-state output\par
Schmitt trigger input\par
Logic gate, Logic family\par
Programmable logic device\par
Pin compatibility\par
References\par
 "1967-1968 Integrated Circuits Catalog (page 10)". Texas Instruments. Retrieved 2020-01-14.\par
 "RCA Solid State Databook High Speed CMOS Logic (1988 (page=536))". RCA. Retrieved 2020-01-14.\par
 "FAST Advanced Schottky TTL Logic (1988(page-cover))". National Semiconductor. Retrieved 2020-01-14.\par
 "FACT Advanced CMOS Logic Databook (1990(page-cover))". National Semiconductor. Retrieved 2020-01-14.\par
 "Samsung High Performance CMOS Data Book 1988 (page 31)". Samsung. Retrieved 2020-01-14.\par
 "1990/1991 Logic Databook (page 401)". Integrated Device Technology. Retrieved 2020-01-14.\par
 "The Fairchild Division of National Semiconductor Introduces Industry's Fastest 5V Single-Gate Logic". Fairchild Semiconductor. 1996-11-25. Archived from the original on 1998-05-12. Retrieved 2018-07-27.\par
 "Unique and Novel Uses for ON Semiconductor's New One-Gate family" (PDF). ON Semiconductor. June 2000. Archived (PDF) from the original on 2001-07-09.\par
 2018 Little Logic Guide; Texas Instruments.\par
 74AUP Logic Guide; NXP.\par
 74LVC Logic Guide; NXP.\par
Further reading\par
See also: List of books about 7400-series integrated circuits\par
Digital Integrated Circuits, National Semiconductor Corporation, January 1974\par
Logic/Memories/Interface/Analog/Microprocessor/Military Data Manual, Signetics Corporation, 1976\par
The Bipolar Microcomputer Components Data Book for Design Engineers, Second Edition, Texas Instruments, 1979\par
The TTL Data Book for Design Engineers, Second Edition, Texas Instruments, 1976\par
Bipolar LSI 1982 Databook, Monolithic Memories Incorporated, September 1981\par
Schottky TTL Data, DL121R1 Series D Third Printing, Motorola, 1983\par
High-Speed CMOS Logic Data Book, Texas Instruments, 1984\par
Logic: Overview, Texas Instruments Incorporated\par
ALVC Advanced Low-Voltage CMOS Including SSTL, HSTL, And ALB (Rev. B), Texas Instruments, 2002\par
IC Master, 1976\par
Schottky and Low-Power Schottky Data Book, Advanced Micro Devices, July 1978\f0\lang9\par
}
 