
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.41

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: tx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v tx_shift_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tx_shift_reg[0] (net)
                  0.08    0.00    0.38 v _234_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.44 ^ _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _102_ (net)
                  0.08    0.00    0.44 ^ _236_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.49 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _028_ (net)
                  0.05    0.00    0.49 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.39    0.27    0.25    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.27    0.00    0.66 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.56 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    0.84 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    0.84 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.13    0.97 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    0.97 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.24    0.18    1.15 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.24    0.00    1.15 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    1.26 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.13    0.00    1.26 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.18    0.36    1.63 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.18    0.00    1.63 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.11    1.74 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    1.74 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    1.99 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    1.99 v _196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.24 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _077_ (net)
                  0.10    0.00    2.24 v _197_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.46 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _015_ (net)
                  0.06    0.00    2.46 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.39    0.27    0.25    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.27    0.00    0.66 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.56 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    0.84 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    0.84 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.13    0.97 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    0.97 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.24    0.18    1.15 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.24    0.00    1.15 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    1.26 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.13    0.00    1.26 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.18    0.36    1.63 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.18    0.00    1.63 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.11    1.74 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    1.74 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    1.99 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    1.99 v _196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.24 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _077_ (net)
                  0.10    0.00    2.24 v _197_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.46 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _015_ (net)
                  0.06    0.00    2.46 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.2915544509887695

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8184

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2628780007362366

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9751

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    0.84 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    0.97 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.18    1.15 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.11    1.26 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.36    1.63 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    1.74 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.25    1.99 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.24 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.46 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.46 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.46   data arrival time
---------------------------------------------------------
           7.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v tx_shift_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.44 ^ _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.49 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4588

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.4094

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
301.342118

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.40e-03   1.24e-03   2.08e-08   7.64e-03  38.8%
Combinational          7.75e-03   4.30e-03   3.28e-08   1.21e-02  61.2%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.42e-02   5.54e-03   5.77e-08   1.97e-02 100.0%
                          71.9%      28.1%       0.0%
