Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Riconoscitore_di_sequenza_behav xil_defaultlib.tb_Riconoscitore_di_sequenza -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] case statement does not cover all choices; 'others' clause is needed [C:/Users/ricca/OneDrive/Desktop/Progetti ASDI/Esercizio_3_1/Esercizio_3_1.srcs/sources_1/new/Riconoscitore_di_sequenza.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_riconoscitore_di_sequenza in library work failed.
