{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.0758872",
   "Default View_TopLeft":"-2609,-3360",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 4710 -y 480 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 4710 -y 500 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -368 -y 40 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -368 -y 60 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -368 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -368 -y 100 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -368 -y 120 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -368 -y 630 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -368 -y 650 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 7 -x 4710 -y 40 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 7 -x 4710 -y 20 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 7 -x 4710 -y 990 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 7 -x 4710 -y 780 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 7 -x 4710 -y 800 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 7 -x 4710 -y 820 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 7 -x 4710 -y 840 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -368 -y 910 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -368 -y 930 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 7 -x 4710 -y 860 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 7 -x 4710 -y 60 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 7 -x 4710 -y 90 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 7 -x 4710 -y 130 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 7 -x 4710 -y 110 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 3 -x 880 -y 1074 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -78 -y 580 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 3 -x 880 -y 512 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 4 -x 1636 -y -106 -defaultsOSRD
preplace inst Data_Conversion -pg 1 -lvl 5 -x 2566 -y 390 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -78 -y 1030 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 6 -x 4500 -y 850 -defaultsOSRD
preplace inst feedback_combined_0 -pg 1 -lvl 4 -x 1636 -y 1694 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 1 -x -78 -y 140 -defaultsOSRD
preplace inst xadc_read_0 -pg 1 -lvl 2 -x 390 -y 80 -defaultsOSRD
preplace inst Memory_IO|axis_ram_writer_0 -pg 1 -lvl 1 -x 1000 -y 502 -defaultsOSRD
preplace inst Memory_IO|axi_sts_register_0 -pg 1 -lvl 1 -x 1000 -y 662 -defaultsOSRD
preplace inst Memory_IO|axi_cfg_register_0 -pg 1 -lvl 1 -x 1000 -y 812 -defaultsOSRD
preplace inst Reg_Brakeout|status_concat_1 -pg 1 -lvl 2 -x 1956 -y 414 -defaultsOSRD
preplace inst Reg_Brakeout|external_reset_fake -pg 1 -lvl 2 -x 1956 -y -56 -defaultsOSRD
preplace inst Reg_Brakeout|Feedback_config_bus -pg 1 -lvl 1 -x 1696 -y 204 -defaultsOSRD
preplace inst Reg_Brakeout|sample_rate_divider -pg 1 -lvl 1 -x 1696 -y 84 -defaultsOSRD
preplace inst Reg_Brakeout|Feedback_State -pg 1 -lvl 2 -x 1956 -y -156 -defaultsOSRD
preplace inst Reg_Brakeout|RAM_addres -pg 1 -lvl 2 -x 1956 -y 304 -defaultsOSRD
preplace inst Reg_Brakeout|feedback_trigger -pg 1 -lvl 2 -x 1956 -y 524 -defaultsOSRD
preplace inst Reg_Brakeout|pre_memory_reset -pg 1 -lvl 2 -x 1956 -y 724 -defaultsOSRD
preplace inst Reg_Brakeout|ram_writer_reset -pg 1 -lvl 2 -x 1956 -y 624 -defaultsOSRD
preplace inst Reg_Brakeout|axis_variable_0 -pg 1 -lvl 2 -x 1956 -y 64 -defaultsOSRD
preplace inst Reg_Brakeout|axis_constant_0 -pg 1 -lvl 2 -x 1956 -y 194 -defaultsOSRD
preplace inst Reg_Brakeout|zero_add_to_address -pg 1 -lvl 1 -x 1696 -y 424 -defaultsOSRD
preplace inst Data_Conversion|memory_binary_conver_0 -pg 1 -lvl 2 -x 2966 -y 690 -defaultsOSRD
preplace inst Data_Conversion|cic_0 -pg 1 -lvl 3 -x 3306 -y 400 -defaultsOSRD
preplace inst Data_Conversion|CIC_config_replicator -pg 1 -lvl 2 -x 2966 -y 540 -defaultsOSRD
preplace inst Data_Conversion|cic_1 -pg 1 -lvl 3 -x 3306 -y 560 -defaultsOSRD
preplace inst Data_Conversion|axis_combiner_0 -pg 1 -lvl 4 -x 3636 -y 570 -defaultsOSRD
preplace inst Data_Conversion|ch1_output_dac_mem_split -pg 1 -lvl 1 -x 2646 -y 690 -defaultsOSRD
preplace inst Data_Conversion|conv_0 -pg 1 -lvl 5 -x 3986 -y 980 -defaultsOSRD
preplace inst Data_Conversion|axis_combiner_1 -pg 1 -lvl 5 -x 3986 -y 830 -defaultsOSRD
preplace inst Data_Conversion|axis_constant_0 -pg 1 -lvl 4 -x 3636 -y 730 -defaultsOSRD
preplace inst Data_Conversion|xlconstant_0 -pg 1 -lvl 3 -x 3306 -y 740 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -318J 590n
preplace netloc adc_clk_n_i_1 1 0 1 -248J 610n
preplace netloc pll_0_clk_out2 1 1 5 160 -296 N -296 N -296 N -296 4290
preplace netloc pll_0_clk_out3 1 1 5 120 -356 N -356 N -356 N -356 4320
preplace netloc pll_0_locked 1 1 5 90 -346 N -346 N -346 N -346 4300
preplace netloc rst_0_peripheral_aresetn 1 1 4 180 -30 590 -30 1320 -266 2290
preplace netloc slice_0_dout 1 4 1 2230 724n
preplace netloc slice_3_dout 1 2 3 630 -326 N -326 2240
preplace netloc writer_0_sts_data 1 3 1 1300 24n
preplace netloc concat_1_dout 1 2 3 640 -366 N -366 2260J
preplace netloc pll_0_clk_out1 1 0 6 -228 320 170 382 570 382 1310 980 2250 1090 4330
preplace netloc slice_1_dout 1 2 3 650 -276 N -276 2250
preplace netloc const_0_dout 1 0 5 -298 -316 NJ -316 N -316 N -316 2230
preplace netloc slice_7_dout 1 3 2 1330 810 2220
preplace netloc slice_9_dout 1 3 2 1350 820 2210
preplace netloc feedback_combined_0_trig_out 1 4 3 2270 270 4280 510 4650
preplace netloc adc_dat_a_i_1 1 0 1 -248 910n
preplace netloc adc_dat_b_i_1 1 0 1 -318 930n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 6 NJ 1040 650 994 NJ 994 2210J 1080 NJ 1080 4670
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 6 1 4650 780n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 6 1 4660 800n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 6 1 4670 820n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 6 1 4680 840n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 6 1 4690 860n
preplace netloc Memory_IO_cfg_data 1 3 1 1320 84n
preplace netloc xadc_wiz_0_channel_out 1 1 1 110 70n
preplace netloc xadc_wiz_0_eoc_out 1 1 1 150 90n
preplace netloc xadc_wiz_0_drdy_out 1 0 2 -238 -40 130
preplace netloc xadc_wiz_0_do_out 1 0 2 -248 -50 140J
preplace netloc xadc_read_0_m_drp_den 1 0 3 -228 -60 NJ -60 550
preplace netloc xadc_read_0_m_drp_dwe 1 0 3 -278 -70 NJ -70 560
preplace netloc xadc_read_0_m_drp_daddr 1 0 3 -258 -80 NJ -80 570
preplace netloc xadc_read_0_m_drp_di 1 0 3 -268 -90 NJ -90 580
preplace netloc writer_0_M_AXI 1 0 4 -288 -100 N -100 N -100 1280
preplace netloc feedback_combined_0_M_AXIS 1 4 1 2280J 670n
preplace netloc conv_0_M_AXIS 1 2 4 660 -306 N -306 N -306 4270
preplace netloc ps_0_axi_periph_M01_AXI 1 1 2 N 560 600
preplace netloc ch1_mem_fb_split_M00_AXIS 1 3 2 1290 -256 2300
preplace netloc ch1_mem_fb_split_M02_AXIS 1 3 1 1280 1094n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 2 130 1050 550
preplace netloc rate_0_M_AXIS 1 4 1 2280 64n
preplace netloc ps_0_DDR 1 1 6 80 -336 N -336 N -336 N -336 4330 480 NJ
preplace netloc ps_0_FIXED_IO 1 1 6 100 -286 N -286 N -286 N -286 4310 500 NJ
preplace netloc ch1_mem_fb_split_M01_AXIS 1 3 1 1290 1074n
preplace netloc Data_Conversion_M01_AXIS 1 5 1 4310 780n
preplace netloc ps_0_axi_periph_M00_AXI 1 1 2 N 540 610
preplace netloc fb_cfg_M_AXIS 1 3 2 1340 -246 2220
preplace netloc Vp_Vn_1 1 0 1 -308 40n
preplace netloc Vaux0_1 1 0 1 -318 60n
preplace netloc Vaux1_1 1 0 1 -328 80n
preplace netloc Vaux8_1 1 0 1 -338 100n
preplace netloc Vaux9_1 1 0 1 -348 120n
preplace netloc xadc_read_0_m_axis 1 2 3 620J 912 NJ 912 2250
preplace netloc Memory_IO|pll_0_clk_out1 1 0 1 840 492n
preplace netloc Memory_IO|rst_0_peripheral_aresetn 1 0 1 860 672n
preplace netloc Memory_IO|axis_ram_writer_0_sts_data 1 1 1 N 512
preplace netloc Memory_IO|cfg_data1_1 1 0 1 850 532n
preplace netloc Memory_IO|aresetn1_1 1 0 1 820 512n
preplace netloc Memory_IO|sts_data_1 1 0 1 870 692n
preplace netloc Memory_IO|axi_cfg_register_0_cfg_data 1 1 1 N 812
preplace netloc Memory_IO|S_AXI1_1 1 0 1 N 632
preplace netloc Memory_IO|S_AXIS_1 1 0 1 810 472n
preplace netloc Memory_IO|axis_ram_writer_0_M_AXI 1 1 1 N 492
preplace netloc Memory_IO|S_AXI_1 1 0 1 830 612n
preplace netloc Reg_Brakeout|pll_0_clk_out1 1 0 2 NJ -16 1836
preplace netloc Reg_Brakeout|rst_0_peripheral_aresetn 1 0 2 NJ 4 1826
preplace netloc Reg_Brakeout|concat_1_dout 1 2 1 N 414
preplace netloc Reg_Brakeout|sample_rate_divider_Dout 1 1 1 N 84
preplace netloc Reg_Brakeout|Feedback_State_Dout 1 2 1 2086J -156n
preplace netloc Reg_Brakeout|RAM_addres_Dout 1 2 1 N 304
preplace netloc Reg_Brakeout|feedback_trigger_Dout 1 2 1 NJ 524
preplace netloc Reg_Brakeout|pre_memory_reset_Dout 1 2 1 NJ 724
preplace netloc Reg_Brakeout|ram_writer_reset_Dout 1 2 1 NJ 624
preplace netloc Reg_Brakeout|Feedback_config_bus_Dout 1 1 1 N 204
preplace netloc Reg_Brakeout|Din1_1 1 0 2 1586 144 1816
preplace netloc Reg_Brakeout|external_reset_fake_dout 1 2 1 2076J -56n
preplace netloc Reg_Brakeout|In2_1 1 0 2 NJ 24 1806
preplace netloc Reg_Brakeout|external_reset_fake_1_dout 1 1 1 NJ 424
preplace netloc Reg_Brakeout|axis_constant_0_M_AXIS 1 2 1 N 194
preplace netloc Reg_Brakeout|axis_variable_0_M_AXIS 1 2 1 N 64
preplace netloc Data_Conversion|pll_0_clk_out1 1 0 5 2496 770 2806 620 3126 650 3466 810 3796
preplace netloc Data_Conversion|rst_0_peripheral_aresetn 1 0 5 2486 560 2796 460 3136 660 3476 660 3816J
preplace netloc Data_Conversion|slice_0_dout 1 0 5 NJ 1020 NJ 1020 NJ 1020 NJ 1020 3806
preplace netloc Data_Conversion|xlconstant_0_dout 1 3 1 NJ 740
preplace netloc Data_Conversion|output_binary_conver_0_M_AXIS 1 2 1 3146 530n
preplace netloc Data_Conversion|ch1_output_dac_mem_split_M00_AXIS 1 1 1 N 680
preplace netloc Data_Conversion|conv_0_M_AXIS 1 5 1 N 980
preplace netloc Data_Conversion|rate_0_M_AXIS 1 0 2 NJ 520 N
preplace netloc Data_Conversion|ch1_output_dac_mem_split1_M01_AXIS 1 2 1 N 550
preplace netloc Data_Conversion|ch1_mem_fb_split_M00_AXIS 1 0 3 NJ 370 NJ 370 N
preplace netloc Data_Conversion|cic_0_M_AXIS_DATA 1 3 1 3466 400n
preplace netloc Data_Conversion|cic_1_M_AXIS_DATA 1 3 1 N 560
preplace netloc Data_Conversion|feedback_combined_0_M_AXIS 1 0 1 N 670
preplace netloc Data_Conversion|ch1_output_dac_mem_split1_M00_AXIS 1 2 1 3116 390n
preplace netloc Data_Conversion|ch1_output_dac_mem_split_M01_AXIS 1 1 4 2796 800 NJ 800 NJ 800 NJ
preplace netloc Data_Conversion|axis_combiner_1_M_AXIS 1 5 1 N 830
preplace netloc Data_Conversion|axis_constant_0_M_AXIS 1 4 1 3806 730n
preplace netloc Data_Conversion|Conn1 1 0 5 N 960 NJ 960 NJ 960 NJ 960 NJ
levelinfo -pg 1 -368 -78 390 880 1636 2566 4500 4710
levelinfo -hier Memory_IO * 1000 *
levelinfo -hier Reg_Brakeout * 1696 1956 *
levelinfo -hier Data_Conversion * 2646 2966 3306 3636 3986 *
pagesize -pg 1 -db -bbox -sgen -540 -400 4870 1820
pagesize -hier Memory_IO -db -bbox -sgen 780 412 1160 892
pagesize -hier Reg_Brakeout -db -bbox -sgen 1556 -216 2116 784
pagesize -hier Data_Conversion -db -bbox -sgen 2456 300 4176 1060
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10",
   "da_clkrst_cnt":"2"
}
