                                                | Core 0    
  Instructions                                  |  249999877
  Cycles                                        |  380440914
  IPC                                           |      0.657
  Time (ns)                                     |  143022900
  Idle time (ns)                                |        -54
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |        118
  Read to Write Transition Count at an Eviction |    1445984
  Read Intense Block Counter                    |          1
  Write Intense Block Counter                   |       2266
  Deadblock Counter                             |       3769
  Valid Blocks Evicted                          |   11031286
  Read Intense Blocks M                         |          1
  Write Intense Blocks M                        |     186660
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |     191326
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |    1124982
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |    5793946
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |    4003013
  STTRAM Read After Migration                   |      20279
  STTRAM Write Before Migration                 |    4933099
  STTRAM Write After Migration                  |      20279
  living SRAM Blocks Evicted                    |     929255
  dead SRAM Blocks Evicted                      |    2547696
  single Migration Count                        |     186660
  double Migration Count                        |          1
  no Migration Count                            |    5558381
  g STTr Write                                  |    6782310
  g STTr Reads                                  |    2093971
  g Sram Write                                  |    6969125
  g Sram Reads                                  |         58
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |     555275
  e SRAM                                        |          1
  f SRAM                                        |       2486
  g SRAM                                        |     774633
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     216194
  e STTR                                        |          1
  f STTR                                        |     922681
  g STTR                                        |      53473
  force Migration SramToSTTram                  |    1295258
  force Migration STTramToSram                  |     228294
Branch predictor stats                          |           
  num correct                                   |    2307946
  num incorrect                                 |      27897
  misprediction rate                            |      1.19%
  mpki                                          |       0.11
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   21842297
    num misses                                  |          2
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   76087502
    num misses                                  |     126442
    miss rate                                   |      0.17%
    mpki                                        |       0.51
  L2 TLB                                        |           
    num accesses                                |     126444
    num misses                                  |     126346
    miss rate                                   |     99.92%
    mpki                                        |       0.51
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   21842297
    num cache misses                            |      66163
    miss rate                                   |      0.30%
    mpki                                        |       0.26
  Cache L1-D                                    |           
    num cache accesses                          |   76087502
    num cache misses                            |   13352059
    miss rate                                   |     17.55%
    mpki                                        |      53.41
  Cache L2                                      |           
    num cache accesses                          |   13418223
    num cache misses                            |    8450250
    miss rate                                   |     62.98%
    mpki                                        |      33.80
  Cache L3                                      |           
    num cache accesses                          |    8450251
    num cache misses                            |    5876113
    miss rate                                   |     69.54%
    mpki                                        |      23.50
DRAM summary                                    |           
  num dram accesses                             |    9602129
  average dram access latency (ns)              |     103.90
  average dram queueing delay                   |      50.47
  average dram bandwidth utilization            |     56.00%
Coherency Traffic                               |           
  num loads from dram                           |    2022460
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
