cocci_test_suite() {
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 846 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 844 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 843 */;
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 842 */;
	enum dc_status cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 841 */;
	const struct dc_stream_state *const cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 819 */;
	const struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 818 */;
	struct resource_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 817 */;
	struct clock_source **cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 741 */;
	struct dce110_clk_src cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 725 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 724 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 721 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 720 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 719 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 717 */;
	struct dce_i2c_hw cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 707 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 702 */;
	const struct dce_i2c_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 698 */;
	const struct dce_i2c_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 694 */;
	const struct dce_i2c_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 685 */[];
	struct aux_engine_dce110 cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 669 */;
	struct aux_engine_dce110 *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 668 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 666 */;
	struct dce_aux *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 664 */;
	struct dce110_opp cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 654 */;
	struct dce110_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 653 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 649 */;
	struct dce_ipp cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 637 */;
	struct dce_ipp *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 637 */;
	struct input_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 634 */;
	struct dce110_link_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 616 */;
	struct dce110_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 615 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 613 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 612 */;
	const struct encoder_feature_support cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 601 */;
	struct dce_transform cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 590 */;
	struct dce_transform *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 589 */;
	struct transform *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 585 */;
	struct transform **cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 579 */;
	struct dce_mem_input cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 567 */;
	struct dce_mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 567 */;
	struct mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 563 */;
	const struct dce_mem_input_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 559 */;
	const struct dce_mem_input_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 555 */;
	const struct dce_mem_input_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 546 */[];
	const struct resource_create_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 538 */;
	struct dce_hwseq cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 527 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 524 */;
	const struct dce_hwseq_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 520 */;
	const struct dce_hwseq_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 516 */;
	const struct dce_hwseq_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 512 */;
	struct dce110_stream_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 498 */;
	struct dce110_stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 497 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 494 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 493 */;
	struct dce110_timing_generator cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 484 */;
	struct dce110_timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 483 */;
	const struct dce110_timing_generator_offsets *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 481 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 478 */;
	struct audio *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 470 */;
	struct resource_straps *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 461 */;
	enum transmitter cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 429 */;
	const struct dc_plane_cap cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 395 */;
	const struct resource_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 379 */;
	const struct bios_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 374 */;
	const struct dce110_clk_src_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 370 */;
	const struct dce110_clk_src_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 366 */;
	const struct dce110_clk_src_regs cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 357 */[];
	const struct dce_audio_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 348 */;
	const struct dce_audio_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 344 */;
	const struct dce_audio_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 335 */[];
	const struct dce110_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 321 */[];
	const struct dce_opp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 311 */;
	const struct dce_opp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 307 */;
	const struct dce_opp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 298 */[];
	const struct dce_stream_encoder_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 289 */;
	const struct dce_stream_encoder_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 285 */;
	const struct dce110_stream_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 276 */[];
	const struct dce110_link_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 260 */[];
	const struct dce110_link_enc_hpd_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 246 */[];
	const struct dce110_link_enc_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 232 */[];
	const struct dce_transform_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 223 */;
	const struct dce_transform_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 219 */;
	const struct dce_transform_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 210 */[];
	const struct dce_ipp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 201 */;
	const struct dce_ipp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 197 */;
	const struct dce_ipp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 188 */[];
	const struct dce110_aux_registers_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 179 */;
	const struct dce110_aux_registers_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 175 */;
	const struct dce_abm_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 171 */;
	const struct dce_abm_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 167 */;
	const struct dce_abm_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 163 */;
	const struct dce_dmcu_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 159 */;
	const struct dce_dmcu_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 155 */;
	const struct dce_dmcu_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 151 */;
	struct dce110_resource_pool cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1384 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1379 */;
	struct irq_service_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1284 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1195 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1194 */;
	struct dce110_resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1192 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1190 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1189 */;
	struct hw_asic_id *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1180 */;
	const struct resource_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1179 */;
	const struct dce110_timing_generator_offsets cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 116 */[];
	enum dce112_clk_src_array_id{DCE112_CLK_SRC_PLL0, DCE112_CLK_SRC_PLL1, DCE112_CLK_SRC_PLL2, DCE112_CLK_SRC_PLL3, DCE112_CLK_SRC_PLL4, DCE112_CLK_SRC_PLL5, DCE112_CLK_SRC_TOTAL,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 105 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1037 */;
	struct dm_pp_clock_levels cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1036 */;
	struct dm_pp_wm_sets_with_clock_ranges cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1035 */;
	struct dm_pp_clock_levels_with_latency cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1033 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1031 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1031 */;
	const struct resource_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1021 */;
	struct resource_pool **cocci_id/* drivers/gpu/drm/amd/display/dc/dce112/dce112_resource.c 1012 */;
}
