# Universal Verification Methodology (UVM) Repository Index

## Overview

This repository serves as an index and documentation hub for repositories maintained by the [Universal Verification Methodology Community](https://github.com/universal-verification-methodology/) on GitHub. The organization hosts a diverse collection of UVM-related projects, tools, examples, and educational resources for hardware verification engineers.

## Purpose

This index provides:
- **Centralized Repository Listing**: Quick access to all UVM-related repositories
- **Detailed Documentation**: In-depth analysis and documentation for each repository (see example below)
- **Learning Resources**: Structured information to help understand and utilize each project
- **Quick Reference**: Easy navigation to find specific tools, VIPs, or examples

## Documentation Format

Each repository can have a detailed markdown documentation file (e.g., `apb-uart-uvm-env.md`) that includes:
- Overview and purpose
- Features and capabilities
- Usage instructions
- Implementation details (components, architecture, etc.)
- Verification techniques
- Notes and best practices

**Example**: See [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md) for a comprehensive documentation example.

## Repository Index (Selected Repositories)

> **Badge Legend**: Each repository includes GitHub badges showing:
> - â­ **Stars**: Number of GitHub stars
> - ðŸ´ **Forks**: Number of repository forks
> - ðŸ“… **Last Commit**: Date of the most recent commit (format: mm/yy)
> 
> **Note**: Badge statistics reflect the **original source repositories** (before being forked to this organization), providing accurate metrics for community engagement and project popularity. Commit dates are formatted as mm/yy (e.g., 01/26 for January 2026) for readability.

### UVM Frameworks & Libraries


### Organization & Infrastructure

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/repo_analysis">repo_analysis</a></td>
<td width="350" valign="top">Repository analysis and indexing</td>
<td width="100" valign="top">-</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/universal-verification-methodology/repo_analysis?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/universal-verification-methodology/repo_analysis?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/universal-verification-methodology/repo_analysis?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/.github">.github</a></td>
<td width="350" valign="top">GitHub organization configuration and templates</td>
<td width="100" valign="top">Shell</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/universal-verification-methodology/.github?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/universal-verification-methodology/.github?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/universal-verification-methodology/.github?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-python">uvm-python</a></td>
<td width="350" valign="top">UVM 1.2 port to Python</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/tpoikela/uvm-python?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/tpoikela/uvm-python?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/tpoikela/uvm-python?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/pyuvm">pyuvm</a></td>
<td width="350" valign="top">The UVM written in Python</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/pyuvm/pyuvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/pyuvm/pyuvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/pyuvm/pyuvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/cocotb">cocotb</a></td>
<td width="350" valign="top">Python-based chip (RTL) verification</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/cocotb/cocotb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/cocotb/cocotb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/cocotb/cocotb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-core">uvm-core</a></td>
<td width="350" valign="top">Official UVM core library</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/accellera-official/uvm-core?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/accellera-official/uvm-core?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/accellera-official/uvm-core?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm">uvm</a></td>
<td width="350" valign="top">Universal Verification Methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/accellera/uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/accellera/uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Datum-Technology-Corporation/uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-verilator">uvm-verilator</a></td>
<td width="350" valign="top">UVM support for Verilator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/chipsalliance/uvm-verilator?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/chipsalliance/uvm-verilator?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/chipsalliance/uvm-verilator?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_agents">uvm_agents</a></td>
<td width="350" valign="top">UVM agents collection</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/dovstamler/uvm_agents?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/dovstamler/uvm_agents?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/dovstamler/uvm_agents?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-components">uvm-components</a></td>
<td width="350" valign="top">Contains commonly used UVM components (agents)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/pulp-platform/uvm-components?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/pulp-platform/uvm-components?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/pulp-platform/uvm-components?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

### Verification IP (VIP) & Testbenches

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/apb-uart-uvm-env">apb-uart-uvm-env</a></td>
<td width="350" valign="top">UVM environment for APB based UART (RX-FreeRunning)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top"><a href="./docs/apb-uart-uvm-env.md">ðŸ“„</a></td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/tvip-axi">tvip-axi</a></td>
<td width="350" valign="top">AMBA AXI VIP</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/taichi-ishitani/tvip-axi?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tvip-axi?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/taichi-ishitani/tvip-axi?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_axi">uvm_axi</a></td>
<td width="350" valign="top">uvm AXI BFM(bus functional model)</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/funningboy/uvm_axi?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/funningboy/uvm_axi?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AHB2">AHB2</a></td>
<td width="350" valign="top">AMBA AHB 2.0 VIP in SystemVerilog UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/GodelMachine/AHB2?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/GodelMachine/AHB2?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/GodelMachine/AHB2?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/yuu_ahb">yuu_ahb</a></td>
<td width="350" valign="top">UVM AHB VIP</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/seabeam/yuu_ahb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/seabeam/yuu_ahb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/seabeam/yuu_ahb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/yuu_apb">yuu_apb</a></td>
<td width="350" valign="top">UVM APB VIP</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/seabeam/yuu_apb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/seabeam/yuu_apb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/seabeam/yuu_apb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/tvip-apb">tvip-apb</a></td>
<td width="350" valign="top">Verification IP for AMBA APB Protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/taichi-ishitani/tvip-apb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tvip-apb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/taichi-ishitani/tvip-apb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AMBA_APB_SRAM">AMBA_APB_SRAM</a></td>
<td width="350" valign="top">AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/courageheart/AMBA_APB_SRAM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/courageheart/AMBA_APB_SRAM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/courageheart/AMBA_APB_SRAM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_axi4lite">uvm_axi4lite</a></td>
<td width="350" valign="top">uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_axi4lite?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_axi4lite?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi4lite?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ethernet_10ge_mac_SV_UVM_tb">ethernet_10ge_mac_SV_UVM_tb</a></td>
<td width="350" valign="top">SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_apb">uvm_apb</a></td>
<td width="350" valign="top">uvm_apb is a uvm package for modeling and verifying APB (Advanced Peripheral Bus) protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_apb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_apb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/teddywhy/uvm_apb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_axi">uvm_axi</a></td>
<td width="350" valign="top">uvm_axi is a uvm package for modeling and verifying AXI protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_axi?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_axi?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/apb_vip">apb_vip</a></td>
<td width="350" valign="top">APB VIP (UVM)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/asveske/apb_vip?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/asveske/apb_vip?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/asveske/apb_vip?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/gpio_agent">gpio_agent</a></td>
<td width="350" valign="top">General Purpose I/O agent written in UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/imokanj/gpio_agent?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/imokanj/gpio_agent?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/imokanj/gpio_agent?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/clk_rst_agent">clk_rst_agent</a></td>
<td width="350" valign="top">UVM Clock and Reset Agent</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/imokanj/clk_rst_agent?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/imokanj/clk_rst_agent?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/imokanj/clk_rst_agent?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-APB_RAL">UVM-APB_RAL</a></td>
<td width="350" valign="top">Example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/JoseIuri/UVM-APB_RAL?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM-APB_RAL?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/JoseIuri/UVM-APB_RAL?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SPI-Interface">SPI-Interface</a></td>
<td width="350" valign="top">UVM Testbench to verify serial transmission of data between SPI master and slave</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Anjali-287/SPI-Interface?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UART">UART</a></td>
<td width="350" valign="top">UART design in SV and verification using UVM and SV</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/darthsider/UART?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/darthsider/UART?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Satya7733/UART?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_UART_Example">UVM_UART_Example</a></td>
<td width="350" valign="top">An UVM example of UART</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/WeiChungWu/UVM_UART_Example?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/WeiChungWu/UVM_UART_Example?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/WeiChungWu/UVM_UART_Example?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Synchronous-FIFO-UVM-TB">Synchronous-FIFO-UVM-TB</a></td>
<td width="350" valign="top">UVM Testbench for synchronus fifo</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/async_FIFO">async_FIFO</a></td>
<td width="350" valign="top">Asynchronous FIFO design and UVM verification</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/dadongshangu/async_FIFO?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/dadongshangu/async_FIFO?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/dadongshangu/async_FIFO?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Async_FIFO_Verification">Async_FIFO_Verification</a></td>
<td width="350" valign="top">Verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/akzare/Async_FIFO_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/akzare/Async_FIFO_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/akzare/Async_FIFO_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ahb2apb-bridge">ahb2apb-bridge</a></td>
<td width="350" valign="top">An uvm verification env for ahb2apb bridge</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Travissss/ahb2apb-bridge?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Travissss/ahb2apb-bridge?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Travissss/ahb2apb-bridge?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification">AHB-to-APB-Bridge-Verification</a></td>
<td width="350" valign="top">Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ROUTER-1-3">ROUTER-1-3</a></td>
<td width="350" valign="top">Verification of the basic router protocol with UVM testbench</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarswamy12/ROUTER-1-3?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarswamy12/ROUTER-1-3?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kumarswamy12/ROUTER-1-3?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_AXI4-Stream">UVM_AXI4-Stream</a></td>
<td width="350" valign="top">AXI4-Stream VIP implementation</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/makararasi/UVM_AXI4-Stream?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/makararasi/UVM_AXI4-Stream?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/makararasi/UVM_AXI4-Stream?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/I2C_UVM_APB">I2C_UVM_APB</a></td>
<td width="350" valign="top">Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Harshil1995/I2C_UVM_APB?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Harshil1995/I2C_UVM_APB?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Harshil1995/I2C_UVM_APB?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/iic_uvm_tb">iic_uvm_tb</a></td>
<td width="350" valign="top">I2C testbench using the UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/PCIe_GEN5_Verification">PCIe_GEN5_Verification</a></td>
<td width="350" valign="top">Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/DDR3-controller-verification">DDR3-controller-verification</a></td>
<td width="350" valign="top">DDR3 function verification environment in UVM</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/praveenkhemalapure/DDR3-controller-verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/praveenkhemalapure/DDR3-controller-verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/praveenkhemalapure/DDR3-controller-verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ddr5_phy">ddr5_phy</a></td>
<td width="350" valign="top">DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Shehab-Naga/ddr5_phy?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Shehab-Naga/ddr5_phy?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Shehab-Naga/ddr5_phy?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

### Register Model & Code Generation Tools

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/rggen">rggen</a></td>
<td width="350" valign="top">Code generation tool for control and status registers</td>
<td width="100" valign="top">Ruby</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/rggen/rggen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/rggen/rggen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/taichi-ishitani/rggen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/PeakRDL">PeakRDL</a></td>
<td width="350" valign="top">Control and status register code generator toolchain</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/SystemRDL/PeakRDL?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/SystemRDL/PeakRDL?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/SystemRDL/PeakRDL?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/PeakRDL-uvm">PeakRDL-uvm</a></td>
<td width="350" valign="top">Generate UVM register model from compiled SystemRDL input</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/SystemRDL/PeakRDL-uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/SystemRDL/PeakRDL-uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/SystemRDL/PeakRDL-uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/open-register-design-tool">open-register-design-tool</a></td>
<td width="350" valign="top">Tool to generate register RTL</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Juniper/open-register-design-tool?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Juniper/open-register-design-tool?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Juniper/open-register-design-tool?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Open_RegModel">Open_RegModel</a></td>
<td width="350" valign="top">Use ORDT and systemRDL tools to generate C/Verilog header files</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/Open_RegModel?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/Open_RegModel?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/Open_RegModel?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_code_gen">uvm_code_gen</a></td>
<td width="350" valign="top">Simple template-based UVM code generator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/antoinemadec/uvm_code_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/antoinemadec/uvm_code_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/antoinemadec/uvm_code_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_testbench_gen">uvm_testbench_gen</a></td>
<td width="350" valign="top">Novel GUI Based UVM Testbench Template Builder</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/hellovimo/uvm_testbench_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/hellovimo/uvm_testbench_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/hellovimo/uvm_testbench_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_gen">uvm_tb_gen</a></td>
<td width="350" valign="top">Generate UVM testbench using python</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/dpc525/uvm_tb_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/dpc525/uvm_tb_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/dpc525/uvm_tb_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/EasierUVM">EasierUVM</a></td>
<td width="350" valign="top">DOULOS Easier UVM Code Generator</td>
<td width="100" valign="top">Perl</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/darwinbeing/EasierUVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/darwinbeing/EasierUVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/darwinbeing/EasierUVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-generator">uvm-generator</a></td>
<td width="350" valign="top">UVM Auto Generate; Verify Project Build; Verilog Instance</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/jiacaiyuan/uvm-generator?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/jiacaiyuan/uvm-generator?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/lwflwf1/uvm-generator?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/simple_reg_model">simple_reg_model</a></td>
<td width="350" valign="top">System verilog register model for uvm testbenches</td>
<td width="100" valign="top">Perl</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Juniper/simple_reg_model?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Juniper/simple_reg_model?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Juniper/simple_reg_model?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_reg_to_ipxact">uvm_reg_to_ipxact</a></td>
<td width="350" valign="top">UVM register model to IP-XACT converter</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/amiq-consulting/uvm_reg_to_ipxact?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/amiq-consulting/uvm_reg_to_ipxact?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/amiq-consulting/uvm_reg_to_ipxact?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/excel2ralf">excel2ralf</a></td>
<td width="350" valign="top">Excel file to UVM register model ralf file conversion tool</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/LitchiKnight/excel2ralf?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/LitchiKnight/excel2ralf?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/LitchiKnight/excel2ralf?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py">uvm_tb_arch_doc_py</a></td>
<td width="350" valign="top">A python project to automatically generate the UVM testbench document</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/yuu_vip_gen">yuu_vip_gen</a></td>
<td width="350" valign="top">UVM VIP architecture generator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/seabeam/yuu_vip_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/seabeam/yuu_vip_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/seabeam/yuu_vip_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/RTL2UVM">RTL2UVM</a></td>
<td width="350" valign="top">Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/rpjayaraman/RTL2UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/rpjayaraman/RTL2UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/rpjayaraman/RTL2UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/gen_uvm">gen_uvm</a></td>
<td width="350" valign="top">EasierUVM from Doulos now written in Python for easier UVM with framework and template generator</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/asicnet/gen_uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/asicnet/gen_uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/asicnet/gen_uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_templates">uvm_tb_templates</a></td>
<td width="350" valign="top">Repository containing generic UVM test environments to give a head start for your next RTL verification project</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/bhendi-boi/uvm_tb_templates?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/bhendi-boi/uvm_tb_templates?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/bhendi-boi/uvm_tb_templates?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvmtb_template">uvmtb_template</a></td>
<td width="350" valign="top">Simple UVM testbench development using the uvmtb_template files</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/paradigm-works/uvmtb_template?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/paradigm-works/uvmtb_template?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/paradigm-works/uvmtb_template?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/TestbenchGenerator">TestbenchGenerator</a></td>
<td width="350" valign="top">Generate SystemVerilog/UVM block level testbench setup with python script</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MilanKubavat/TestbenchGenerator?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MilanKubavat/TestbenchGenerator?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/RobertFanning/TestbenchGenerator?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVMCodeGen">UVMCodeGen</a></td>
<td width="350" valign="top">UVM Base code generator using Mako Template library and Python script</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/thinkerdotlabs/UVMCodeGen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/thinkerdotlabs/UVMCodeGen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/thinkerdotlabs/UVMCodeGen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/prune_uvmg">prune_uvmg</a></td>
<td width="350" valign="top">GUI based UVM Test Environment generation tool</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PXVI/prune_uvmg?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PXVI/prune_uvmg?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PXVI/prune_uvmg?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_auto">uvm_auto</a></td>
<td width="350" valign="top">uvm auto generator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mingzhang952/uvm_auto?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mingzhang952/uvm_auto?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/mingzhang952/uvm_auto?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

### Hardware Verification Projects

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/core-v-verif">core-v-verif</a></td>
<td width="350" valign="top">Functional verification project for the CORE-V family of RISC-V cores</td>
<td width="100" valign="top">Assembly, SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/openhwgroup/core-v-verif?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/openhwgroup/core-v-verif?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/openhwgroup/core-v-verif?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Processor-UVM-Verification">Processor-UVM-Verification</a></td>
<td width="350" valign="top">System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/gupta409/Processor-UVM-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/gupta409/Processor-UVM-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/gupta409/Processor-UVM-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Design-and-UVM-TB-of-RISC-V-Microprocessor">Design-and-UVM-TB-of-RISC-V-Microprocessor</a></td>
<td width="350" valign="top">Design and UVM-TB of RISC-V Microprocessor</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ISP_UVM">ISP_UVM</a></td>
<td width="350" valign="top">A Framework for Design and Verification of Image Processing Applications using UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/nelsoncsc/ISP_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/nelsoncsc/ISP_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/nelsoncsc/ISP_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/INT_FP_MAC">INT_FP_MAC</a></td>
<td width="350" valign="top">INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/erihsu/INT_FP_MAC?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/erihsu/INT_FP_MAC?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/erihsu/INT_FP_MAC?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/MPSoC-DV">MPSoC-DV</a></td>
<td width="350" valign="top">Multi-Processor System on Chip verified with UVM/OSVVM/FV</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-DV?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-DV?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PacoReinaCampo/MPSoC-DV?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SoC-DV">SoC-DV</a></td>
<td width="350" valign="top">System on Chip verified with UVM/OSVVM/FV</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PacoReinaCampo/SoC-DV?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/SoC-DV?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PacoReinaCampo/SoC-DV?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/tnoc">tnoc</a></td>
<td width="350" valign="top">Network on Chip Implementation written in SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/taichi-ishitani/tnoc?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tnoc?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/taichi-ishitani/tnoc?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/simple-alu-uvm">simple-alu-uvm</a></td>
<td width="350" valign="top">Full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/A-T-Kristensen/simple-alu-uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/A-T-Kristensen/simple-alu-uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/A-T-Kristensen/simple-alu-uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/RISC_VERIF_DEMO_0">RISC_VERIF_DEMO_0</a></td>
<td width="350" valign="top">A very simple risc_cpu verification demo with uvm</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UvmEnvUartApb">UvmEnvUartApb</a></td>
<td width="350" valign="top">UVM environment for UART-APB IP core with full UVM components</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/nguyenquanicd/UvmEnvUartApb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/nguyenquanicd/UvmEnvUartApb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/nguyenquanicd/UvmEnvUartApb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/pulpino_soc_uvm_testbench">pulpino_soc_uvm_testbench</a></td>
<td width="350" valign="top">UVM testbench for verifying the Pulpino SoC</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/MPSoC-NTM">MPSoC-NTM</a></td>
<td width="350" valign="top">Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-NTM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-NTM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PacoReinaCampo/MPSoC-NTM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Pipelined-RISC-V-Verification-using-UVM">Pipelined-RISC-V-Verification-using-UVM</a></td>
<td width="350" valign="top">Pipelined RISC-V Verification using UVM</td>
<td width="100" valign="top">HTML</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/rocket-soc-tb">rocket-soc-tb</a></td>
<td width="350" valign="top">A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/RedFlag2017/rocket-soc-tb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/RedFlag2017/rocket-soc-tb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/RedFlag2017/rocket-soc-tb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/NoC-UVM-Testbench">NoC-UVM-Testbench</a></td>
<td width="350" valign="top">UVM testbench for the NoC component of OpenPiton</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/magicYang1573/NoC-UVM-Testbench?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/magicYang1573/NoC-UVM-Testbench?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/magicYang1573/NoC-UVM-Testbench?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-">10-Gigabit-Ethernet-MAC-Core-UVM-Verification-</a></td>
<td width="350" valign="top">10 Gigabit Ethernet MAC Core UVM Verification</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI-Ethernet-UVM">AXI-Ethernet-UVM</a></td>
<td width="350" valign="top">A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kkenshin1/AXI-Ethernet-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kkenshin1/AXI-Ethernet-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kkenshin1/AXI-Ethernet-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-mcdf">uvm-mcdf</a></td>
<td width="350" valign="top">Mirror of william_william/uvm-mcdf on Gitee</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/KafCoppelia/uvm-mcdf?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/KafCoppelia/uvm-mcdf?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/KafCoppelia/uvm-mcdf?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_sin_cos_table">uvm_sin_cos_table</a></td>
<td width="350" valign="top">Contains source code for sin/cos table verification using UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/vlotnik/uvm_sin_cos_table?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/vlotnik/uvm_sin_cos_table?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/vlotnik/uvm_sin_cos_table?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_TestBench_For_Single_Port_RAM">UVM_TestBench_For_Single_Port_RAM</a></td>
<td width="350" valign="top">A complete UVM TB for verification of single port 64KB RAM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SRAM_UVM">SRAM_UVM</a></td>
<td width="350" valign="top">UVM Testbench for a SRAM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarrishav14/SRAM_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarrishav14/SRAM_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Nagarjun444/SRAM_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/arm_watchdog">arm_watchdog</a></td>
<td width="350" valign="top">Verification IP for Watchdog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarrishav14/arm_watchdog?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarrishav14/arm_watchdog?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kumarrishav14/arm_watchdog?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/jtag_vip_uvm">jtag_vip_uvm</a></td>
<td width="350" valign="top">JTAG VIP for UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/emmanouil-komninos/jtag_vip_uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/emmanouil-komninos/jtag_vip_uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/emmanouil-komninos/jtag_vip_uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/wishbone_uvc">wishbone_uvc</a></td>
<td width="350" valign="top">Wishbone protocol open source universal verification component (UVC)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/alexzhang007/wishbone_uvc?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/alexzhang007/wishbone_uvc?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/alexzhang007/wishbone_uvc?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AHB5">AHB5</a></td>
<td width="350" valign="top">AMBA AHB 5.0 VIP in SystemVerilog based on UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/aunics/AHB5?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/aunics/AHB5?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/aunics/AHB5?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ahb3_uvm_tb">ahb3_uvm_tb</a></td>
<td width="350" valign="top">AMBA 3 AHB UVM TB</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/designsolver/ahb3_uvm_tb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/designsolver/ahb3_uvm_tb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/designsolver/ahb3_uvm_tb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

### Hardware Tools & Utilities

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/hwt">hwt</a></td>
<td width="350" valign="top">VHDL/Verilog/SystemC code generator, simulator API written in python/c++</td>
<td width="100" valign="top">Python, C++</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Nic30/hwt?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Nic30/hwt?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Nic30/hwt?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Surelog">Surelog</a></td>
<td width="350" valign="top">SystemVerilog 2017 Pre-processor</td>
<td width="100" valign="top">C++</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/chipsalliance/Surelog?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/chipsalliance/Surelog?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/chipsalliance/Surelog?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/logic">logic</a></td>
<td width="350" valign="top">CMake-based build system for SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/tymonx/logic?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/tymonx/logic?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/tymonx/logic?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/YASA">YASA</a></td>
<td width="350" valign="top">Yet Another Simulation Architecture</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/YASA?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/YASA?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/YASA?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/verilator-uvm-example">verilator-uvm-example</a></td>
<td width="350" valign="top">Example of how to use UVM with Verilator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/antmicro/verilator-uvm-example?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/antmicro/verilator-uvm-example?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/antmicro/verilator-uvm-example?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_debug">uvm_debug</a></td>
<td width="350" valign="top">UVM interactive debug library</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/uvmdebug/uvm_debug?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/uvmdebug/uvm_debug?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/uvmdebug/uvm_debug?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/svaunit">svaunit</a></td>
<td width="350" valign="top">SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/amiq-consulting/svaunit?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/amiq-consulting/svaunit?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/amiq-consulting/svaunit?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/yamm">yamm</a></td>
<td width="350" valign="top">YAMM package repository</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/amiq-consulting/yamm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/amiq-consulting/yamm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/amiq-consulting/yamm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/verilog-support">verilog-support</a></td>
<td width="350" valign="top">Edit SystemVerilog files (and UVM files) in Vim/gVim</td>
<td width="100" valign="top">Vim Script</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/jmcneal/verilog-support?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/jmcneal/verilog-support?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/jmcneal/verilog-support?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/go2uvm">go2uvm</a></td>
<td width="350" valign="top">Main repo for Go2UVM source code</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/go2uvm/go2uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/go2uvm/go2uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/go2uvm/go2uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-systemc">uvm-systemc</a></td>
<td width="350" valign="top">UVM SystemC implementation</td>
<td width="100" valign="top">C++</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/accellera-official/uvm-systemc?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/accellera-official/uvm-systemc?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/accellera-official/uvm-systemc?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvmc">uvmc</a></td>
<td width="350" valign="top">Connecting SystemC with SystemVerilog</td>
<td width="100" valign="top">C++</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/systemc/uvmc?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/systemc/uvmc?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/jakeread/uvmc?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ivl_uvm">ivl_uvm</a></td>
<td width="350" valign="top">Adding UVM support to Icarus Verilog (and Verilator in near future)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/AsFigo/ivl_uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/AsFigo/ivl_uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/AsFigo/ivl_uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/VERILATOR_UVM">VERILATOR_UVM</a></td>
<td width="350" valign="top">Automated shell script to set up a Verilator + UVM-based workflow</td>
<td width="100" valign="top">Shell</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/rpjayaraman/VERILATOR_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/rpjayaraman/VERILATOR_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/rpjayaraman/VERILATOR_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/GettingVerilatorStartedWithUVM">GettingVerilatorStartedWithUVM</a></td>
<td width="350" valign="top">Simple UVM environment for experimenting with Verilator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/sv_bfms">sv_bfms</a></td>
<td width="350" valign="top">SystemVerilog BFMs with bindings for UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mballance/sv_bfms?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mballance/sv_bfms?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/mballance/sv_bfms?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/cagt">cagt</a></td>
<td width="350" valign="top">Common Agent is a generic agent implemented in SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/amiq-consulting/cagt?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/amiq-consulting/cagt?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/amiq-consulting/cagt?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_starter">uvm_starter</a></td>
<td width="350" valign="top">uvm_starter is a simple template for starting uvm projects</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_starter?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_starter?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/smartfoxdata/uvm_starter?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/go.debug">go.debug</a></td>
<td width="350" valign="top">Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/semify-eda/go.debug?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/semify-eda/go.debug?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/semify-eda/go.debug?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-phase-jumping">uvm-phase-jumping</a></td>
<td width="350" valign="top">Simple UVM phase jumping</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PedroHSCavalcante/uvm-phase-jumping?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PedroHSCavalcante/uvm-phase-jumping?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PedroHSCavalcante/uvm-phase-jumping?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_syoscb">uvm_syoscb</a></td>
<td width="350" valign="top">A better UVM scoreboard framework</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Dragon-Git/uvm_syoscb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Dragon-Git/uvm_syoscb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Dragon-Git/uvm_syoscb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/my_vimrc">my_vimrc</a></td>
<td width="350" valign="top">Jude's vimrc for DV work(fine tuning for SV/UVM)</td>
<td width="100" valign="top">Vim script</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/my_vimrc?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/my_vimrc?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/my_vimrc?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_vim_extras">uvm_vim_extras</a></td>
<td width="350" valign="top">VIM files intended for VIM version 7.3 or later for UVM development</td>
<td width="100" valign="top">VimL</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/dcblack/uvm_vim_extras?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/dcblack/uvm_vim_extras?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/dcblack/uvm_vim_extras?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>

### Educational & Learning Resources

<table>
<thead>
<tr>
<th width="180">Repository</th>
<th width="350">Description</th>
<th width="100">Language</th>
<th width="200">Stats</th>
<th width="80">Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvmprimer">uvmprimer</a></td>
<td width="350" valign="top">Contains the code examples from The UVM Primer Book sorted by chapters</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/raysalemi/uvmprimer?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/raysalemi/uvmprimer?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/raysalemi/uvmprimer?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVMReference">UVMReference</a></td>
<td width="350" valign="top">Reference examples and short projects using UVM Methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/VerificationExcellence/UVMReference?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/VerificationExcellence/UVMReference?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/marshall-999/UVMReference?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Practical-UVM-Step-By-Step">Practical-UVM-Step-By-Step</a></td>
<td width="350" valign="top">This is the main repository for all the examples for the book Practical UVM</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-tutorial-for-candy-lovers">uvm-tutorial-for-candy-lovers</a></td>
<td width="350" valign="top">Source code repo for UVM Tutorial for Candy Lovers</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-Examples">UVM-Examples</a></td>
<td width="350" valign="top">UVM examples and projects</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mayurkubavat/UVM-Examples?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mayurkubavat/UVM-Examples?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/justinsim02/UVM-Examples?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-testbench-tutorial-simple-adder">uvm-testbench-tutorial-simple-adder</a></td>
<td width="350" valign="top">A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology</td>
<td width="100" valign="top">N/A</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVMCourse">UVMCourse</a></td>
<td width="350" valign="top">Structured UVM Course</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mbits-mirafra/UVMCourse?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mbits-mirafra/UVMCourse?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/mbits-mirafra/UVMCourse?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/awesome-dv">awesome-dv</a></td>
<td width="350" valign="top">Awesome ASIC design verification</td>
<td width="100" valign="top">N/A</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/troyguo/awesome-dv?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/troyguo/awesome-dv?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/troyguo/awesome-dv?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_book_examples">uvm_book_examples</a></td>
<td width="350" valign="top">UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition</td>
<td width="100" valign="top">Shell</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/4get/uvm_book_examples?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/4get/uvm_book_examples?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/yuravg/uvm_book_examples?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/second_edition">second_edition</a></td>
<td width="350" valign="top">Code for the second edition of Advanced UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/advanced-uvm/second_edition?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/advanced-uvm/second_edition?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/advanced-uvm/second_edition?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Practical-UVM-IEEE-Edition">Practical-UVM-IEEE-Edition</a></td>
<td width="350" valign="top">Repository for the IEEE version of the book Practical UVM</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/example_uvm">example_uvm</a></td>
<td width="350" valign="top">UVMå®žæˆ˜éšä¹¦æºç </td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/emwzq/example_uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/emwzq/example_uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/emwzq/example_uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-and-System-Verilog-Manual">UVM-and-System-Verilog-Manual</a></td>
<td width="350" valign="top">UVM and System Verilog Manuals</td>
<td width="100" valign="top">N/A</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mitshine/UVM-and-System-Verilog-Manual?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mitshine/UVM-and-System-Verilog-Manual?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/mitshine/UVM-and-System-Verilog-Manual?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/easyUVM">easyUVM</a></td>
<td width="350" valign="top">A simple UVM example with DPI</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/nelsoncsc/easyUVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/nelsoncsc/easyUVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/nelsoncsc/easyUVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_example">uvm_example</a></td>
<td width="350" valign="top">Example SystemVerilog UVM Environment</td>
<td width="100" valign="top">HTML</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/SeanOBoyle/uvm_example?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/SeanOBoyle/uvm_example?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/hiiaka/uvm_example?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_study">uvm_study</a></td>
<td width="350" valign="top">Study uvm step by step</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kdurant/uvm_study?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kdurant/uvm_study?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kdurant/uvm_study?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvmBasics">uvmBasics</a></td>
<td width="350" valign="top">Basics of UVM via an APB slave</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/adibis/uvmBasics?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/adibis/uvmBasics?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/adibis/uvmBasics?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/15DaysofUVM">15DaysofUVM</a></td>
<td width="350" valign="top">15 Days of UVM learning materials</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Artityagi123456789/15DaysofUVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Artityagi123456789/15DaysofUVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Artityagi123456789/15DaysofUVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM">UVM</a></td>
<td width="350" valign="top">Learn UVM by small projects</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/XinlueLiu/UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/XinlueLiu/UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ADIVENKATRAMINENI/UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-example">UVM-example</a></td>
<td width="350" valign="top">UVM examples</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/chenyangbing/UVM-example?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/chenyangbing/UVM-example?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/chenyangbing/UVM-example?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-examples-and-source-code">UVM-examples-and-source-code</a></td>
<td width="350" valign="top">uvm examples and source code</td>
<td width="100" valign="top">HTML</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/jiru1997/UVM-examples-and-source-code?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/jiru1997/UVM-examples-and-source-code?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/jiru1997/UVM-examples-and-source-code?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Simple_UVM">Simple_UVM</a></td>
<td width="350" valign="top">Implements a simple UVM based testbench for a simple memory DUT</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/JoseIuri/Simple_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/JoseIuri/Simple_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/JoseIuri/Simple_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_Python">UVM_Python</a></td>
<td width="350" valign="top">Example of the connection between an UVM Testbench and a Python reference model</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/JoseIuri/UVM_Python?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM_Python?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/JoseIuri/UVM_Python?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_Python_UVMC">UVM_Python_UVMC</a></td>
<td width="350" valign="top">Example of the connection between an UVM Testbench and a Python reference model using UVM Connect</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/JoseIuri/UVM_Python_UVMC?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM_Python_UVMC?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/JoseIuri/UVM_Python_UVMC?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-python-verification-lib">uvm-python-verification-lib</a></td>
<td width="350" valign="top">UVM Python Verification Agents Library</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/jg-fossh/uvm-python-verification-lib?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/jg-fossh/uvm-python-verification-lib?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/jg-fossh/uvm-python-verification-lib?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/PY_UVM_Framework">PY_UVM_Framework</a></td>
<td width="350" valign="top">PY-UVM Framework for different RISC-V Cores</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/merldsu/PY_UVM_Framework?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/merldsu/PY_UVM_Framework?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/merldsu/PY_UVM_Framework?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/System-Verilog-bootcamp">System-Verilog-bootcamp</a></td>
<td width="350" valign="top">System Verilog BootCamp</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Suntrakanesh/System-Verilog-bootcamp?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Suntrakanesh/System-Verilog-bootcamp?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Suntrakanesh/System-Verilog-bootcamp?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/sv_practice">sv_practice</a></td>
<td width="350" valign="top">Practice exercises for SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/harpreetbhatia/sv_practice?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/harpreetbhatia/sv_practice?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/harpreetbhatia/sv_practice?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/digital_ic_verification">digital_ic_verification</a></td>
<td width="350" valign="top">æ•°å­—ICéªŒè¯æ¡ˆä¾‹ï¼ˆSV and UVMï¼‰</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/programer-guan/digital_ic_verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/programer-guan/digital_ic_verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/programer-guan/digital_ic_verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVMInPracticesByZhangQiang">UVMInPracticesByZhangQiang</a></td>
<td width="350" valign="top">ã€ŠUVMå®žæˆ˜ã€‹ä¹¦æœ¬æºä»£ç å’ŒUVM 1.1dæºç åŠDoc</td>
<td width="100" valign="top">HTML</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-1.2">uvm-1.2</a></td>
<td width="350" valign="top">uvm-1.2 library files from Accellera</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/gchinna/uvm-1.2?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/gchinna/uvm-1.2?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/beeflobill/uvm-1.2?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM">UVM</a></td>
<td width="350" valign="top">Mirror of the Universal Verification Methodology from sourceforge</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/chiggs/UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/chiggs/UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ADIVENKATRAMINENI/UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM">UVM</a></td>
<td width="350" valign="top">Standard Universal Verification Methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PacoReinaCampo/UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ADIVENKATRAMINENI/UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM">UVM</a></td>
<td width="350" valign="top">UVM examples</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/jinz2014/UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/jinz2014/UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ADIVENKATRAMINENI/UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-related-topics">UVM-related-topics</a></td>
<td width="350" valign="top">UVM related topics and examples</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/syibin/UVM-related-topics?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/syibin/UVM-related-topics?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/syibin/UVM-related-topics?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_Verification">UVM_Verification</a></td>
<td width="350" valign="top">Advance UVM testbench with DPI integration</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/avashist003/UVM_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/avashist003/UVM_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ChuanlaiZang/UVM_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm-basics">uvm-basics</a></td>
<td width="350" valign="top">UVM training projects</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/amamory-verification/uvm-basics?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/amamory-verification/uvm-basics?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/amamory-verification/uvm-basics?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_cross_bar">uvm_tb_cross_bar</a></td>
<td width="350" valign="top">SystemVerilog UVM testbench example</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/yuravg/uvm_tb_cross_bar?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/yuravg/uvm_tb_cross_bar?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/yuravg/uvm_tb_cross_bar?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/combinator-uvm">combinator-uvm</a></td>
<td width="350" valign="top">UVM Testbench For SystemVerilog Combinator Implementation</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/doswellf/combinator-uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/doswellf/combinator-uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/doswellf/combinator-uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_example">uvm_example</a></td>
<td width="350" valign="top">This is a uvm example</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/howard789/uvm_example?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/howard789/uvm_example?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/hiiaka/uvm_example?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_gen">uvm_gen</a></td>
<td width="350" valign="top">UVM Generator</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/hjking/uvm_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/hjking/uvm_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/hjking/uvm_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_candy_lover">uvm_candy_lover</a></td>
<td width="350" valign="top">UVM candy lover testbench which uses YASA as simulation script</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/uvm_candy_lover?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/uvm_candy_lover?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/uvm_candy_lover?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/YasaUvk">YasaUvk</a></td>
<td width="350" valign="top">UVM verification kits which uses YASA as simulation script</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/YasaUvk?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/YasaUvk?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/YasaUvk?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ExtremeDV_UVM">ExtremeDV_UVM</a></td>
<td width="350" valign="top">UVM resource from github</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zhajio1988/ExtremeDV_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zhajio1988/ExtremeDV_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zhajio1988/ExtremeDV_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_axi">uvm_axi</a></td>
<td width="350" valign="top">VIP for AXI Protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarrishav14/AXI?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarrishav14/AXI?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/smartfoxdata/uvm_axi?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AMBA_APB">AMBA_APB</a></td>
<td width="350" valign="top">To design test bench of the APB protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarrishav14/AMBA_APB?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarrishav14/AMBA_APB?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kumarrishav14/AMBA_APB?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ALU_UVM">ALU_UVM</a></td>
<td width="350" valign="top">UVM Test bench for a 8-bit ALU</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kumarrishav14/ALU_UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kumarrishav14/ALU_UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kanthimathi-2303/ALU_UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/axi-uvm">axi-uvm</a></td>
<td width="350" valign="top">Yet another AXI testbench repo for UVM practice</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/marcoz001/axi-uvm?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/marcoz001/axi-uvm?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/marcoz001/axi-uvm?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/axi_vip_master">axi_vip_master</a></td>
<td width="350" valign="top">Sample UVM code for axi ram dut</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/nahidrn/axi_vip_master?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/nahidrn/axi_vip_master?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/nahidrn/axi_vip_master?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/FIFO_UVM_Verification">FIFO_UVM_Verification</a></td>
<td width="350" valign="top">Synchronous FIFO Testbench</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-Verification-Testbench-For-FIFO">UVM-Verification-Testbench-For-FIFO</a></td>
<td width="350" valign="top">A complete UVM verification testbench for FIFO</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UART_UVM_Project">UART_UVM_Project</a></td>
<td width="350" valign="top">Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/mehaltalukder/UART_UVM_Project?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/mehaltalukder/UART_UVM_Project?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/mehaltalukder/UART_UVM_Project?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UART-IP-CORE16550A-Verification-UVM">UART-IP-CORE16550A-Verification-UVM</a></td>
<td width="350" valign="top">The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UART-Verification-using-UVM">UART-Verification-using-UVM</a></td>
<td width="350" valign="top">UART verification using UVM with functional coverage</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Yashas2801/UART-Verification-using-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Yashas2801/UART-Verification-using-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Yashas2801/UART-Verification-using-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UART_Protocol">UART_Protocol</a></td>
<td width="350" valign="top">Functional Verification of UART Protocol using UVM methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/UART_Protocol?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/UART_Protocol?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Kholoud-Ebrahim/UART_Protocol?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SPI-Interface">SPI-Interface</a></td>
<td width="350" valign="top">UVM Testbench to verify serial transmission of data between SPI master and slave</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Anjali-287/SPI-Interface?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SPI_Protocol">SPI_Protocol</a></td>
<td width="350" valign="top">UVM based Verification of SPI_Protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/SPI_Protocol?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/SPI_Protocol?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Kholoud-Ebrahim/SPI_Protocol?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/SPI-using-UVM">SPI-using-UVM</a></td>
<td width="350" valign="top">Design and implementation of the Serial Peripheral Interface (SPI) communication protocol using SystemVerilog</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/AbanobEvram/SPI-using-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/AbanobEvram/SPI-using-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/EngAhmed21/SPI-using-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/I2C">I2C</a></td>
<td width="350" valign="top">UVM verification platform for DW_apb_i2c IP core(Master Mode)</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kei-seu/I2C?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kei-seu/I2C?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kumarrishav14/I2C?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/I2C_Master">I2C_Master</a></td>
<td width="350" valign="top">Implementation and Functional Verification of I2C Master using UVM methodology</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/I2C_Master?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/I2C_Master?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Kholoud-Ebrahim/I2C_Master?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Wishbone-to-I2C-bus-controller-IP-Verification">Wishbone-to-I2C-bus-controller-IP-Verification</a></td>
<td width="350" valign="top">ASIC Verification at 2022 Spring using SystemVerilog</td>
<td width="100" valign="top">VHDL</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/APB-SPI-Controller-Verification">APB-SPI-Controller-Verification</a></td>
<td width="350" valign="top">UVM testbench environment consisting of an APB driver</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/VimfulDang/APB-SPI-Controller-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/VimfulDang/APB-SPI-Controller-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/VimfulDang/APB-SPI-Controller-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Verification-of-APB-Protocol-using-UVM">Verification-of-APB-Protocol-using-UVM</a></td>
<td width="350" valign="top">Built a test environment using UVM Methodology to verify APB Protocol</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/APB-Protocol-Verification-using-UVM">APB-Protocol-Verification-using-UVM</a></td>
<td width="350" valign="top">APB verification using UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_based_Verification_of_APB_protocol">UVM_based_Verification_of_APB_protocol</a></td>
<td width="350" valign="top">APB Protocol is designed and verified using System Verilog based UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification">AHB-to-APB-Bridge-Verification</a></td>
<td width="350" valign="top">Verification of bridge between high speed AMBA AHB and low-power AMBA APB in UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AHB_APB-Bridge">AHB_APB-Bridge</a></td>
<td width="350" valign="top">Normal basic UVM testbench for AMBA Bridge AHB_APB</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Shivanagender123/AHB_APB-Bridge?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Shivanagender123/AHB_APB-Bridge?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Shivanagender123/AHB_APB-Bridge?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Pre_Silicon-AHB-to_APB-Verification">Pre_Silicon-AHB-to_APB-Verification</a></td>
<td width="350" valign="top">Comprehensive verification suite for the AHB2APB Bridge design</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM-Based-Verification-for-AHB-APB-Bridge">UVM-Based-Verification-for-AHB-APB-Bridge</a></td>
<td width="350" valign="top">This project verifies an AHB-APB bridge using SystemVerilog UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/ahb2apb">ahb2apb</a></td>
<td width="350" valign="top">An AHB to APB bridge with Synopsys VIP based test environment</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/fighter212/ahb2apb?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/fighter212/ahb2apb?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/fighter212/ahb2apb?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/Formal-Verification-of-an-AHB2APB-Bridge">Formal-Verification-of-an-AHB2APB-Bridge</a></td>
<td width="350" valign="top">Assertion-Based Formal Verification of an AHB2APB bridge</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI-DMA-Verification">AXI-DMA-Verification</a></td>
<td width="350" valign="top">Training Completion Project: Verification of AXI Direct Memory Access (DMA) using UVM</td>
<td width="100" valign="top">VHDL</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Noman-10xe/AXI-DMA-Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Noman-10xe/AXI-DMA-Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Noman-10xe/AXI-DMA-Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI_UVM_Verification">AXI_UVM_Verification</a></td>
<td width="350" valign="top">AXI Verification using UVM</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/prasannaprajapati/AXI_UVM_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/prasannaprajapati/AXI_UVM_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/prasannaprajapati/AXI_UVM_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI_VIP">AXI_VIP</a></td>
<td width="350" valign="top">AXI Verification using UVM Testbench</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/ShravyaSamala/AXI_VIP?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/ShravyaSamala/AXI_VIP?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Pavankumargunnamsetti/AXI_VIP?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI4-UVM-Verification-">AXI4-UVM-Verification-</a></td>
<td width="350" valign="top">AXI4 UVM Verification</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/samarth-py/AXI4-UVM-Verification-?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/samarth-py/AXI4-UVM-Verification-?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/samarth-py/AXI4-UVM-Verification-?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI_Verification">AXI_Verification</a></td>
<td width="350" valign="top">Verification AXI-4 bus standard using UVM and System Verilog</td>
<td width="100" valign="top">N/A</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/muguang123/AXI_Verification?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/muguang123/AXI_Verification?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/muguang123/AXI_Verification?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/AXI_to_SPI">AXI_to_SPI</a></td>
<td width="350" valign="top">Designing means to communicate as an SPI master</td>
<td width="100" valign="top">Verilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/rooinasuit/AXI_to_SPI?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/rooinasuit/AXI_to_SPI?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/rooinasuit/AXI_to_SPI?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_RAL_DMA">UVM_RAL_DMA</a></td>
<td width="350" valign="top">UVM RAL DMA verification</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/Nimausfi/UVM_RAL_DMA?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/Nimausfi/UVM_RAL_DMA?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/Nimausfi/UVM_RAL_DMA?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/regModel">regModel</a></td>
<td width="350" valign="top">This script builds the UVM register model</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/briandong/regModel?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/briandong/regModel?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/briandong/regModel?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE">UVM_AMBA3_APB_FUNCTIONAL-COVERAGE</a></td>
<td width="350" valign="top">UVM AMBA3 APB Functional Coverage</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM">A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM</a></td>
<td width="350" valign="top">A UVM verification with a APB BFM (Bus functional model)</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/custom_uvm_report_server">custom_uvm_report_server</a></td>
<td width="350" valign="top">Customized UVM Report Server</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/kaushalmodi/custom_uvm_report_server?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/kaushalmodi/custom_uvm_report_server?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/kaushalmodi/custom_uvm_report_server?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_gen">uvm_tb_gen</a></td>
<td width="350" valign="top">This is for uvm_tb_gen</td>
<td width="100" valign="top">SystemVerilog</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/brentwang-lab/uvm_tb_gen?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/brentwang-lab/uvm_tb_gen?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/dpc525/uvm_tb_gen?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/tbengy">tbengy</a></td>
<td width="350" valign="top">Python Tool for UVM Testbench Generation</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/prasadp4009/tbengy?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/prasadp4009/tbengy?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/prasadp4009/tbengy?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
<tr>
<td width="180" valign="top"><a href="https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py">uvm_tb_arch_doc_py</a></td>
<td width="350" valign="top">A python project to automatically generate the UVM testbench document</td>
<td width="100" valign="top">Python</td>
<td width="200" valign="top"><img src="https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=yellow&labelColor=gray" alt="GitHub stars"> <img src="https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=green&labelColor=gray" alt="GitHub forks"> <img src="https://img.shields.io/github/last-commit/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square&color=blue&labelColor=gray&label=last%20commit" alt="Last Commit"></td>
<td width="80" valign="top">-</td>
</tr>
</tbody>
</table>


> **Note**: The tables above list a **curated subset** of repositories from the organization for quick reference and documentation.  
> The Universal Verification Methodology Community currently maintains **70+ repositories**, covering many more VIPs, tools, and examples than are listed here.

## Repository Categories

### ðŸŽ“ Educational & Learning Resources
Repositories focused on teaching UVM concepts and providing examples:
- Example testbenches and verification environments
- Tutorial projects
- Best practice demonstrations

### ðŸ› ï¸ Tools & Utilities
Development tools and utilities for UVM workflows:
- Code generators
- Register model generators
- Simulator integrations
- Workflow automation

### ðŸ“¦ Verification IP (VIP)
Ready-to-use verification IP for common protocols:
- AXI, AHB, APB protocol VIPs
- UART, SPI, I2C interface VIPs
- Custom protocol implementations

### ðŸ—ï¸ Frameworks & Libraries
Core frameworks and libraries for UVM development:
- UVM implementations in various languages
- Base classes and utilities
- Verification methodologies

### ðŸ”¬ Research & Advanced Projects
Advanced verification projects and research implementations:
- RISC-V core verification
- Complex system verification
- Novel verification techniques

## Contributing

To add documentation for a repository:

1. Create a markdown file following the format of [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md)
2. Include comprehensive details about:
   - Overview and purpose
   - Features and capabilities
   - Usage instructions
   - Architecture and components
   - Verification techniques
3. Update this README.md to include the repository in the appropriate category
4. Add a link to the documentation file in the "Documentation" column

## Quick Links

- **Organization**: [universal-verification-methodology](https://github.com/universal-verification-methodology/)
- **All Repositories (70+ list)**: [Organization Repositories](https://github.com/orgs/universal-verification-methodology/repositories)
- **Example Documentation**: [apb-uart-uvm-env.md](./docs/apb-uart-uvm-env.md)
- **UVM Standard**: [Accellera UVM](https://www.accellera.org/downloads/standards/uvm)
- **SystemVerilog Standard**: [IEEE 1800](https://ieeexplore.ieee.org/document/8299595)

## Statistics

- **Total Repositories**: 70+ (as of latest update)
- **Repositories Listed**: 150+ (curated selection from repos_to_fork.txt)
- **Primary Languages**: SystemVerilog, Python, Verilog, VHDL, Perl, Ruby, C++
- **Documented Repositories**: 1 (apb-uart-uvm-env)
- **Categories**: 7 (Frameworks, VIPs, Tools, Verification Projects, Educational Resources, Infrastructure)

## Notes

- This index is actively maintained and updated as new repositories are added to the organization
- Documentation files follow a consistent format for easy navigation and understanding
- For questions or contributions, please open an issue or submit a pull request
- Repository status (Active/Archived) is based on recent commit activity

---

**Last Updated**: January 2026

**Maintained by**: Universal Verification Methodology Community
