Analysis & Synthesis report for DE1_SoC
Tue Oct 21 06:44:06 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Oct 21 06:44:06 2025           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; CPU_toplevel                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU_toplevel       ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 21 06:43:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/469labs/lab3-64bitSingleCycleCPU/controlUnit.sv Line: 1
    Info (12023): Found entity 2: controlUnit_tb File: C:/469labs/lab3-64bitSingleCycleCPU/controlUnit.sv Line: 76
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/469labs/lab3-64bitSingleCycleCPU/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/469labs/lab3-64bitSingleCycleCPU/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/469labs/lab3-64bitSingleCycleCPU/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/469labs/lab3-64bitSingleCycleCPU/math.sv Line: 71
Info (12021): Found 0 design units, including 0 entities, in source file instructmem.sv
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/469labs/lab3-64bitSingleCycleCPU/register.sv Line: 2
    Info (12023): Found entity 2: register_tb File: C:/469labs/lab3-64bitSingleCycleCPU/register.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/469labs/lab3-64bitSingleCycleCPU/regfile.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux_64to1.sv
    Info (12023): Found entity 1: mux_64to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_64to1.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file mux_32to1.sv
    Info (12023): Found entity 1: mux_32to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_32to1.sv Line: 3
    Info (12023): Found entity 2: mux_32to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux_32to1.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file mux_16to1.sv
    Info (12023): Found entity 1: mux_16to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_16to1.sv Line: 3
    Info (12023): Found entity 2: mux_16to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux_16to1.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file library_top.sv
    Info (12023): Found entity 1: library_top File: C:/469labs/lab3-64bitSingleCycleCPU/library_top.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file demux_1to8.sv
    Info (12023): Found entity 1: demux_1to8 File: C:/469labs/lab3-64bitSingleCycleCPU/demux_1to8.sv Line: 2
    Info (12023): Found entity 2: demux_1to8_tb File: C:/469labs/lab3-64bitSingleCycleCPU/demux_1to8.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file demux_1to4.sv
    Info (12023): Found entity 1: demux_1to4 File: C:/469labs/lab3-64bitSingleCycleCPU/demux_1to4.sv Line: 2
    Info (12023): Found entity 2: demux_1to4_tb File: C:/469labs/lab3-64bitSingleCycleCPU/demux_1to4.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder5_32 File: C:/469labs/lab3-64bitSingleCycleCPU/decoder5_32.sv Line: 2
    Info (12023): Found entity 2: decoder5_32_tb File: C:/469labs/lab3-64bitSingleCycleCPU/decoder5_32.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/469labs/lab3-64bitSingleCycleCPU/D_FF.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/469labs/lab3-64bitSingleCycleCPU/clock_divider.sv Line: 12
    Info (12023): Found entity 2: clock_divider_testbench File: C:/469labs/lab3-64bitSingleCycleCPU/clock_divider.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file mux_8to1.sv
    Info (12023): Found entity 1: mux_8to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_8to1.sv Line: 3
    Info (12023): Found entity 2: mux_8to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux_8to1.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_4to1.sv Line: 3
    Info (12023): Found entity 2: mux_4to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux_4to1.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux_2to1.sv Line: 3
    Info (12023): Found entity 2: mux_2to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux_2to1.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/469labs/lab3-64bitSingleCycleCPU/alu.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file addersubtractor.sv
    Info (12023): Found entity 1: adderSubtractor File: C:/469labs/lab3-64bitSingleCycleCPU/adderSubtractor.sv Line: 12
    Info (12023): Found entity 2: adderSubtractor_tb File: C:/469labs/lab3-64bitSingleCycleCPU/adderSubtractor.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file norzeroflag64bit.sv
    Info (12023): Found entity 1: norZeroFlag64bit File: C:/469labs/lab3-64bitSingleCycleCPU/norZeroFlag64bit.sv Line: 2
    Info (12023): Found entity 2: norZeroFlag64bit_tb File: C:/469labs/lab3-64bitSingleCycleCPU/norZeroFlag64bit.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cpu_toplevel.sv
    Info (12023): Found entity 1: CPU_toplevel File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file addersubtractor64.sv
    Info (12023): Found entity 1: adderSubtractor64 File: C:/469labs/lab3-64bitSingleCycleCPU/adderSubtractor64.sv Line: 11
    Info (12023): Found entity 2: adderSubtractor64_tb File: C:/469labs/lab3-64bitSingleCycleCPU/adderSubtractor64.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file mux64bit_2to1.sv
    Info (12023): Found entity 1: muxVariablebit_2to1 File: C:/469labs/lab3-64bitSingleCycleCPU/mux64bit_2to1.sv Line: 1
    Info (12023): Found entity 2: muxVariablebit_2to1_tb File: C:/469labs/lab3-64bitSingleCycleCPU/mux64bit_2to1.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cpu_toplevel_tb.sv
    Info (12023): Found entity 1: CPU_toplevel_tb File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel_tb.sv Line: 2
Info (12127): Elaborating entity "CPU_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:c_unit" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 32
Warning (10270): Verilog HDL Case Statement warning at controlUnit.sv(24): incomplete case statement has no default case item File: C:/469labs/lab3-64bitSingleCycleCPU/controlUnit.sv Line: 24
Warning (10270): Verilog HDL Case Statement warning at controlUnit.sv(35): incomplete case statement has no default case item File: C:/469labs/lab3-64bitSingleCycleCPU/controlUnit.sv Line: 35
Warning (10270): Verilog HDL Case Statement warning at controlUnit.sv(62): incomplete case statement has no default case item File: C:/469labs/lab3-64bitSingleCycleCPU/controlUnit.sv Line: 62
Info (12128): Elaborating entity "muxVariablebit_2to1" for hierarchy "muxVariablebit_2to1:AbMux" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 35
Info (12128): Elaborating entity "mux_2to1" for hierarchy "muxVariablebit_2to1:AbMux|mux_2to1:muxes[0].bitwiseMux" File: C:/469labs/lab3-64bitSingleCycleCPU/mux64bit_2to1.sv Line: 9
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:register_file" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 36
Info (12128): Elaborating entity "decoder5_32" for hierarchy "regfile:register_file|decoder5_32:decoder" File: C:/469labs/lab3-64bitSingleCycleCPU/regfile.sv Line: 15
Info (12128): Elaborating entity "demux_1to8" for hierarchy "regfile:register_file|decoder5_32:decoder|demux_1to8:top3Bit" File: C:/469labs/lab3-64bitSingleCycleCPU/decoder5_32.sv Line: 7
Info (12128): Elaborating entity "demux_1to4" for hierarchy "regfile:register_file|decoder5_32:decoder|demux_1to4:decodeArray[0].demux" File: C:/469labs/lab3-64bitSingleCycleCPU/decoder5_32.sv Line: 12
Info (12128): Elaborating entity "register" for hierarchy "regfile:register_file|register:registers[0].register_component" File: C:/469labs/lab3-64bitSingleCycleCPU/regfile.sv Line: 18
Info (12128): Elaborating entity "D_FF" for hierarchy "regfile:register_file|register:registers[0].register_component|D_FF:dffs[0].flipFlop" File: C:/469labs/lab3-64bitSingleCycleCPU/register.sv Line: 11
Info (12128): Elaborating entity "mux_32to1" for hierarchy "regfile:register_file|mux_32to1:muxRead1[0].mux1" File: C:/469labs/lab3-64bitSingleCycleCPU/regfile.sv Line: 32
Info (12128): Elaborating entity "mux_16to1" for hierarchy "regfile:register_file|mux_32to1:muxRead1[0].mux1|mux_16to1:muxL0P1" File: C:/469labs/lab3-64bitSingleCycleCPU/mux_32to1.sv Line: 8
Info (12128): Elaborating entity "mux_8to1" for hierarchy "regfile:register_file|mux_32to1:muxRead1[0].mux1|mux_16to1:muxL0P1|mux_8to1:muxL0P1" File: C:/469labs/lab3-64bitSingleCycleCPU/mux_16to1.sv Line: 8
Info (12128): Elaborating entity "mux_4to1" for hierarchy "regfile:register_file|mux_32to1:muxRead1[0].mux1|mux_16to1:muxL0P1|mux_8to1:muxL0P1|mux_4to1:muxL0P1" File: C:/469labs/lab3-64bitSingleCycleCPU/mux_8to1.sv Line: 8
Info (12128): Elaborating entity "muxVariablebit_2to1" for hierarchy "muxVariablebit_2to1:aluBInMux" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 37
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 39
Info (12128): Elaborating entity "adderSubtractor" for hierarchy "alu:ALU|adderSubtractor:firstAdd" File: C:/469labs/lab3-64bitSingleCycleCPU/alu.sv Line: 26
Info (12128): Elaborating entity "norZeroFlag64bit" for hierarchy "alu:ALU|norZeroFlag64bit:zeroFlag" File: C:/469labs/lab3-64bitSingleCycleCPU/alu.sv Line: 43
Info (12128): Elaborating entity "register" for hierarchy "register:flag_reg" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 40
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shiftModule" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 41
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:data_mem" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 45
Warning (10175): Verilog HDL warning at datamem.sv(23): ignoring unsupported system task File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 23
Info (10264): Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 43
Error (10232): Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 58
Error (10232): Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 55
Error (10166): SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic. File: C:/469labs/lab3-64bitSingleCycleCPU/datamem.sv Line: 55
Error (12152): Can't elaborate user hierarchy "datamem:data_mem" File: C:/469labs/lab3-64bitSingleCycleCPU/CPU_toplevel.sv Line: 45
Info (144001): Generated suppressed messages file C:/469labs/lab3-64bitSingleCycleCPU/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings
    Error: Peak virtual memory: 4853 megabytes
    Error: Processing ended: Tue Oct 21 06:44:07 2025
    Error: Elapsed time: 00:00:38
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/469labs/lab3-64bitSingleCycleCPU/output_files/DE1_SoC.map.smsg.


