{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709153357587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709153357591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:49:17 2024 " "Processing started: Wed Feb 28 21:49:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709153357591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153357591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_carry_4bit_adder_on_board -c ripple_carry_4bit_adder_on_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_carry_4bit_adder_on_board -c ripple_carry_4bit_adder_on_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153357591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709153358009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709153358010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 1/zadanie 1/adder_1bit_assign.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 1/zadanie 1/adder_1bit_assign.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit_assign " "Found entity 1: adder_1bit_assign" {  } { { "../Zadanie 1/adder_1bit_assign.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 1/Zadanie 1/adder_1bit_assign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709153363984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153363984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 1/zadanie 4/ripple_carry_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 1/zadanie 4/ripple_carry_4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_4bit_adder " "Found entity 1: ripple_carry_4bit_adder" {  } { { "../Zadanie 4/ripple_carry_4bit_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 1/Zadanie 4/ripple_carry_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709153363987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153363987 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "SW ripple_carry_4bit_adder_on_board.v(3) " "Verilog HDL Module Declaration error at ripple_carry_4bit_adder_on_board.v(3): port \"SW\" is declared more than once" {  } { { "ripple_carry_4bit_adder_on_board.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 1/Zadanie 4_on_board/ripple_carry_4bit_adder_on_board.v" 3 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1709153363990 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "LEDR ripple_carry_4bit_adder_on_board.v(5) " "Verilog HDL Module Declaration error at ripple_carry_4bit_adder_on_board.v(5): port \"LEDR\" is declared more than once" {  } { { "ripple_carry_4bit_adder_on_board.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 1/Zadanie 4_on_board/ripple_carry_4bit_adder_on_board.v" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1709153363990 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ripple_carry_4bit_adder_on_board ripple_carry_4bit_adder_on_board.v(1) " "Ignored design unit \"ripple_carry_4bit_adder_on_board\" at ripple_carry_4bit_adder_on_board.v(1) due to previous errors" {  } { { "ripple_carry_4bit_adder_on_board.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 1/Zadanie 4_on_board/ripple_carry_4bit_adder_on_board.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1709153363990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_4bit_adder_on_board.v 0 0 " "Found 0 design units, including 0 entities, in source file ripple_carry_4bit_adder_on_board.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153363990 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709153364047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 28 21:49:24 2024 " "Processing ended: Wed Feb 28 21:49:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709153364047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709153364047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709153364047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153364047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709153364631 ""}
