<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bin_dec.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="superior.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="superior.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="superior.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="superior.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="superior.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="superior.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="superior.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="superior.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="superior.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="superior.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="superior.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="superior.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="superior.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="superior.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="superior.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="superior.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="superior.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="superior.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="superior.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="superior.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="superior.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="superior.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="superior.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="superior_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="superior_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="superior_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="superior_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="superior_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superior_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superior_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="superior_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="superior_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superior_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="superior_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="superior_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="superior_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="superior_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="superior_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_sup_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes_sup_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes_sup_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_sup_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579279518" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1579279518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279779" xil_pn:in_ck="7944901800983618454" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1579279779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin_dec.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="superior.vhd"/>
      <outfile xil_pn:name="tes_sup.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579279783" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2914093024072917095" xil_pn:start_ts="1579279783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5749586895524550181" xil_pn:start_ts="1579279783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279518" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1773087577580318329" xil_pn:start_ts="1579279518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279783" xil_pn:in_ck="7944901800983618454" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1579279783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin_dec.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="superior.vhd"/>
      <outfile xil_pn:name="tes_sup.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579279787" xil_pn:in_ck="7944901800983618454" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3500400311107763732" xil_pn:start_ts="1579279783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tes_sup_beh.prj"/>
      <outfile xil_pn:name="tes_sup_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1579280165" xil_pn:in_ck="4228743408059550354" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8244723359502181025" xil_pn:start_ts="1579280165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_sup_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5463848034868489150" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1773087577580318329" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1638558372886345476" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279313" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6723545707936348177" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279323" xil_pn:in_ck="-342647181080197341" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6224766580996614300" xil_pn:start_ts="1579279313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="superior.lso"/>
      <outfile xil_pn:name="superior.ngc"/>
      <outfile xil_pn:name="superior.ngr"/>
      <outfile xil_pn:name="superior.prj"/>
      <outfile xil_pn:name="superior.stx"/>
      <outfile xil_pn:name="superior.syr"/>
      <outfile xil_pn:name="superior.xst"/>
      <outfile xil_pn:name="superior_vhdl.prj"/>
      <outfile xil_pn:name="superior_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1579279437" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7838348161249651279" xil_pn:start_ts="1579279437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579279444" xil_pn:in_ck="3900573548565875882" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4356031236844479596" xil_pn:start_ts="1579279437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="superior.bld"/>
      <outfile xil_pn:name="superior.ngd"/>
      <outfile xil_pn:name="superior_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1579279449" xil_pn:in_ck="3900573548565875883" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1579279444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="superior.pcf"/>
      <outfile xil_pn:name="superior_map.map"/>
      <outfile xil_pn:name="superior_map.mrp"/>
      <outfile xil_pn:name="superior_map.ncd"/>
      <outfile xil_pn:name="superior_map.ngm"/>
      <outfile xil_pn:name="superior_map.xrpt"/>
      <outfile xil_pn:name="superior_summary.xml"/>
      <outfile xil_pn:name="superior_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1579279461" xil_pn:in_ck="-7247608823114958524" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1579279449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="superior.ncd"/>
      <outfile xil_pn:name="superior.pad"/>
      <outfile xil_pn:name="superior.par"/>
      <outfile xil_pn:name="superior.ptwx"/>
      <outfile xil_pn:name="superior.unroutes"/>
      <outfile xil_pn:name="superior.xpi"/>
      <outfile xil_pn:name="superior_pad.csv"/>
      <outfile xil_pn:name="superior_pad.txt"/>
      <outfile xil_pn:name="superior_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1579279474" xil_pn:in_ck="5996882122465621564" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1579279466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="superior.bgn"/>
      <outfile xil_pn:name="superior.bit"/>
      <outfile xil_pn:name="superior.drc"/>
      <outfile xil_pn:name="superior.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1579279461" xil_pn:in_ck="3900573548565875751" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1579279457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="superior.twr"/>
      <outfile xil_pn:name="superior.twx"/>
    </transform>
  </transforms>

</generated_project>
