Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_rs2' [C:/Users/youssef/Desktop/DigitalSystems/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:139]
WARNING: [VRFC 10-3823] variable 'ex_pc_ext_o' might have multiple concurrent drivers [C:/Users/youssef/Desktop/DigitalSystems/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:137]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [C:/Users/youssef/Desktop/DigitalSystems/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [C:/Users/youssef/Desktop/DigitalSystems/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_1547355660
Compiling module xil_defaultlib.fake_memory
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=128...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.rapid_cpu_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_cpu_testbench_behav
