
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015634  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  080157c0  080157c0  000167c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015d18  08015d18  0001718c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015d18  08015d18  00016d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015d20  08015d20  0001718c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015d20  08015d20  00016d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015d24  08015d24  00016d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08015d28  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001718c  2**0
                  CONTENTS
 10 .bss          0000688c  2000018c  2000018c  0001718c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20006a18  20006a18  0001718c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001718c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f2a9  00000000  00000000  000171bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b72  00000000  00000000  00036465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a88  00000000  00000000  0003afd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000147d  00000000  00000000  0003ca60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025119  00000000  00000000  0003dedd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000242ed  00000000  00000000  00062ff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cad3f  00000000  00000000  000872e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  00152022  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000077b0  00000000  00000000  001520a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00159858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000018c 	.word	0x2000018c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080157a4 	.word	0x080157a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000190 	.word	0x20000190
 80001c4:	080157a4 	.word	0x080157a4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f852 	bl	800113c <pwm_start>
    pwm_start(&led->g_pwm);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	330c      	adds	r3, #12
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f84d 	bl	800113c <pwm_start>
    pwm_start(&led->b_pwm);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3318      	adds	r3, #24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f848 	bl	800113c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 80010ac:	2300      	movs	r3, #0
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f805 	bl	80010c0 <rgb_led_set_color>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	fb02 f303 	mul.w	r3, r2, r3
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <rgb_led_set_color+0x78>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	09db      	lsrs	r3, r3, #7
 80010de:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <rgb_led_set_color+0x78>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <rgb_led_set_color+0x78>)
 8001104:	fba2 2303 	umull	r2, r3, r2, r3
 8001108:	09db      	lsrs	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6979      	ldr	r1, [r7, #20]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f823 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	330c      	adds	r3, #12
 800111a:	6939      	ldr	r1, [r7, #16]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f81d 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3318      	adds	r3, #24
 8001126:	68f9      	ldr	r1, [r7, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f817 	bl	800115c <pwm_set_duty>
}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	80808081 	.word	0x80808081

0800113c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4619      	mov	r1, r3
 800114e:	4610      	mov	r0, r2
 8001150:	f005 fec4 	bl	8006edc <HAL_TIM_PWM_Start>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d902      	bls.n	8001176 <pwm_set_duty+0x1a>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <pwm_set_duty+0x2e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001188:	e018      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d105      	bne.n	800119e <pwm_set_duty+0x42>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119c:	e00e      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d105      	bne.n	80011b2 <pwm_set_duty+0x56>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011b0:	e004      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <HAL_UARTEx_RxEventCallback+0x28>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d104      	bne.n	80011e8 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fec3 	bl	8001f6c <uart_dma_rx_event_callback>
 80011e6:	e000      	b.n	80011ea <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 80011e8:	bf00      	nop
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40011000 	.word	0x40011000

080011f4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_UART_ErrorCallback+0x20>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d102      	bne.n	800120c <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 8001206:	f000 ffef 	bl	80021e8 <uart_dma_error_callback>
 800120a:	e000      	b.n	800120e <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 800120c:	bf00      	nop
}
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40011000 	.word	0x40011000

08001218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800121e:	f001 f97f 	bl	8002520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001222:	f000 f855 	bl	80012d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001226:	f000 fab5 	bl	8001794 <MX_GPIO_Init>
  MX_DMA_Init();
 800122a:	f000 fa93 	bl	8001754 <MX_DMA_Init>
  MX_FATFS_Init();
 800122e:	f009 f9f3 	bl	800a618 <MX_FATFS_Init>
  MX_TIM2_Init();
 8001232:	f000 f9db 	bl	80015ec <MX_TIM2_Init>
  MX_I2C1_Init();
 8001236:	f000 f8c9 	bl	80013cc <MX_I2C1_Init>
  MX_SPI2_Init();
 800123a:	f000 f8f5 	bl	8001428 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800123e:	f000 fa5f 	bl	8001700 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8001242:	f000 f8af 	bl	80013a4 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001246:	f00b fa7f 	bl	800c748 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800124a:	f000 f923 	bl	8001494 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 800124e:	f000 fe75 	bl	8001f3c <initialize_uart_dma>
  initialize_MFX_orientation(MFX_ENGINE_6X);
 8001252:	2000      	movs	r0, #0
 8001254:	f000 fb1c 	bl	8001890 <initialize_MFX_orientation>

  rgb_led_start(&status_led);
 8001258:	4818      	ldr	r0, [pc, #96]	@ (80012bc <main+0xa4>)
 800125a:	f7ff ff15 	bl	8001088 <rgb_led_start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (uart_dma_is_data_ready()) {
 800125e:	f000 ffdf 	bl	8002220 <uart_dma_is_data_ready>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d00d      	beq.n	8001284 <main+0x6c>
		  uart_dma_reset_data_ready();
 8001268:	f000 ffe6 	bl	8002238 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 800126c:	f000 fff0 	bl	8002250 <uart_dma_get_latest_packet>
 8001270:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3302      	adds	r3, #2
 8001276:	4912      	ldr	r1, [pc, #72]	@ (80012c0 <main+0xa8>)
 8001278:	4618      	mov	r0, r3
 800127a:	f001 f847 	bl	800230c <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_MFX_orientation(orientation_quat);
 800127e:	4811      	ldr	r0, [pc, #68]	@ (80012c4 <main+0xac>)
 8001280:	f000 fb42 	bl	8001908 <calculate_MFX_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 8001284:	f001 f9b2 	bl	80025ec <HAL_GetTick>
 8001288:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <main+0xb0>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001296:	4293      	cmp	r3, r2
 8001298:	d3e1      	bcc.n	800125e <main+0x46>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 800129a:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <main+0xb4>)
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <main+0xac>)
 800129e:	4614      	mov	r4, r2
 80012a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80012a6:	2110      	movs	r1, #16
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <main+0xb4>)
 80012aa:	f00b fb0b 	bl	800c8c4 <CDC_Transmit_FS>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1d4      	bne.n	800125e <main+0x46>
			  last_send_time = now;
 80012b4:	4a04      	ldr	r2, [pc, #16]	@ (80012c8 <main+0xb0>)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	6013      	str	r3, [r2, #0]
  {
 80012ba:	e7d0      	b.n	800125e <main+0x46>
 80012bc:	20000000 	.word	0x20000000
 80012c0:	20000c04 	.word	0x20000c04
 80012c4:	20000c38 	.word	0x20000c38
 80012c8:	20000c00 	.word	0x20000c00
 80012cc:	20000bf0 	.word	0x20000bf0

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b094      	sub	sp, #80	@ 0x50
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0320 	add.w	r3, r7, #32
 80012da:	2230      	movs	r2, #48	@ 0x30
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f012 fcac 	bl	8013c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	f107 030c 	add.w	r3, r7, #12
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	4b28      	ldr	r3, [pc, #160]	@ (800139c <SystemClock_Config+0xcc>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	4a27      	ldr	r2, [pc, #156]	@ (800139c <SystemClock_Config+0xcc>)
 80012fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001302:	6413      	str	r3, [r2, #64]	@ 0x40
 8001304:	4b25      	ldr	r3, [pc, #148]	@ (800139c <SystemClock_Config+0xcc>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130c:	60bb      	str	r3, [r7, #8]
 800130e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <SystemClock_Config+0xd0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a21      	ldr	r2, [pc, #132]	@ (80013a0 <SystemClock_Config+0xd0>)
 800131a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	4b1f      	ldr	r3, [pc, #124]	@ (80013a0 <SystemClock_Config+0xd0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800132c:	2301      	movs	r3, #1
 800132e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001330:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001336:	2302      	movs	r3, #2
 8001338:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800133a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001340:	2306      	movs	r3, #6
 8001342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001344:	23a8      	movs	r3, #168	@ 0xa8
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001348:	2302      	movs	r3, #2
 800134a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800134c:	2307      	movs	r3, #7
 800134e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001350:	f107 0320 	add.w	r3, r7, #32
 8001354:	4618      	mov	r0, r3
 8001356:	f005 f837 	bl	80063c8 <HAL_RCC_OscConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001360:	f000 fa90 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	230f      	movs	r3, #15
 8001366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001368:	2302      	movs	r3, #2
 800136a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001370:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001374:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	2105      	movs	r1, #5
 8001382:	4618      	mov	r0, r3
 8001384:	f005 fa98 	bl	80068b8 <HAL_RCC_ClockConfig>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800138e:	f000 fa79 	bl	8001884 <Error_Handler>
  }
}
 8001392:	bf00      	nop
 8001394:	3750      	adds	r7, #80	@ 0x50
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40023800 	.word	0x40023800
 80013a0:	40007000 	.word	0x40007000

080013a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <MX_CRC_Init+0x20>)
 80013aa:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <MX_CRC_Init+0x24>)
 80013ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_CRC_Init+0x20>)
 80013b0:	f001 fa5d 	bl	800286e <HAL_CRC_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80013ba:	f000 fa63 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000a04 	.word	0x20000a04
 80013c8:	40023000 	.word	0x40023000

080013cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <MX_I2C1_Init+0x50>)
 80013d2:	4a13      	ldr	r2, [pc, #76]	@ (8001420 <MX_I2C1_Init+0x54>)
 80013d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_I2C1_Init+0x50>)
 80013d8:	4a12      	ldr	r2, [pc, #72]	@ (8001424 <MX_I2C1_Init+0x58>)
 80013da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_I2C1_Init+0x50>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <MX_I2C1_Init+0x50>)
 80013e4:	2240      	movs	r2, #64	@ 0x40
 80013e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e8:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <MX_I2C1_Init+0x50>)
 80013ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <MX_I2C1_Init+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <MX_I2C1_Init+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013fc:	4b07      	ldr	r3, [pc, #28]	@ (800141c <MX_I2C1_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <MX_I2C1_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001408:	4804      	ldr	r0, [pc, #16]	@ (800141c <MX_I2C1_Init+0x50>)
 800140a:	f002 f851 	bl	80034b0 <HAL_I2C_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001414:	f000 fa36 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000a0c 	.word	0x20000a0c
 8001420:	40005400 	.word	0x40005400
 8001424:	000186a0 	.word	0x000186a0

08001428 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <MX_SPI2_Init+0x64>)
 800142e:	4a18      	ldr	r2, [pc, #96]	@ (8001490 <MX_SPI2_Init+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <MX_SPI2_Init+0x64>)
 8001434:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001438:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800143a:	4b14      	ldr	r3, [pc, #80]	@ (800148c <MX_SPI2_Init+0x64>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <MX_SPI2_Init+0x64>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001446:	4b11      	ldr	r3, [pc, #68]	@ (800148c <MX_SPI2_Init+0x64>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <MX_SPI2_Init+0x64>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <MX_SPI2_Init+0x64>)
 8001454:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001458:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800145a:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <MX_SPI2_Init+0x64>)
 800145c:	2200      	movs	r2, #0
 800145e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001460:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <MX_SPI2_Init+0x64>)
 8001462:	2200      	movs	r2, #0
 8001464:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <MX_SPI2_Init+0x64>)
 8001468:	2200      	movs	r2, #0
 800146a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800146c:	4b07      	ldr	r3, [pc, #28]	@ (800148c <MX_SPI2_Init+0x64>)
 800146e:	2200      	movs	r2, #0
 8001470:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <MX_SPI2_Init+0x64>)
 8001474:	220a      	movs	r2, #10
 8001476:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001478:	4804      	ldr	r0, [pc, #16]	@ (800148c <MX_SPI2_Init+0x64>)
 800147a:	f005 fbfd 	bl	8006c78 <HAL_SPI_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001484:	f000 f9fe 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000a60 	.word	0x20000a60
 8001490:	40003800 	.word	0x40003800

08001494 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b096      	sub	sp, #88	@ 0x58
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	611a      	str	r2, [r3, #16]
 80014c2:	615a      	str	r2, [r3, #20]
 80014c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2220      	movs	r2, #32
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f012 fbb5 	bl	8013c3c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014d2:	4b44      	ldr	r3, [pc, #272]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014d4:	4a44      	ldr	r2, [pc, #272]	@ (80015e8 <MX_TIM1_Init+0x154>)
 80014d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80014d8:	4b42      	ldr	r3, [pc, #264]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014da:	2253      	movs	r2, #83	@ 0x53
 80014dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014de:	4b41      	ldr	r3, [pc, #260]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80014e4:	4b3f      	ldr	r3, [pc, #252]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014e6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80014ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ec:	4b3d      	ldr	r3, [pc, #244]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014f2:	4b3c      	ldr	r3, [pc, #240]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f8:	4b3a      	ldr	r3, [pc, #232]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014fe:	4839      	ldr	r0, [pc, #228]	@ (80015e4 <MX_TIM1_Init+0x150>)
 8001500:	f005 fc43 	bl	8006d8a <HAL_TIM_Base_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800150a:	f000 f9bb 	bl	8001884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001512:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001514:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001518:	4619      	mov	r1, r3
 800151a:	4832      	ldr	r0, [pc, #200]	@ (80015e4 <MX_TIM1_Init+0x150>)
 800151c:	f005 fe68 	bl	80071f0 <HAL_TIM_ConfigClockSource>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001526:	f000 f9ad 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800152a:	482e      	ldr	r0, [pc, #184]	@ (80015e4 <MX_TIM1_Init+0x150>)
 800152c:	f005 fc7c 	bl	8006e28 <HAL_TIM_PWM_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001536:	f000 f9a5 	bl	8001884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800153e:	2300      	movs	r3, #0
 8001540:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001542:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001546:	4619      	mov	r1, r3
 8001548:	4826      	ldr	r0, [pc, #152]	@ (80015e4 <MX_TIM1_Init+0x150>)
 800154a:	f006 fa35 	bl	80079b8 <HAL_TIMEx_MasterConfigSynchronization>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001554:	f000 f996 	bl	8001884 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001558:	2360      	movs	r3, #96	@ 0x60
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001564:	2300      	movs	r3, #0
 8001566:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800156c:	2300      	movs	r3, #0
 800156e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001570:	2300      	movs	r3, #0
 8001572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001574:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001578:	2200      	movs	r2, #0
 800157a:	4619      	mov	r1, r3
 800157c:	4819      	ldr	r0, [pc, #100]	@ (80015e4 <MX_TIM1_Init+0x150>)
 800157e:	f005 fd75 	bl	800706c <HAL_TIM_PWM_ConfigChannel>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001588:	f000 f97c 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800158c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001590:	2208      	movs	r2, #8
 8001592:	4619      	mov	r1, r3
 8001594:	4813      	ldr	r0, [pc, #76]	@ (80015e4 <MX_TIM1_Init+0x150>)
 8001596:	f005 fd69 	bl	800706c <HAL_TIM_PWM_ConfigChannel>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80015a0:	f000 f970 	bl	8001884 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	4619      	mov	r1, r3
 80015c6:	4807      	ldr	r0, [pc, #28]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80015c8:	f006 fa72 	bl	8007ab0 <HAL_TIMEx_ConfigBreakDeadTime>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80015d2:	f000 f957 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015d6:	4803      	ldr	r0, [pc, #12]	@ (80015e4 <MX_TIM1_Init+0x150>)
 80015d8:	f000 fb64 	bl	8001ca4 <HAL_TIM_MspPostInit>

}
 80015dc:	bf00      	nop
 80015de:	3758      	adds	r7, #88	@ 0x58
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000ab8 	.word	0x20000ab8
 80015e8:	40010000 	.word	0x40010000

080015ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08e      	sub	sp, #56	@ 0x38
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001600:	f107 0320 	add.w	r3, r7, #32
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
 8001618:	615a      	str	r2, [r3, #20]
 800161a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800161c:	4b37      	ldr	r3, [pc, #220]	@ (80016fc <MX_TIM2_Init+0x110>)
 800161e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001622:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001624:	4b35      	ldr	r3, [pc, #212]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162a:	4b34      	ldr	r3, [pc, #208]	@ (80016fc <MX_TIM2_Init+0x110>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001630:	4b32      	ldr	r3, [pc, #200]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001632:	22ff      	movs	r2, #255	@ 0xff
 8001634:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001636:	4b31      	ldr	r3, [pc, #196]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800163c:	4b2f      	ldr	r3, [pc, #188]	@ (80016fc <MX_TIM2_Init+0x110>)
 800163e:	2280      	movs	r2, #128	@ 0x80
 8001640:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001642:	482e      	ldr	r0, [pc, #184]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001644:	f005 fba1 	bl	8006d8a <HAL_TIM_Base_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800164e:	f000 f919 	bl	8001884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001656:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001658:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800165c:	4619      	mov	r1, r3
 800165e:	4827      	ldr	r0, [pc, #156]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001660:	f005 fdc6 	bl	80071f0 <HAL_TIM_ConfigClockSource>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800166a:	f000 f90b 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800166e:	4823      	ldr	r0, [pc, #140]	@ (80016fc <MX_TIM2_Init+0x110>)
 8001670:	f005 fbda 	bl	8006e28 <HAL_TIM_PWM_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800167a:	f000 f903 	bl	8001884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001686:	f107 0320 	add.w	r3, r7, #32
 800168a:	4619      	mov	r1, r3
 800168c:	481b      	ldr	r0, [pc, #108]	@ (80016fc <MX_TIM2_Init+0x110>)
 800168e:	f006 f993 	bl	80079b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001698:	f000 f8f4 	bl	8001884 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800169c:	2360      	movs	r3, #96	@ 0x60
 800169e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	2204      	movs	r2, #4
 80016b0:	4619      	mov	r1, r3
 80016b2:	4812      	ldr	r0, [pc, #72]	@ (80016fc <MX_TIM2_Init+0x110>)
 80016b4:	f005 fcda 	bl	800706c <HAL_TIM_PWM_ConfigChannel>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80016be:	f000 f8e1 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016c2:	1d3b      	adds	r3, r7, #4
 80016c4:	2208      	movs	r2, #8
 80016c6:	4619      	mov	r1, r3
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <MX_TIM2_Init+0x110>)
 80016ca:	f005 fccf 	bl	800706c <HAL_TIM_PWM_ConfigChannel>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80016d4:	f000 f8d6 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	220c      	movs	r2, #12
 80016dc:	4619      	mov	r1, r3
 80016de:	4807      	ldr	r0, [pc, #28]	@ (80016fc <MX_TIM2_Init+0x110>)
 80016e0:	f005 fcc4 	bl	800706c <HAL_TIM_PWM_ConfigChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 80016ea:	f000 f8cb 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016ee:	4803      	ldr	r0, [pc, #12]	@ (80016fc <MX_TIM2_Init+0x110>)
 80016f0:	f000 fad8 	bl	8001ca4 <HAL_TIM_MspPostInit>

}
 80016f4:	bf00      	nop
 80016f6:	3738      	adds	r7, #56	@ 0x38
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000b00 	.word	0x20000b00

08001700 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001706:	4a12      	ldr	r2, [pc, #72]	@ (8001750 <MX_USART1_UART_Init+0x50>)
 8001708:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800170a:	4b10      	ldr	r3, [pc, #64]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 800170c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001710:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001718:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001726:	220c      	movs	r2, #12
 8001728:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172a:	4b08      	ldr	r3, [pc, #32]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001732:	2200      	movs	r2, #0
 8001734:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	@ (800174c <MX_USART1_UART_Init+0x4c>)
 8001738:	f006 fa0c 	bl	8007b54 <HAL_UART_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001742:	f000 f89f 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000b48 	.word	0x20000b48
 8001750:	40011000 	.word	0x40011000

08001754 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <MX_DMA_Init+0x3c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a0b      	ldr	r2, [pc, #44]	@ (8001790 <MX_DMA_Init+0x3c>)
 8001764:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <MX_DMA_Init+0x3c>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	2100      	movs	r1, #0
 800177a:	203a      	movs	r0, #58	@ 0x3a
 800177c:	f001 f841 	bl	8002802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001780:	203a      	movs	r0, #58	@ 0x3a
 8001782:	f001 f85a 	bl	800283a <HAL_NVIC_EnableIRQ>

}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800

08001794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a31      	ldr	r2, [pc, #196]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017b4:	f043 0304 	orr.w	r3, r3, #4
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a23      	ldr	r2, [pc, #140]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b21      	ldr	r3, [pc, #132]	@ (8001878 <MX_GPIO_Init+0xe4>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <MX_GPIO_Init+0xe4>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a1c      	ldr	r2, [pc, #112]	@ (8001878 <MX_GPIO_Init+0xe4>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b1a      	ldr	r3, [pc, #104]	@ (8001878 <MX_GPIO_Init+0xe4>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8001820:	4816      	ldr	r0, [pc, #88]	@ (800187c <MX_GPIO_Init+0xe8>)
 8001822:	f001 fe2b 	bl	800347c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800182c:	4814      	ldr	r0, [pc, #80]	@ (8001880 <MX_GPIO_Init+0xec>)
 800182e:	f001 fe25 	bl	800347c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 8001832:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	2301      	movs	r3, #1
 800183a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	4619      	mov	r1, r3
 800184a:	480c      	ldr	r0, [pc, #48]	@ (800187c <MX_GPIO_Init+0xe8>)
 800184c:	f001 fc7a 	bl	8003144 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 8001850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001856:	2301      	movs	r3, #1
 8001858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	4619      	mov	r1, r3
 8001868:	4805      	ldr	r0, [pc, #20]	@ (8001880 <MX_GPIO_Init+0xec>)
 800186a:	f001 fc6b 	bl	8003144 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	@ 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	40020800 	.word	0x40020800
 8001880:	40020400 	.word	0x40020400

08001884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <Error_Handler+0x8>

08001890 <initialize_MFX_orientation>:
float current_time;
float dt;

float orientation_freq;

HAL_StatusTypeDef initialize_MFX_orientation(MFX_engine_fusionType_t engine_dof) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
	if (MOTION_FX_STATE_SIZE < MotionFX_GetStateSize()) {
 800189a:	f011 ff3d 	bl	8013718 <MotionFX_GetStateSize>
 800189e:	4603      	mov	r3, r0
 80018a0:	f640 1292 	movw	r2, #2450	@ 0x992
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d901      	bls.n	80018ac <initialize_MFX_orientation+0x1c>
		return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e025      	b.n	80018f8 <initialize_MFX_orientation+0x68>
	}

	MotionFX_initialize((MFXState_t*)mfxstate);
 80018ac:	4814      	ldr	r0, [pc, #80]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018ae:	f011 ff37 	bl	8013720 <MotionFX_initialize>

	MotionFX_getKnobs(mfxstate, &knobs);
 80018b2:	4914      	ldr	r1, [pc, #80]	@ (8001904 <initialize_MFX_orientation+0x74>)
 80018b4:	4812      	ldr	r0, [pc, #72]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018b6:	f012 f837 	bl	8013928 <MotionFX_getKnobs>

	// modify knobs here if needed

	MotionFX_setKnobs(mfxstate, &knobs);
 80018ba:	4912      	ldr	r1, [pc, #72]	@ (8001904 <initialize_MFX_orientation+0x74>)
 80018bc:	4810      	ldr	r0, [pc, #64]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018be:	f011 ffe7 	bl	8013890 <MotionFX_setKnobs>

	MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 80018c2:	2100      	movs	r1, #0
 80018c4:	480e      	ldr	r0, [pc, #56]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018c6:	f012 f86d 	bl	80139a4 <MotionFX_enable_6X>
	MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 80018ca:	2100      	movs	r1, #0
 80018cc:	480c      	ldr	r0, [pc, #48]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018ce:	f012 f889 	bl	80139e4 <MotionFX_enable_9X>

	if (engine_dof == MFX_ENGINE_6X) {
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d105      	bne.n	80018e4 <initialize_MFX_orientation+0x54>
		MotionFX_enable_6X(mfxstate, MFX_ENGINE_ENABLE);
 80018d8:	2101      	movs	r1, #1
 80018da:	4809      	ldr	r0, [pc, #36]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018dc:	f012 f862 	bl	80139a4 <MotionFX_enable_6X>
		return HAL_OK;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e009      	b.n	80018f8 <initialize_MFX_orientation+0x68>
	} else if (engine_dof == MFX_ENGINE_9X) {
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d105      	bne.n	80018f6 <initialize_MFX_orientation+0x66>
		MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 80018ea:	2101      	movs	r1, #1
 80018ec:	4804      	ldr	r0, [pc, #16]	@ (8001900 <initialize_MFX_orientation+0x70>)
 80018ee:	f012 f879 	bl	80139e4 <MotionFX_enable_9X>
		return HAL_OK;
 80018f2:	2300      	movs	r3, #0
 80018f4:	e000      	b.n	80018f8 <initialize_MFX_orientation+0x68>
	} else {
		return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
	}
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20000c48 	.word	0x20000c48
 8001904:	200015dc 	.word	0x200015dc

08001908 <calculate_MFX_orientation>:

void calculate_MFX_orientation(float* quaternion) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b09c      	sub	sp, #112	@ 0x70
 800190c:	af02      	add	r7, sp, #8
 800190e:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 8001910:	f000 fe6c 	bl	80025ec <HAL_GetTick>
 8001914:	ee07 0a90 	vmov	s15, r0
 8001918:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800191c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a4c <calculate_MFX_orientation+0x144>)
 800191e:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 8001922:	4b4b      	ldr	r3, [pc, #300]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001a54 <calculate_MFX_orientation+0x14c>
 800192a:	ee07 3a90 	vmov	s15, r3
 800192e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001932:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 8001936:	4b46      	ldr	r3, [pc, #280]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001a54 <calculate_MFX_orientation+0x14c>
 800193e:	ee07 3a90 	vmov	s15, r3
 8001942:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001946:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 800194a:	4b41      	ldr	r3, [pc, #260]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a54 <calculate_MFX_orientation+0x14c>
 8001952:	ee07 3a90 	vmov	s15, r3
 8001956:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800195a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 800195e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 8001a58 <calculate_MFX_orientation+0x150>
 8001966:	ee07 3a10 	vmov	s14, r3
 800196a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 8001972:	4b37      	ldr	r3, [pc, #220]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8001a58 <calculate_MFX_orientation+0x150>
 800197a:	ee07 3a10 	vmov	s14, r3
 800197e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001982:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 8001986:	4b32      	ldr	r3, [pc, #200]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	eddf 7a33 	vldr	s15, [pc, #204]	@ 8001a58 <calculate_MFX_orientation+0x150>
 800198e:	ee07 3a10 	vmov	s14, r3
 8001992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001996:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 800199a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8001a5c <calculate_MFX_orientation+0x154>
 80019a2:	ee07 3a10 	vmov	s14, r3
 80019a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019aa:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 80019ae:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 80019b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b2:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8001a5c <calculate_MFX_orientation+0x154>
 80019b6:	ee07 3a10 	vmov	s14, r3
 80019ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019be:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 80019c2:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <calculate_MFX_orientation+0x148>)
 80019c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8001a5c <calculate_MFX_orientation+0x154>
 80019ca:	ee07 3a10 	vmov	s14, r3
 80019ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 80019d6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a4c <calculate_MFX_orientation+0x144>)
 80019d8:	ed93 7a00 	vldr	s14, [r3]
 80019dc:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <calculate_MFX_orientation+0x158>)
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e6:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001a64 <calculate_MFX_orientation+0x15c>
 80019ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <calculate_MFX_orientation+0x160>)
 80019f0:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 80019f4:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <calculate_MFX_orientation+0x144>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	@ (8001a60 <calculate_MFX_orientation+0x158>)
 80019fa:	6013      	str	r3, [r2, #0]

	orientation_freq = 1.0f / dt;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <calculate_MFX_orientation+0x160>)
 80019fe:	ed93 7a00 	vldr	s14, [r3]
 8001a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a0a:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <calculate_MFX_orientation+0x164>)
 8001a0c:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 8001a10:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001a14:	f107 0108 	add.w	r1, r7, #8
 8001a18:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <calculate_MFX_orientation+0x160>)
 8001a1a:	4815      	ldr	r0, [pc, #84]	@ (8001a70 <calculate_MFX_orientation+0x168>)
 8001a1c:	f012 f812 	bl	8013a44 <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 8001a20:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001a24:	f107 0108 	add.w	r1, r7, #8
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <calculate_MFX_orientation+0x160>)
 8001a2e:	4810      	ldr	r0, [pc, #64]	@ (8001a70 <calculate_MFX_orientation+0x168>)
 8001a30:	f011 fff8 	bl	8013a24 <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	330c      	adds	r3, #12
 8001a3a:	2210      	movs	r2, #16
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f012 f92e 	bl	8013ca0 <memcpy>
}
 8001a44:	bf00      	nop
 8001a46:	3768      	adds	r7, #104	@ 0x68
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20001610 	.word	0x20001610
 8001a50:	20000c04 	.word	0x20000c04
 8001a54:	411ce83e 	.word	0x411ce83e
 8001a58:	42652ee1 	.word	0x42652ee1
 8001a5c:	42480000 	.word	0x42480000
 8001a60:	2000160c 	.word	0x2000160c
 8001a64:	447a0000 	.word	0x447a0000
 8001a68:	20001614 	.word	0x20001614
 8001a6c:	20001618 	.word	0x20001618
 8001a70:	20000c48 	.word	0x20000c48

08001a74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	603b      	str	r3, [r7, #0]
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_MspInit+0x4c>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800

08001ac4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8001b00 <HAL_CRC_MspInit+0x3c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d10d      	bne.n	8001af2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_CRC_MspInit+0x40>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a09      	ldr	r2, [pc, #36]	@ (8001b04 <HAL_CRC_MspInit+0x40>)
 8001ae0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b07      	ldr	r3, [pc, #28]	@ (8001b04 <HAL_CRC_MspInit+0x40>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001af2:	bf00      	nop
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40023000 	.word	0x40023000
 8001b04:	40023800 	.word	0x40023800

08001b08 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	@ 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a1d      	ldr	r2, [pc, #116]	@ (8001b9c <HAL_I2C_MspInit+0x94>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d134      	bne.n	8001b94 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b34:	f043 0302 	orr.w	r3, r3, #2
 8001b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b4c:	2312      	movs	r3, #18
 8001b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	4619      	mov	r1, r3
 8001b62:	4810      	ldr	r0, [pc, #64]	@ (8001ba4 <HAL_I2C_MspInit+0x9c>)
 8001b64:	f001 faee 	bl	8003144 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <HAL_I2C_MspInit+0x98>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	201f      	movs	r0, #31
 8001b8a:	f000 fe3a 	bl	8002802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b8e:	201f      	movs	r0, #31
 8001b90:	f000 fe53 	bl	800283a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b94:	bf00      	nop
 8001b96:	3728      	adds	r7, #40	@ 0x28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40005400 	.word	0x40005400
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40020400 	.word	0x40020400

08001ba8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	@ 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a19      	ldr	r2, [pc, #100]	@ (8001c2c <HAL_SPI_MspInit+0x84>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d12c      	bne.n	8001c24 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	4a17      	ldr	r2, [pc, #92]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bf0:	f043 0302 	orr.w	r3, r3, #2
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_SPI_MspInit+0x88>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c02:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c14:	2305      	movs	r3, #5
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <HAL_SPI_MspInit+0x8c>)
 8001c20:	f001 fa90 	bl	8003144 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001c24:	bf00      	nop
 8001c26:	3728      	adds	r7, #40	@ 0x28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40003800 	.word	0x40003800
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020400 	.word	0x40020400

08001c38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a15      	ldr	r2, [pc, #84]	@ (8001c9c <HAL_TIM_Base_MspInit+0x64>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10e      	bne.n	8001c68 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c52:	4a13      	ldr	r2, [pc, #76]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c66:	e012      	b.n	8001c8e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c70:	d10d      	bne.n	8001c8e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	4a09      	ldr	r2, [pc, #36]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c82:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <HAL_TIM_Base_MspInit+0x68>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40010000 	.word	0x40010000
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	@ 0x28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a24      	ldr	r2, [pc, #144]	@ (8001d54 <HAL_TIM_MspPostInit+0xb0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d11f      	bne.n	8001d06 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b23      	ldr	r3, [pc, #140]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	4a22      	ldr	r2, [pc, #136]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd6:	4b20      	ldr	r3, [pc, #128]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 8001ce2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4817      	ldr	r0, [pc, #92]	@ (8001d5c <HAL_TIM_MspPostInit+0xb8>)
 8001d00:	f001 fa20 	bl	8003144 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d04:	e022      	b.n	8001d4c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d0e:	d11d      	bne.n	8001d4c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	4b10      	ldr	r3, [pc, #64]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	4a0f      	ldr	r2, [pc, #60]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d20:	4b0d      	ldr	r3, [pc, #52]	@ (8001d58 <HAL_TIM_MspPostInit+0xb4>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001d2c:	230e      	movs	r3, #14
 8001d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <HAL_TIM_MspPostInit+0xb8>)
 8001d48:	f001 f9fc 	bl	8003144 <HAL_GPIO_Init>
}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	@ 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40010000 	.word	0x40010000
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020000 	.word	0x40020000

08001d60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a35      	ldr	r2, [pc, #212]	@ (8001e54 <HAL_UART_MspInit+0xf4>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d163      	bne.n	8001e4a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b34      	ldr	r3, [pc, #208]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8a:	4a33      	ldr	r2, [pc, #204]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d92:	4b31      	ldr	r3, [pc, #196]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	4a2c      	ldr	r2, [pc, #176]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dae:	4b2a      	ldr	r3, [pc, #168]	@ (8001e58 <HAL_UART_MspInit+0xf8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dba:	23c0      	movs	r3, #192	@ 0xc0
 8001dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dca:	2307      	movs	r3, #7
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4821      	ldr	r0, [pc, #132]	@ (8001e5c <HAL_UART_MspInit+0xfc>)
 8001dd6:	f001 f9b5 	bl	8003144 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001dda:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001ddc:	4a21      	ldr	r2, [pc, #132]	@ (8001e64 <HAL_UART_MspInit+0x104>)
 8001dde:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001de0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001de2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001de6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001de8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dee:	4b1c      	ldr	r3, [pc, #112]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001df4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001df6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dfa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dfc:	4b18      	ldr	r3, [pc, #96]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e02:	4b17      	ldr	r3, [pc, #92]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001e08:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e0e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e10:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e16:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e1e:	4810      	ldr	r0, [pc, #64]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e20:	f000 fd74 	bl	800290c <HAL_DMA_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001e2a:	f7ff fd2b 	bl	8001884 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a0b      	ldr	r2, [pc, #44]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e34:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <HAL_UART_MspInit+0x100>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	2025      	movs	r0, #37	@ 0x25
 8001e40:	f000 fcdf 	bl	8002802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e44:	2025      	movs	r0, #37	@ 0x25
 8001e46:	f000 fcf8 	bl	800283a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e4a:	bf00      	nop
 8001e4c:	3728      	adds	r7, #40	@ 0x28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40011000 	.word	0x40011000
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40020400 	.word	0x40020400
 8001e60:	20000b90 	.word	0x20000b90
 8001e64:	40026440 	.word	0x40026440

08001e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <NMI_Handler+0x4>

08001e70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <HardFault_Handler+0x4>

08001e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <MemManage_Handler+0x4>

08001e80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <BusFault_Handler+0x4>

08001e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <UsageFault_Handler+0x4>

08001e90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ebe:	f000 fb81 	bl	80025c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <I2C1_EV_IRQHandler+0x10>)
 8001ece:	f001 fc48 	bl	8003762 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000a0c 	.word	0x20000a0c

08001edc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ee0:	4802      	ldr	r0, [pc, #8]	@ (8001eec <USART1_IRQHandler+0x10>)
 8001ee2:	f005 ffcf 	bl	8007e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000b48 	.word	0x20000b48

08001ef0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ef4:	4802      	ldr	r0, [pc, #8]	@ (8001f00 <DMA2_Stream2_IRQHandler+0x10>)
 8001ef6:	f000 fea1 	bl	8002c3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	20000b90 	.word	0x20000b90

08001f04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <OTG_FS_IRQHandler+0x10>)
 8001f0a:	f003 f94e 	bl	80051aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	200061dc 	.word	0x200061dc

08001f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <SystemInit+0x20>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	4a05      	ldr	r2, [pc, #20]	@ (8001f38 <SystemInit+0x20>)
 8001f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001f40:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001f44:	4906      	ldr	r1, [pc, #24]	@ (8001f60 <initialize_uart_dma+0x24>)
 8001f46:	4807      	ldr	r0, [pc, #28]	@ (8001f64 <initialize_uart_dma+0x28>)
 8001f48:	f005 fe54 	bl	8007bf4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <initialize_uart_dma+0x2c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <initialize_uart_dma+0x2c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 0208 	bic.w	r2, r2, #8
 8001f5a:	601a      	str	r2, [r3, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	200016c4 	.word	0x200016c4
 8001f64:	20000b48 	.word	0x20000b48
 8001f68:	20000b90 	.word	0x20000b90

08001f6c <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8001f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 8001f76:	4b8c      	ldr	r3, [pc, #560]	@ (80021a8 <uart_dma_rx_event_callback+0x23c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	4a8a      	ldr	r2, [pc, #552]	@ (80021a8 <uart_dma_rx_event_callback+0x23c>)
 8001f7e:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8001f80:	4b8a      	ldr	r3, [pc, #552]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 8001f82:	881a      	ldrh	r2, [r3, #0]
 8001f84:	4b8a      	ldr	r3, [pc, #552]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 8001f86:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8001f88:	88fb      	ldrh	r3, [r7, #6]
 8001f8a:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8001f8e:	d103      	bne.n	8001f98 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8001f90:	4b86      	ldr	r3, [pc, #536]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	801a      	strh	r2, [r3, #0]
 8001f96:	e002      	b.n	8001f9e <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8001f98:	4a84      	ldr	r2, [pc, #528]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8001f9e:	4b85      	ldr	r3, [pc, #532]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d033      	beq.n	800200e <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 8001fa6:	4b83      	ldr	r3, [pc, #524]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001fa8:	881a      	ldrh	r2, [r3, #0]
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	4413      	add	r3, r2
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	4b81      	ldr	r3, [pc, #516]	@ (80021b8 <uart_dma_rx_event_callback+0x24c>)
 8001fb2:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8001fb4:	4b80      	ldr	r3, [pc, #512]	@ (80021b8 <uart_dma_rx_event_callback+0x24c>)
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	2b36      	cmp	r3, #54	@ 0x36
 8001fba:	d00e      	beq.n	8001fda <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 8001fbc:	4b7f      	ldr	r3, [pc, #508]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	4a7e      	ldr	r2, [pc, #504]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 8001fc4:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8001fc6:	4b7b      	ldr	r3, [pc, #492]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001fd2:	487b      	ldr	r0, [pc, #492]	@ (80021c0 <uart_dma_rx_event_callback+0x254>)
 8001fd4:	f001 fa52 	bl	800347c <HAL_GPIO_WritePin>
			return;
 8001fd8:	e0e3      	b.n	80021a2 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8001fda:	4b76      	ldr	r3, [pc, #472]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8001fe2:	4a78      	ldr	r2, [pc, #480]	@ (80021c4 <uart_dma_rx_event_callback+0x258>)
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a73      	ldr	r2, [pc, #460]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001fe8:	8812      	ldrh	r2, [r2, #0]
 8001fea:	4619      	mov	r1, r3
 8001fec:	4876      	ldr	r0, [pc, #472]	@ (80021c8 <uart_dma_rx_event_callback+0x25c>)
 8001fee:	f011 fe57 	bl	8013ca0 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8001ff2:	4b70      	ldr	r3, [pc, #448]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	4b73      	ldr	r3, [pc, #460]	@ (80021c8 <uart_dma_rx_event_callback+0x25c>)
 8001ffa:	4413      	add	r3, r2
 8001ffc:	88fa      	ldrh	r2, [r7, #6]
 8001ffe:	4971      	ldr	r1, [pc, #452]	@ (80021c4 <uart_dma_rx_event_callback+0x258>)
 8002000:	4618      	mov	r0, r3
 8002002:	f011 fe4d 	bl	8013ca0 <memcpy>

		wrap_size = 0;
 8002006:	4b6b      	ldr	r3, [pc, #428]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8002008:	2200      	movs	r2, #0
 800200a:	801a      	strh	r2, [r3, #0]
 800200c:	e083      	b.n	8002116 <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 800200e:	4b68      	ldr	r3, [pc, #416]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 8002010:	881a      	ldrh	r2, [r3, #0]
 8002012:	4b66      	ldr	r3, [pc, #408]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	429a      	cmp	r2, r3
 8002018:	d942      	bls.n	80020a0 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 800201a:	4b64      	ldr	r3, [pc, #400]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d12f      	bne.n	8002082 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8002022:	4b63      	ldr	r3, [pc, #396]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800202a:	b29a      	uxth	r2, r3
 800202c:	4b61      	ldr	r3, [pc, #388]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 800202e:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8002030:	4b60      	ldr	r3, [pc, #384]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	2b36      	cmp	r3, #54	@ 0x36
 8002036:	d11e      	bne.n	8002076 <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8002038:	4b5d      	ldr	r3, [pc, #372]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b61      	ldr	r3, [pc, #388]	@ (80021c4 <uart_dma_rx_event_callback+0x258>)
 8002040:	4413      	add	r3, r2
 8002042:	4a61      	ldr	r2, [pc, #388]	@ (80021c8 <uart_dma_rx_event_callback+0x25c>)
 8002044:	461c      	mov	r4, r3
 8002046:	4616      	mov	r6, r2
 8002048:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800204c:	4635      	mov	r5, r6
 800204e:	4623      	mov	r3, r4
 8002050:	6818      	ldr	r0, [r3, #0]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800205a:	3410      	adds	r4, #16
 800205c:	3610      	adds	r6, #16
 800205e:	4564      	cmp	r4, ip
 8002060:	d1f4      	bne.n	800204c <uart_dma_rx_event_callback+0xe0>
 8002062:	4633      	mov	r3, r6
 8002064:	4622      	mov	r2, r4
 8002066:	6810      	ldr	r0, [r2, #0]
 8002068:	6018      	str	r0, [r3, #0]
 800206a:	8892      	ldrh	r2, [r2, #4]
 800206c:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 800206e:	4b51      	ldr	r3, [pc, #324]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8002070:	2200      	movs	r2, #0
 8002072:	801a      	strh	r2, [r3, #0]
 8002074:	e04f      	b.n	8002116 <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8002076:	4b55      	ldr	r3, [pc, #340]	@ (80021cc <uart_dma_rx_event_callback+0x260>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	3301      	adds	r3, #1
 800207c:	4a53      	ldr	r2, [pc, #332]	@ (80021cc <uart_dma_rx_event_callback+0x260>)
 800207e:	6013      	str	r3, [r2, #0]
					return;
 8002080:	e08f      	b.n	80021a2 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8002082:	4b4e      	ldr	r3, [pc, #312]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	3301      	adds	r3, #1
 8002088:	4a4c      	ldr	r2, [pc, #304]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 800208a:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 800208c:	4b49      	ldr	r3, [pc, #292]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 800208e:	2200      	movs	r2, #0
 8002090:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8002092:	2201      	movs	r2, #1
 8002094:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002098:	4849      	ldr	r0, [pc, #292]	@ (80021c0 <uart_dma_rx_event_callback+0x254>)
 800209a:	f001 f9ef 	bl	800347c <HAL_GPIO_WritePin>
				return;
 800209e:	e080      	b.n	80021a2 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80020a0:	4b42      	ldr	r3, [pc, #264]	@ (80021ac <uart_dma_rx_event_callback+0x240>)
 80020a2:	881a      	ldrh	r2, [r3, #0]
 80020a4:	4b42      	ldr	r3, [pc, #264]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	4b42      	ldr	r3, [pc, #264]	@ (80021b8 <uart_dma_rx_event_callback+0x24c>)
 80020ae:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 80020b0:	4b41      	ldr	r3, [pc, #260]	@ (80021b8 <uart_dma_rx_event_callback+0x24c>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	2b36      	cmp	r3, #54	@ 0x36
 80020b6:	d11b      	bne.n	80020f0 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80020b8:	4b3d      	ldr	r3, [pc, #244]	@ (80021b0 <uart_dma_rx_event_callback+0x244>)
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	4b41      	ldr	r3, [pc, #260]	@ (80021c4 <uart_dma_rx_event_callback+0x258>)
 80020c0:	4413      	add	r3, r2
 80020c2:	4a41      	ldr	r2, [pc, #260]	@ (80021c8 <uart_dma_rx_event_callback+0x25c>)
 80020c4:	461c      	mov	r4, r3
 80020c6:	4616      	mov	r6, r2
 80020c8:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80020cc:	4635      	mov	r5, r6
 80020ce:	4623      	mov	r3, r4
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	6859      	ldr	r1, [r3, #4]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020da:	3410      	adds	r4, #16
 80020dc:	3610      	adds	r6, #16
 80020de:	4564      	cmp	r4, ip
 80020e0:	d1f4      	bne.n	80020cc <uart_dma_rx_event_callback+0x160>
 80020e2:	4633      	mov	r3, r6
 80020e4:	4622      	mov	r2, r4
 80020e6:	6810      	ldr	r0, [r2, #0]
 80020e8:	6018      	str	r0, [r3, #0]
 80020ea:	8892      	ldrh	r2, [r2, #4]
 80020ec:	809a      	strh	r2, [r3, #4]
 80020ee:	e012      	b.n	8002116 <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 80020f0:	4b31      	ldr	r3, [pc, #196]	@ (80021b8 <uart_dma_rx_event_callback+0x24c>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d053      	beq.n	80021a0 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 80020f8:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	3301      	adds	r3, #1
 80020fe:	4a2f      	ldr	r2, [pc, #188]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 8002100:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8002102:	4b2c      	ldr	r3, [pc, #176]	@ (80021b4 <uart_dma_rx_event_callback+0x248>)
 8002104:	2200      	movs	r2, #0
 8002106:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8002108:	2201      	movs	r2, #1
 800210a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800210e:	482c      	ldr	r0, [pc, #176]	@ (80021c0 <uart_dma_rx_event_callback+0x254>)
 8002110:	f001 f9b4 	bl	800347c <HAL_GPIO_WritePin>
				return;
 8002114:	e045      	b.n	80021a2 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8002116:	4b2e      	ldr	r3, [pc, #184]	@ (80021d0 <uart_dma_rx_event_callback+0x264>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4619      	mov	r1, r3
 800211c:	482a      	ldr	r0, [pc, #168]	@ (80021c8 <uart_dma_rx_event_callback+0x25c>)
 800211e:	f000 f9c7 	bl	80024b0 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8002122:	4b2b      	ldr	r3, [pc, #172]	@ (80021d0 <uart_dma_rx_event_callback+0x264>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f8ce 	bl	80022c8 <validate_packet>
 800212c:	4603      	mov	r3, r0
 800212e:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d018      	beq.n	8002168 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8002136:	4b26      	ldr	r3, [pc, #152]	@ (80021d0 <uart_dma_rx_event_callback+0x264>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800213c:	4b25      	ldr	r3, [pc, #148]	@ (80021d4 <uart_dma_rx_event_callback+0x268>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a23      	ldr	r2, [pc, #140]	@ (80021d0 <uart_dma_rx_event_callback+0x264>)
 8002142:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8002144:	4a23      	ldr	r2, [pc, #140]	@ (80021d4 <uart_dma_rx_event_callback+0x268>)
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 800214a:	4b23      	ldr	r3, [pc, #140]	@ (80021d8 <uart_dma_rx_event_callback+0x26c>)
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8002150:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <uart_dma_rx_event_callback+0x270>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	3301      	adds	r3, #1
 8002156:	4a21      	ldr	r2, [pc, #132]	@ (80021dc <uart_dma_rx_event_callback+0x270>)
 8002158:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002160:	4817      	ldr	r0, [pc, #92]	@ (80021c0 <uart_dma_rx_event_callback+0x254>)
 8002162:	f001 f98b 	bl	800347c <HAL_GPIO_WritePin>
 8002166:	e00a      	b.n	800217e <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8002168:	4b1d      	ldr	r3, [pc, #116]	@ (80021e0 <uart_dma_rx_event_callback+0x274>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	3301      	adds	r3, #1
 800216e:	4a1c      	ldr	r2, [pc, #112]	@ (80021e0 <uart_dma_rx_event_callback+0x274>)
 8002170:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8002172:	2201      	movs	r2, #1
 8002174:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002178:	4811      	ldr	r0, [pc, #68]	@ (80021c0 <uart_dma_rx_event_callback+0x254>)
 800217a:	f001 f97f 	bl	800347c <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 800217e:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <uart_dma_rx_event_callback+0x23c>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <uart_dma_rx_event_callback+0x260>)
 8002184:	6819      	ldr	r1, [r3, #0]
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <uart_dma_rx_event_callback+0x270>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4419      	add	r1, r3
 800218c:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <uart_dma_rx_event_callback+0x250>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4419      	add	r1, r3
 8002192:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <uart_dma_rx_event_callback+0x274>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	440b      	add	r3, r1
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <uart_dma_rx_event_callback+0x278>)
 800219c:	6013      	str	r3, [r2, #0]
 800219e:	e000      	b.n	80021a2 <uart_dma_rx_event_callback+0x236>
				return;
 80021a0:	bf00      	nop
}
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a8:	20004ccc 	.word	0x20004ccc
 80021ac:	20004cc6 	.word	0x20004cc6
 80021b0:	20004cc4 	.word	0x20004cc4
 80021b4:	20004cca 	.word	0x20004cca
 80021b8:	20004cc8 	.word	0x20004cc8
 80021bc:	20004cd8 	.word	0x20004cd8
 80021c0:	40020800 	.word	0x40020800
 80021c4:	200016c4 	.word	0x200016c4
 80021c8:	2000168c 	.word	0x2000168c
 80021cc:	20004cd0 	.word	0x20004cd0
 80021d0:	20000028 	.word	0x20000028
 80021d4:	2000002c 	.word	0x2000002c
 80021d8:	2000168a 	.word	0x2000168a
 80021dc:	20004cd4 	.word	0x20004cd4
 80021e0:	20004cdc 	.word	0x20004cdc
 80021e4:	20004ce0 	.word	0x20004ce0

080021e8 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 80021ec:	4809      	ldr	r0, [pc, #36]	@ (8002214 <uart_dma_error_callback+0x2c>)
 80021ee:	f005 fd5e 	bl	8007cae <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 80021f2:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80021f6:	4908      	ldr	r1, [pc, #32]	@ (8002218 <uart_dma_error_callback+0x30>)
 80021f8:	4806      	ldr	r0, [pc, #24]	@ (8002214 <uart_dma_error_callback+0x2c>)
 80021fa:	f005 fcfb 	bl	8007bf4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80021fe:	4b07      	ldr	r3, [pc, #28]	@ (800221c <uart_dma_error_callback+0x34>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4b05      	ldr	r3, [pc, #20]	@ (800221c <uart_dma_error_callback+0x34>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0208 	bic.w	r2, r2, #8
 800220c:	601a      	str	r2, [r3, #0]
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000b48 	.word	0x20000b48
 8002218:	200016c4 	.word	0x200016c4
 800221c:	20000b90 	.word	0x20000b90

08002220 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
	return data_ready;
 8002224:	4b03      	ldr	r3, [pc, #12]	@ (8002234 <uart_dma_is_data_ready+0x14>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	2000168a 	.word	0x2000168a

08002238 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
	data_ready = 0;
 800223c:	4b03      	ldr	r3, [pc, #12]	@ (800224c <uart_dma_reset_data_ready+0x14>)
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]
}
 8002242:	bf00      	nop
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	2000168a 	.word	0x2000168a

08002250 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
	return read_packet;
 8002254:	4b03      	ldr	r3, [pc, #12]	@ (8002264 <uart_dma_get_latest_packet+0x14>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	2000002c 	.word	0x2000002c

08002268 <calculate_crc32>:
#define PRESSURE_SCALER 0.01f
#define TEMPERATURE_SCALER 0.01f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b0a0      	sub	sp, #128	@ 0x80
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	3303      	adds	r3, #3
 8002276:	f023 0303 	bic.w	r3, r3, #3
 800227a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 800227c:	236c      	movs	r3, #108	@ 0x6c
 800227e:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8002280:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002282:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002284:	429a      	cmp	r2, r3
 8002286:	d901      	bls.n	800228c <calculate_crc32+0x24>
 8002288:	2300      	movs	r3, #0
 800228a:	e016      	b.n	80022ba <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002292:	2100      	movs	r1, #0
 8002294:	4618      	mov	r0, r3
 8002296:	f011 fcd1 	bl	8013c3c <memset>
    memcpy(buffer, data, len);
 800229a:	f107 030c 	add.w	r3, r7, #12
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f011 fcfc 	bl	8013ca0 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80022a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022aa:	089a      	lsrs	r2, r3, #2
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	4619      	mov	r1, r3
 80022b2:	4804      	ldr	r0, [pc, #16]	@ (80022c4 <calculate_crc32+0x5c>)
 80022b4:	f000 faf7 	bl	80028a6 <HAL_CRC_Calculate>
 80022b8:	4603      	mov	r3, r0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3780      	adds	r7, #128	@ 0x80
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000a04 	.word	0x20000a04

080022c8 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80022da:	4293      	cmp	r3, r2
 80022dc:	d001      	beq.n	80022e2 <validate_packet+0x1a>
 80022de:	2300      	movs	r3, #0
 80022e0:	e00f      	b.n	8002302 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3302      	adds	r3, #2
 80022e6:	2130      	movs	r1, #48	@ 0x30
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ffbd 	bl	8002268 <calculate_crc32>
 80022ee:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	bf0c      	ite	eq
 80022fc:	2301      	moveq	r3, #1
 80022fe:	2300      	movne	r3, #0
 8002300:	b2db      	uxtb	r3, r3
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	680a      	ldr	r2, [r1, #0]
 800231a:	684b      	ldr	r3, [r1, #4]
 800231c:	6839      	ldr	r1, [r7, #0]
 800231e:	600a      	str	r2, [r1, #0]
 8002320:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8002328:	f8d1 301e 	ldr.w	r3, [r1, #30]
 800232c:	4610      	mov	r0, r2
 800232e:	4619      	mov	r1, r3
 8002330:	f7fe fcce 	bl	8000cd0 <__aeabi_ul2f>
 8002334:	ee07 0a10 	vmov	s14, r0
 8002338:	eddf 7a57 	vldr	s15, [pc, #348]	@ 8002498 <process_raw_sensor_data+0x18c>
 800233c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	ee17 2a90 	vmov	r2, s15
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 800234e:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fcc3 	bl	8000ce0 <__aeabi_l2f>
 800235a:	ee07 0a10 	vmov	s14, r0
 800235e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8002498 <process_raw_sensor_data+0x18c>
 8002362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	ee17 2a90 	vmov	r2, s15
 800236c:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	895b      	ldrh	r3, [r3, #10]
 8002372:	b29b      	uxth	r3, r3
 8002374:	b21b      	sxth	r3, r3
 8002376:	ee07 3a90 	vmov	s15, r3
 800237a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800237e:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002498 <process_raw_sensor_data+0x18c>
 8002382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	ee17 2a90 	vmov	r2, s15
 800238c:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	8a1b      	ldrh	r3, [r3, #16]
 8002392:	b29b      	uxth	r3, r3
 8002394:	b21b      	sxth	r3, r3
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800239e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800249c <process_raw_sensor_data+0x190>
 80023a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	ee17 2a90 	vmov	r2, s15
 80023ac:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	8adb      	ldrh	r3, [r3, #22]
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	ee07 3a90 	vmov	s15, r3
 80023ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023be:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80024a0 <process_raw_sensor_data+0x194>
 80023c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	ee17 2a90 	vmov	r2, s15
 80023cc:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	891b      	ldrh	r3, [r3, #8]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	ee07 3a90 	vmov	s15, r3
 80023da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023de:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002498 <process_raw_sensor_data+0x18c>
 80023e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	ee17 2a90 	vmov	r2, s15
 80023ec:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	89db      	ldrh	r3, [r3, #14]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	b21b      	sxth	r3, r3
 80023f6:	ee07 3a90 	vmov	s15, r3
 80023fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023fe:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800249c <process_raw_sensor_data+0x190>
 8002402:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	ee17 2a90 	vmov	r2, s15
 800240c:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	8a9b      	ldrh	r3, [r3, #20]
 8002412:	b29b      	uxth	r3, r3
 8002414:	b21b      	sxth	r3, r3
 8002416:	ee07 3a90 	vmov	s15, r3
 800241a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800241e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80024a0 <process_raw_sensor_data+0x194>
 8002422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	ee17 2a90 	vmov	r2, s15
 800242c:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	899b      	ldrh	r3, [r3, #12]
 8002432:	b29b      	uxth	r3, r3
 8002434:	b21b      	sxth	r3, r3
 8002436:	ee07 3a90 	vmov	s15, r3
 800243a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800243e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80024a4 <process_raw_sensor_data+0x198>
 8002442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	ee17 2a90 	vmov	r2, s15
 800244c:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	8a5b      	ldrh	r3, [r3, #18]
 8002452:	b29b      	uxth	r3, r3
 8002454:	b21b      	sxth	r3, r3
 8002456:	ee07 3a90 	vmov	s15, r3
 800245a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800245e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80024a8 <process_raw_sensor_data+0x19c>
 8002462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	ee17 2a90 	vmov	r2, s15
 800246c:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	8b1b      	ldrh	r3, [r3, #24]
 8002472:	b29b      	uxth	r3, r3
 8002474:	b21b      	sxth	r3, r3
 8002476:	ee07 3a90 	vmov	s15, r3
 800247a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800247e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80024ac <process_raw_sensor_data+0x1a0>
 8002482:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	ee17 2a90 	vmov	r2, s15
 800248c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	3c23d70a 	.word	0x3c23d70a
 800249c:	3a91a2b4 	.word	0x3a91a2b4
 80024a0:	3d800000 	.word	0x3d800000
 80024a4:	bc23d70a 	.word	0xbc23d70a
 80024a8:	ba91a2b4 	.word	0xba91a2b4
 80024ac:	bd800000 	.word	0xbd800000

080024b0 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 80024ba:	2236      	movs	r2, #54	@ 0x36
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	6838      	ldr	r0, [r7, #0]
 80024c0:	f011 fbee 	bl	8013ca0 <memcpy>
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002504 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024d0:	f7ff fd22 	bl	8001f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024d4:	480c      	ldr	r0, [pc, #48]	@ (8002508 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024d6:	490d      	ldr	r1, [pc, #52]	@ (800250c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002510 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024dc:	e002      	b.n	80024e4 <LoopCopyDataInit>

080024de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024e2:	3304      	adds	r3, #4

080024e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024e8:	d3f9      	bcc.n	80024de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002514 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002518 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024f0:	e001      	b.n	80024f6 <LoopFillZerobss>

080024f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f4:	3204      	adds	r2, #4

080024f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024f8:	d3fb      	bcc.n	80024f2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80024fa:	f011 fbad 	bl	8013c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024fe:	f7fe fe8b 	bl	8001218 <main>
  bx  lr    
 8002502:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002504:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800250c:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8002510:	08015d28 	.word	0x08015d28
  ldr r2, =_sbss
 8002514:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8002518:	20006a18 	.word	0x20006a18

0800251c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800251c:	e7fe      	b.n	800251c <ADC_IRQHandler>
	...

08002520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002524:	4b0e      	ldr	r3, [pc, #56]	@ (8002560 <HAL_Init+0x40>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0d      	ldr	r2, [pc, #52]	@ (8002560 <HAL_Init+0x40>)
 800252a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800252e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002530:	4b0b      	ldr	r3, [pc, #44]	@ (8002560 <HAL_Init+0x40>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a0a      	ldr	r2, [pc, #40]	@ (8002560 <HAL_Init+0x40>)
 8002536:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800253a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800253c:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a07      	ldr	r2, [pc, #28]	@ (8002560 <HAL_Init+0x40>)
 8002542:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002548:	2003      	movs	r0, #3
 800254a:	f000 f94f 	bl	80027ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800254e:	200f      	movs	r0, #15
 8002550:	f000 f808 	bl	8002564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002554:	f7ff fa8e 	bl	8001a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40023c00 	.word	0x40023c00

08002564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_InitTick+0x54>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4b12      	ldr	r3, [pc, #72]	@ (80025bc <HAL_InitTick+0x58>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4619      	mov	r1, r3
 8002576:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800257a:	fbb3 f3f1 	udiv	r3, r3, r1
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	4618      	mov	r0, r3
 8002584:	f000 f967 	bl	8002856 <HAL_SYSTICK_Config>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e00e      	b.n	80025b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b0f      	cmp	r3, #15
 8002596:	d80a      	bhi.n	80025ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002598:	2200      	movs	r2, #0
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f000 f92f 	bl	8002802 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025a4:	4a06      	ldr	r2, [pc, #24]	@ (80025c0 <HAL_InitTick+0x5c>)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	e000      	b.n	80025b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000024 	.word	0x20000024
 80025bc:	20000034 	.word	0x20000034
 80025c0:	20000030 	.word	0x20000030

080025c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_IncTick+0x20>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <HAL_IncTick+0x24>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4413      	add	r3, r2
 80025d4:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <HAL_IncTick+0x24>)
 80025d6:	6013      	str	r3, [r2, #0]
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	20000034 	.word	0x20000034
 80025e8:	20004ce4 	.word	0x20004ce4

080025ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return uwTick;
 80025f0:	4b03      	ldr	r3, [pc, #12]	@ (8002600 <HAL_GetTick+0x14>)
 80025f2:	681b      	ldr	r3, [r3, #0]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	20004ce4 	.word	0x20004ce4

08002604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800260c:	f7ff ffee 	bl	80025ec <HAL_GetTick>
 8002610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261c:	d005      	beq.n	800262a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800261e:	4b0a      	ldr	r3, [pc, #40]	@ (8002648 <HAL_Delay+0x44>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	461a      	mov	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4413      	add	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800262a:	bf00      	nop
 800262c:	f7ff ffde 	bl	80025ec <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	429a      	cmp	r2, r3
 800263a:	d8f7      	bhi.n	800262c <HAL_Delay+0x28>
  {
  }
}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20000034 	.word	0x20000034

0800264c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800265c:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <__NVIC_SetPriorityGrouping+0x44>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002668:	4013      	ands	r3, r2
 800266a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002674:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800267c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800267e:	4a04      	ldr	r2, [pc, #16]	@ (8002690 <__NVIC_SetPriorityGrouping+0x44>)
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	60d3      	str	r3, [r2, #12]
}
 8002684:	bf00      	nop
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002698:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <__NVIC_GetPriorityGrouping+0x18>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	0a1b      	lsrs	r3, r3, #8
 800269e:	f003 0307 	and.w	r3, r3, #7
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	db0b      	blt.n	80026da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	f003 021f 	and.w	r2, r3, #31
 80026c8:	4907      	ldr	r1, [pc, #28]	@ (80026e8 <__NVIC_EnableIRQ+0x38>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	2001      	movs	r0, #1
 80026d2:	fa00 f202 	lsl.w	r2, r0, r2
 80026d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000e100 	.word	0xe000e100

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	@ (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	@ (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	@ 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b8:	d301      	bcc.n	80027be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00f      	b.n	80027de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027be:	4a0a      	ldr	r2, [pc, #40]	@ (80027e8 <SysTick_Config+0x40>)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c6:	210f      	movs	r1, #15
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f7ff ff8e 	bl	80026ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d0:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <SysTick_Config+0x40>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d6:	4b04      	ldr	r3, [pc, #16]	@ (80027e8 <SysTick_Config+0x40>)
 80027d8:	2207      	movs	r2, #7
 80027da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	e000e010 	.word	0xe000e010

080027ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f7ff ff29 	bl	800264c <__NVIC_SetPriorityGrouping>
}
 80027fa:	bf00      	nop
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002802:	b580      	push	{r7, lr}
 8002804:	b086      	sub	sp, #24
 8002806:	af00      	add	r7, sp, #0
 8002808:	4603      	mov	r3, r0
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002814:	f7ff ff3e 	bl	8002694 <__NVIC_GetPriorityGrouping>
 8002818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f7ff ff8e 	bl	8002740 <NVIC_EncodePriority>
 8002824:	4602      	mov	r2, r0
 8002826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff5d 	bl	80026ec <__NVIC_SetPriority>
}
 8002832:	bf00      	nop
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff31 	bl	80026b0 <__NVIC_EnableIRQ>
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ffa2 	bl	80027a8 <SysTick_Config>
 8002864:	4603      	mov	r3, r0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e00e      	b.n	800289e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	795b      	ldrb	r3, [r3, #5]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d105      	bne.n	8002896 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7ff f917 	bl	8001ac4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b087      	sub	sp, #28
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2202      	movs	r2, #2
 80028ba:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0201 	orr.w	r2, r2, #1
 80028ca:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	e00a      	b.n	80028e8 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	441a      	add	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	3301      	adds	r3, #1
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d3f0      	bcc.n	80028d2 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2201      	movs	r2, #1
 80028fc:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80028fe:	693b      	ldr	r3, [r7, #16]
}
 8002900:	4618      	mov	r0, r3
 8002902:	371c      	adds	r7, #28
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002918:	f7ff fe68 	bl	80025ec <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e099      	b.n	8002a5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0201 	bic.w	r2, r2, #1
 8002946:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002948:	e00f      	b.n	800296a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800294a:	f7ff fe4f 	bl	80025ec <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b05      	cmp	r3, #5
 8002956:	d908      	bls.n	800296a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2220      	movs	r2, #32
 800295c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2203      	movs	r2, #3
 8002962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e078      	b.n	8002a5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1e8      	bne.n	800294a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	4b38      	ldr	r3, [pc, #224]	@ (8002a64 <HAL_DMA_Init+0x158>)
 8002984:	4013      	ands	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002996:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d107      	bne.n	80029d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	4313      	orrs	r3, r2
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	f023 0307 	bic.w	r3, r3, #7
 80029ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	d117      	bne.n	8002a2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00e      	beq.n	8002a2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 fb1b 	bl	800304c <DMA_CheckFifoParam>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d008      	beq.n	8002a2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2240      	movs	r2, #64	@ 0x40
 8002a20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e016      	b.n	8002a5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fad2 	bl	8002fe0 <DMA_CalcBaseAndBitshift>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a44:	223f      	movs	r2, #63	@ 0x3f
 8002a46:	409a      	lsls	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	f010803f 	.word	0xf010803f

08002a68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
 8002a74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_DMA_Start_IT+0x26>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e040      	b.n	8002b10 <HAL_DMA_Start_IT+0xa8>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d12f      	bne.n	8002b02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 fa64 	bl	8002f84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	223f      	movs	r2, #63	@ 0x3f
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0216 	orr.w	r2, r2, #22
 8002ad6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d007      	beq.n	8002af0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0208 	orr.w	r2, r2, #8
 8002aee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	e005      	b.n	8002b0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b26:	f7ff fd61 	bl	80025ec <HAL_GetTick>
 8002b2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d008      	beq.n	8002b4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2280      	movs	r2, #128	@ 0x80
 8002b3c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e052      	b.n	8002bf0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0216 	bic.w	r2, r2, #22
 8002b58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <HAL_DMA_Abort+0x62>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0208 	bic.w	r2, r2, #8
 8002b88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0201 	bic.w	r2, r2, #1
 8002b98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b9a:	e013      	b.n	8002bc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b9c:	f7ff fd26 	bl	80025ec <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b05      	cmp	r3, #5
 8002ba8:	d90c      	bls.n	8002bc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2220      	movs	r2, #32
 8002bae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e015      	b.n	8002bf0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1e4      	bne.n	8002b9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd6:	223f      	movs	r2, #63	@ 0x3f
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d004      	beq.n	8002c16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2280      	movs	r2, #128	@ 0x80
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e00c      	b.n	8002c30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2205      	movs	r2, #5
 8002c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c48:	4b8e      	ldr	r3, [pc, #568]	@ (8002e84 <HAL_DMA_IRQHandler+0x248>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a8e      	ldr	r2, [pc, #568]	@ (8002e88 <HAL_DMA_IRQHandler+0x24c>)
 8002c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c52:	0a9b      	lsrs	r3, r3, #10
 8002c54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c66:	2208      	movs	r2, #8
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d01a      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d013      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 0204 	bic.w	r2, r2, #4
 8002c8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c94:	2208      	movs	r2, #8
 8002c96:	409a      	lsls	r2, r3
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca0:	f043 0201 	orr.w	r2, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cac:	2201      	movs	r2, #1
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d012      	beq.n	8002cde <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00b      	beq.n	8002cde <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	2201      	movs	r2, #1
 8002ccc:	409a      	lsls	r2, r3
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd6:	f043 0202 	orr.w	r2, r3, #2
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce2:	2204      	movs	r2, #4
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d012      	beq.n	8002d14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00b      	beq.n	8002d14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d00:	2204      	movs	r2, #4
 8002d02:	409a      	lsls	r2, r3
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	f043 0204 	orr.w	r2, r3, #4
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	2210      	movs	r2, #16
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d043      	beq.n	8002dac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d03c      	beq.n	8002dac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d36:	2210      	movs	r2, #16
 8002d38:	409a      	lsls	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d018      	beq.n	8002d7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d108      	bne.n	8002d6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d024      	beq.n	8002dac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	4798      	blx	r3
 8002d6a:	e01f      	b.n	8002dac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01b      	beq.n	8002dac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	4798      	blx	r3
 8002d7c:	e016      	b.n	8002dac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d107      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0208 	bic.w	r2, r2, #8
 8002d9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d003      	beq.n	8002dac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db0:	2220      	movs	r2, #32
 8002db2:	409a      	lsls	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 808f 	beq.w	8002edc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0310 	and.w	r3, r3, #16
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 8087 	beq.w	8002edc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	409a      	lsls	r2, r3
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b05      	cmp	r3, #5
 8002de4:	d136      	bne.n	8002e54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0216 	bic.w	r2, r2, #22
 8002df4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	695a      	ldr	r2, [r3, #20]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d103      	bne.n	8002e16 <HAL_DMA_IRQHandler+0x1da>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d007      	beq.n	8002e26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0208 	bic.w	r2, r2, #8
 8002e24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2a:	223f      	movs	r2, #63	@ 0x3f
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d07e      	beq.n	8002f48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	4798      	blx	r3
        }
        return;
 8002e52:	e079      	b.n	8002f48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d01d      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10d      	bne.n	8002e8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d031      	beq.n	8002edc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	4798      	blx	r3
 8002e80:	e02c      	b.n	8002edc <HAL_DMA_IRQHandler+0x2a0>
 8002e82:	bf00      	nop
 8002e84:	20000024 	.word	0x20000024
 8002e88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d023      	beq.n	8002edc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	4798      	blx	r3
 8002e9c:	e01e      	b.n	8002edc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10f      	bne.n	8002ecc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0210 	bic.w	r2, r2, #16
 8002eba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d032      	beq.n	8002f4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d022      	beq.n	8002f36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2205      	movs	r2, #5
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	60bb      	str	r3, [r7, #8]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d307      	bcc.n	8002f24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f2      	bne.n	8002f08 <HAL_DMA_IRQHandler+0x2cc>
 8002f22:	e000      	b.n	8002f26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d005      	beq.n	8002f4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	4798      	blx	r3
 8002f46:	e000      	b.n	8002f4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f48:	bf00      	nop
    }
  }
}
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f5e:	b2db      	uxtb	r3, r3
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fa0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b40      	cmp	r3, #64	@ 0x40
 8002fb0:	d108      	bne.n	8002fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fc2:	e007      	b.n	8002fd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68ba      	ldr	r2, [r7, #8]
 8002fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	60da      	str	r2, [r3, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	3b10      	subs	r3, #16
 8002ff0:	4a14      	ldr	r2, [pc, #80]	@ (8003044 <DMA_CalcBaseAndBitshift+0x64>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ffa:	4a13      	ldr	r2, [pc, #76]	@ (8003048 <DMA_CalcBaseAndBitshift+0x68>)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4413      	add	r3, r2
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2b03      	cmp	r3, #3
 800300c:	d909      	bls.n	8003022 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003016:	f023 0303 	bic.w	r3, r3, #3
 800301a:	1d1a      	adds	r2, r3, #4
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003020:	e007      	b.n	8003032 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800302a:	f023 0303 	bic.w	r3, r3, #3
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	aaaaaaab 	.word	0xaaaaaaab
 8003048:	08015880 	.word	0x08015880

0800304c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d11f      	bne.n	80030a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d856      	bhi.n	800311a <DMA_CheckFifoParam+0xce>
 800306c:	a201      	add	r2, pc, #4	@ (adr r2, 8003074 <DMA_CheckFifoParam+0x28>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	08003085 	.word	0x08003085
 8003078:	08003097 	.word	0x08003097
 800307c:	08003085 	.word	0x08003085
 8003080:	0800311b 	.word	0x0800311b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003088:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d046      	beq.n	800311e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003094:	e043      	b.n	800311e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800309e:	d140      	bne.n	8003122 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a4:	e03d      	b.n	8003122 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ae:	d121      	bne.n	80030f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d837      	bhi.n	8003126 <DMA_CheckFifoParam+0xda>
 80030b6:	a201      	add	r2, pc, #4	@ (adr r2, 80030bc <DMA_CheckFifoParam+0x70>)
 80030b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030bc:	080030cd 	.word	0x080030cd
 80030c0:	080030d3 	.word	0x080030d3
 80030c4:	080030cd 	.word	0x080030cd
 80030c8:	080030e5 	.word	0x080030e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	73fb      	strb	r3, [r7, #15]
      break;
 80030d0:	e030      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d025      	beq.n	800312a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e2:	e022      	b.n	800312a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030ec:	d11f      	bne.n	800312e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030f2:	e01c      	b.n	800312e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d903      	bls.n	8003102 <DMA_CheckFifoParam+0xb6>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d003      	beq.n	8003108 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003100:	e018      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
      break;
 8003106:	e015      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00e      	beq.n	8003132 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
      break;
 8003118:	e00b      	b.n	8003132 <DMA_CheckFifoParam+0xe6>
      break;
 800311a:	bf00      	nop
 800311c:	e00a      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 800311e:	bf00      	nop
 8003120:	e008      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003122:	bf00      	nop
 8003124:	e006      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003126:	bf00      	nop
 8003128:	e004      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 800312a:	bf00      	nop
 800312c:	e002      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;   
 800312e:	bf00      	nop
 8003130:	e000      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003132:	bf00      	nop
    }
  } 
  
  return status; 
 8003134:	7bfb      	ldrb	r3, [r7, #15]
}
 8003136:	4618      	mov	r0, r3
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop

08003144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	@ 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800315a:	2300      	movs	r3, #0
 800315c:	61fb      	str	r3, [r7, #28]
 800315e:	e16b      	b.n	8003438 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003160:	2201      	movs	r2, #1
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	4013      	ands	r3, r2
 8003172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	429a      	cmp	r2, r3
 800317a:	f040 815a 	bne.w	8003432 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d005      	beq.n	8003196 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003192:	2b02      	cmp	r3, #2
 8003194:	d130      	bne.n	80031f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	2203      	movs	r2, #3
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4013      	ands	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f003 0201 	and.w	r2, r3, #1
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f003 0303 	and.w	r3, r3, #3
 8003200:	2b03      	cmp	r3, #3
 8003202:	d017      	beq.n	8003234 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	2203      	movs	r2, #3
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d123      	bne.n	8003288 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	08da      	lsrs	r2, r3, #3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3208      	adds	r2, #8
 8003248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800324c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	220f      	movs	r2, #15
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	43db      	mvns	r3, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4013      	ands	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	691a      	ldr	r2, [r3, #16]
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4313      	orrs	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	08da      	lsrs	r2, r3, #3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3208      	adds	r2, #8
 8003282:	69b9      	ldr	r1, [r7, #24]
 8003284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	2203      	movs	r2, #3
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 0203 	and.w	r2, r3, #3
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 80b4 	beq.w	8003432 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b60      	ldr	r3, [pc, #384]	@ (8003450 <HAL_GPIO_Init+0x30c>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d2:	4a5f      	ldr	r2, [pc, #380]	@ (8003450 <HAL_GPIO_Init+0x30c>)
 80032d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032da:	4b5d      	ldr	r3, [pc, #372]	@ (8003450 <HAL_GPIO_Init+0x30c>)
 80032dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003454 <HAL_GPIO_Init+0x310>)
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	089b      	lsrs	r3, r3, #2
 80032ec:	3302      	adds	r3, #2
 80032ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	220f      	movs	r2, #15
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a52      	ldr	r2, [pc, #328]	@ (8003458 <HAL_GPIO_Init+0x314>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d02b      	beq.n	800336a <HAL_GPIO_Init+0x226>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a51      	ldr	r2, [pc, #324]	@ (800345c <HAL_GPIO_Init+0x318>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d025      	beq.n	8003366 <HAL_GPIO_Init+0x222>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a50      	ldr	r2, [pc, #320]	@ (8003460 <HAL_GPIO_Init+0x31c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d01f      	beq.n	8003362 <HAL_GPIO_Init+0x21e>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4f      	ldr	r2, [pc, #316]	@ (8003464 <HAL_GPIO_Init+0x320>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d019      	beq.n	800335e <HAL_GPIO_Init+0x21a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4e      	ldr	r2, [pc, #312]	@ (8003468 <HAL_GPIO_Init+0x324>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0x216>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4d      	ldr	r2, [pc, #308]	@ (800346c <HAL_GPIO_Init+0x328>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00d      	beq.n	8003356 <HAL_GPIO_Init+0x212>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4c      	ldr	r2, [pc, #304]	@ (8003470 <HAL_GPIO_Init+0x32c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <HAL_GPIO_Init+0x20e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4b      	ldr	r2, [pc, #300]	@ (8003474 <HAL_GPIO_Init+0x330>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_GPIO_Init+0x20a>
 800334a:	2307      	movs	r3, #7
 800334c:	e00e      	b.n	800336c <HAL_GPIO_Init+0x228>
 800334e:	2308      	movs	r3, #8
 8003350:	e00c      	b.n	800336c <HAL_GPIO_Init+0x228>
 8003352:	2306      	movs	r3, #6
 8003354:	e00a      	b.n	800336c <HAL_GPIO_Init+0x228>
 8003356:	2305      	movs	r3, #5
 8003358:	e008      	b.n	800336c <HAL_GPIO_Init+0x228>
 800335a:	2304      	movs	r3, #4
 800335c:	e006      	b.n	800336c <HAL_GPIO_Init+0x228>
 800335e:	2303      	movs	r3, #3
 8003360:	e004      	b.n	800336c <HAL_GPIO_Init+0x228>
 8003362:	2302      	movs	r3, #2
 8003364:	e002      	b.n	800336c <HAL_GPIO_Init+0x228>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_GPIO_Init+0x228>
 800336a:	2300      	movs	r3, #0
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	f002 0203 	and.w	r2, r2, #3
 8003372:	0092      	lsls	r2, r2, #2
 8003374:	4093      	lsls	r3, r2
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800337c:	4935      	ldr	r1, [pc, #212]	@ (8003454 <HAL_GPIO_Init+0x310>)
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	089b      	lsrs	r3, r3, #2
 8003382:	3302      	adds	r3, #2
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800338a:	4b3b      	ldr	r3, [pc, #236]	@ (8003478 <HAL_GPIO_Init+0x334>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	43db      	mvns	r3, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4013      	ands	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ae:	4a32      	ldr	r2, [pc, #200]	@ (8003478 <HAL_GPIO_Init+0x334>)
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033b4:	4b30      	ldr	r3, [pc, #192]	@ (8003478 <HAL_GPIO_Init+0x334>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033d8:	4a27      	ldr	r2, [pc, #156]	@ (8003478 <HAL_GPIO_Init+0x334>)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033de:	4b26      	ldr	r3, [pc, #152]	@ (8003478 <HAL_GPIO_Init+0x334>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	43db      	mvns	r3, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4013      	ands	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003402:	4a1d      	ldr	r2, [pc, #116]	@ (8003478 <HAL_GPIO_Init+0x334>)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003408:	4b1b      	ldr	r3, [pc, #108]	@ (8003478 <HAL_GPIO_Init+0x334>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	43db      	mvns	r3, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4013      	ands	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800342c:	4a12      	ldr	r2, [pc, #72]	@ (8003478 <HAL_GPIO_Init+0x334>)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	3301      	adds	r3, #1
 8003436:	61fb      	str	r3, [r7, #28]
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	2b0f      	cmp	r3, #15
 800343c:	f67f ae90 	bls.w	8003160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	3724      	adds	r7, #36	@ 0x24
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	40023800 	.word	0x40023800
 8003454:	40013800 	.word	0x40013800
 8003458:	40020000 	.word	0x40020000
 800345c:	40020400 	.word	0x40020400
 8003460:	40020800 	.word	0x40020800
 8003464:	40020c00 	.word	0x40020c00
 8003468:	40021000 	.word	0x40021000
 800346c:	40021400 	.word	0x40021400
 8003470:	40021800 	.word	0x40021800
 8003474:	40021c00 	.word	0x40021c00
 8003478:	40013c00 	.word	0x40013c00

0800347c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	807b      	strh	r3, [r7, #2]
 8003488:	4613      	mov	r3, r2
 800348a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800348c:	787b      	ldrb	r3, [r7, #1]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003492:	887a      	ldrh	r2, [r7, #2]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003498:	e003      	b.n	80034a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800349a:	887b      	ldrh	r3, [r7, #2]
 800349c:	041a      	lsls	r2, r3, #16
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	619a      	str	r2, [r3, #24]
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
	...

080034b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e12b      	b.n	800371a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7fe fb16 	bl	8001b08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2224      	movs	r2, #36	@ 0x24
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0201 	bic.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003502:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003512:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003514:	f003 fb88 	bl	8006c28 <HAL_RCC_GetPCLK1Freq>
 8003518:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	4a81      	ldr	r2, [pc, #516]	@ (8003724 <HAL_I2C_Init+0x274>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d807      	bhi.n	8003534 <HAL_I2C_Init+0x84>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4a80      	ldr	r2, [pc, #512]	@ (8003728 <HAL_I2C_Init+0x278>)
 8003528:	4293      	cmp	r3, r2
 800352a:	bf94      	ite	ls
 800352c:	2301      	movls	r3, #1
 800352e:	2300      	movhi	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	e006      	b.n	8003542 <HAL_I2C_Init+0x92>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4a7d      	ldr	r2, [pc, #500]	@ (800372c <HAL_I2C_Init+0x27c>)
 8003538:	4293      	cmp	r3, r2
 800353a:	bf94      	ite	ls
 800353c:	2301      	movls	r3, #1
 800353e:	2300      	movhi	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e0e7      	b.n	800371a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	4a78      	ldr	r2, [pc, #480]	@ (8003730 <HAL_I2C_Init+0x280>)
 800354e:	fba2 2303 	umull	r2, r3, r2, r3
 8003552:	0c9b      	lsrs	r3, r3, #18
 8003554:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	430a      	orrs	r2, r1
 8003568:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	4a6a      	ldr	r2, [pc, #424]	@ (8003724 <HAL_I2C_Init+0x274>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d802      	bhi.n	8003584 <HAL_I2C_Init+0xd4>
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	3301      	adds	r3, #1
 8003582:	e009      	b.n	8003598 <HAL_I2C_Init+0xe8>
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800358a:	fb02 f303 	mul.w	r3, r2, r3
 800358e:	4a69      	ldr	r2, [pc, #420]	@ (8003734 <HAL_I2C_Init+0x284>)
 8003590:	fba2 2303 	umull	r2, r3, r2, r3
 8003594:	099b      	lsrs	r3, r3, #6
 8003596:	3301      	adds	r3, #1
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6812      	ldr	r2, [r2, #0]
 800359c:	430b      	orrs	r3, r1
 800359e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	495c      	ldr	r1, [pc, #368]	@ (8003724 <HAL_I2C_Init+0x274>)
 80035b4:	428b      	cmp	r3, r1
 80035b6:	d819      	bhi.n	80035ec <HAL_I2C_Init+0x13c>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e59      	subs	r1, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c6:	1c59      	adds	r1, r3, #1
 80035c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035cc:	400b      	ands	r3, r1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_I2C_Init+0x138>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1e59      	subs	r1, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80035e0:	3301      	adds	r3, #1
 80035e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e6:	e051      	b.n	800368c <HAL_I2C_Init+0x1dc>
 80035e8:	2304      	movs	r3, #4
 80035ea:	e04f      	b.n	800368c <HAL_I2C_Init+0x1dc>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d111      	bne.n	8003618 <HAL_I2C_Init+0x168>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1e58      	subs	r0, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6859      	ldr	r1, [r3, #4]
 80035fc:	460b      	mov	r3, r1
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	440b      	add	r3, r1
 8003602:	fbb0 f3f3 	udiv	r3, r0, r3
 8003606:	3301      	adds	r3, #1
 8003608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	e012      	b.n	800363e <HAL_I2C_Init+0x18e>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	1e58      	subs	r0, r3, #1
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6859      	ldr	r1, [r3, #4]
 8003620:	460b      	mov	r3, r1
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	0099      	lsls	r1, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	fbb0 f3f3 	udiv	r3, r0, r3
 800362e:	3301      	adds	r3, #1
 8003630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf0c      	ite	eq
 8003638:	2301      	moveq	r3, #1
 800363a:	2300      	movne	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <HAL_I2C_Init+0x196>
 8003642:	2301      	movs	r3, #1
 8003644:	e022      	b.n	800368c <HAL_I2C_Init+0x1dc>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10e      	bne.n	800366c <HAL_I2C_Init+0x1bc>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	1e58      	subs	r0, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6859      	ldr	r1, [r3, #4]
 8003656:	460b      	mov	r3, r1
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	440b      	add	r3, r1
 800365c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003660:	3301      	adds	r3, #1
 8003662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003666:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800366a:	e00f      	b.n	800368c <HAL_I2C_Init+0x1dc>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1e58      	subs	r0, r3, #1
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6859      	ldr	r1, [r3, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	0099      	lsls	r1, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003682:	3301      	adds	r3, #1
 8003684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003688:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	6809      	ldr	r1, [r1, #0]
 8003690:	4313      	orrs	r3, r2
 8003692:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69da      	ldr	r2, [r3, #28]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6911      	ldr	r1, [r2, #16]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68d2      	ldr	r2, [r2, #12]
 80036c6:	4311      	orrs	r1, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	430b      	orrs	r3, r1
 80036ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695a      	ldr	r2, [r3, #20]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f042 0201 	orr.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	000186a0 	.word	0x000186a0
 8003728:	001e847f 	.word	0x001e847f
 800372c:	003d08ff 	.word	0x003d08ff
 8003730:	431bde83 	.word	0x431bde83
 8003734:	10624dd3 	.word	0x10624dd3

08003738 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800374a:	2b80      	cmp	r3, #128	@ 0x80
 800374c:	d103      	bne.n	8003756 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2200      	movs	r2, #0
 8003754:	611a      	str	r2, [r3, #16]
  }
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b088      	sub	sp, #32
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800376a:	2300      	movs	r3, #0
 800376c:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003782:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800378a:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b10      	cmp	r3, #16
 8003790:	d003      	beq.n	800379a <HAL_I2C_EV_IRQHandler+0x38>
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	2b40      	cmp	r3, #64	@ 0x40
 8003796:	f040 80c1 	bne.w	800391c <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10d      	bne.n	80037d0 <HAL_I2C_EV_IRQHandler+0x6e>
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80037ba:	d003      	beq.n	80037c4 <HAL_I2C_EV_IRQHandler+0x62>
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80037c2:	d101      	bne.n	80037c8 <HAL_I2C_EV_IRQHandler+0x66>
 80037c4:	2301      	movs	r3, #1
 80037c6:	e000      	b.n	80037ca <HAL_I2C_EV_IRQHandler+0x68>
 80037c8:	2300      	movs	r3, #0
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	f000 8132 	beq.w	8003a34 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00c      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x92>
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	0a5b      	lsrs	r3, r3, #9
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d006      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f001 fb80 	bl	8004eec <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 fcf8 	bl	80041e2 <I2C_Master_SB>
 80037f2:	e092      	b.n	800391a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	08db      	lsrs	r3, r3, #3
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d009      	beq.n	8003814 <HAL_I2C_EV_IRQHandler+0xb2>
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	0a5b      	lsrs	r3, r3, #9
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 fd6e 	bl	80042ee <I2C_Master_ADD10>
 8003812:	e082      	b.n	800391a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d009      	beq.n	8003834 <HAL_I2C_EV_IRQHandler+0xd2>
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	0a5b      	lsrs	r3, r3, #9
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d003      	beq.n	8003834 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 fd88 	bl	8004342 <I2C_Master_ADDR>
 8003832:	e072      	b.n	800391a <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	089b      	lsrs	r3, r3, #2
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d03b      	beq.n	80038b8 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800384a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800384e:	f000 80f3 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	09db      	lsrs	r3, r3, #7
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00f      	beq.n	800387e <HAL_I2C_EV_IRQHandler+0x11c>
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	0a9b      	lsrs	r3, r3, #10
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <HAL_I2C_EV_IRQHandler+0x11c>
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	089b      	lsrs	r3, r3, #2
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d103      	bne.n	800387e <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f94c 	bl	8003b14 <I2C_MasterTransmit_TXE>
 800387c:	e04d      	b.n	800391a <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	089b      	lsrs	r3, r3, #2
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 80d6 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	0a5b      	lsrs	r3, r3, #9
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	f000 80cf 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800389a:	7bbb      	ldrb	r3, [r7, #14]
 800389c:	2b21      	cmp	r3, #33	@ 0x21
 800389e:	d103      	bne.n	80038a8 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f9d3 	bl	8003c4c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038a6:	e0c7      	b.n	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	2b40      	cmp	r3, #64	@ 0x40
 80038ac:	f040 80c4 	bne.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 fa41 	bl	8003d38 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038b6:	e0bf      	b.n	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038c6:	f000 80b7 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00f      	beq.n	80038f6 <HAL_I2C_EV_IRQHandler+0x194>
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	0a9b      	lsrs	r3, r3, #10
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_I2C_EV_IRQHandler+0x194>
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	089b      	lsrs	r3, r3, #2
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d103      	bne.n	80038f6 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 faba 	bl	8003e68 <I2C_MasterReceive_RXNE>
 80038f4:	e011      	b.n	800391a <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	089b      	lsrs	r3, r3, #2
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 809a 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	0a5b      	lsrs	r3, r3, #9
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8093 	beq.w	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 fb70 	bl	8003ff8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003918:	e08e      	b.n	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
 800391a:	e08d      	b.n	8003a38 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	2b00      	cmp	r3, #0
 8003922:	d004      	beq.n	800392e <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	61fb      	str	r3, [r7, #28]
 800392c:	e007      	b.n	800393e <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	085b      	lsrs	r3, r3, #1
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d012      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0x20e>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	0a5b      	lsrs	r3, r3, #9
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00c      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	2b00      	cmp	r3, #0
 800395c:	d003      	beq.n	8003966 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003966:	69b9      	ldr	r1, [r7, #24]
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 ff39 	bl	80047e0 <I2C_Slave_ADDR>
 800396e:	e066      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	091b      	lsrs	r3, r3, #4
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	2b00      	cmp	r3, #0
 800397a:	d009      	beq.n	8003990 <HAL_I2C_EV_IRQHandler+0x22e>
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	0a5b      	lsrs	r3, r3, #9
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 ff73 	bl	8004874 <I2C_Slave_STOPF>
 800398e:	e056      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003990:	7bbb      	ldrb	r3, [r7, #14]
 8003992:	2b21      	cmp	r3, #33	@ 0x21
 8003994:	d002      	beq.n	800399c <HAL_I2C_EV_IRQHandler+0x23a>
 8003996:	7bbb      	ldrb	r3, [r7, #14]
 8003998:	2b29      	cmp	r3, #41	@ 0x29
 800399a:	d125      	bne.n	80039e8 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	09db      	lsrs	r3, r3, #7
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00f      	beq.n	80039c8 <HAL_I2C_EV_IRQHandler+0x266>
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	0a9b      	lsrs	r3, r3, #10
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d009      	beq.n	80039c8 <HAL_I2C_EV_IRQHandler+0x266>
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	089b      	lsrs	r3, r3, #2
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d103      	bne.n	80039c8 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fe4f 	bl	8004664 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039c6:	e039      	b.n	8003a3c <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	089b      	lsrs	r3, r3, #2
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d033      	beq.n	8003a3c <HAL_I2C_EV_IRQHandler+0x2da>
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	0a5b      	lsrs	r3, r3, #9
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d02d      	beq.n	8003a3c <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 fe7c 	bl	80046de <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039e6:	e029      	b.n	8003a3c <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	099b      	lsrs	r3, r3, #6
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00f      	beq.n	8003a14 <HAL_I2C_EV_IRQHandler+0x2b2>
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	0a9b      	lsrs	r3, r3, #10
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d009      	beq.n	8003a14 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	089b      	lsrs	r3, r3, #2
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d103      	bne.n	8003a14 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fe87 	bl	8004720 <I2C_SlaveReceive_RXNE>
 8003a12:	e014      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	089b      	lsrs	r3, r3, #2
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d00e      	beq.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	0a5b      	lsrs	r3, r3, #9
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 feb5 	bl	800479c <I2C_SlaveReceive_BTF>
 8003a32:	e004      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003a34:	bf00      	nop
 8003a36:	e002      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a38:	bf00      	nop
 8003a3a:	e000      	b.n	8003a3e <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a3c:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003a3e:	3720      	adds	r7, #32
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	70fb      	strb	r3, [r7, #3]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b22:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b2a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d150      	bne.n	8003bdc <I2C_MasterTransmit_TXE+0xc8>
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b21      	cmp	r3, #33	@ 0x21
 8003b3e:	d14d      	bne.n	8003bdc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d01d      	beq.n	8003b82 <I2C_MasterTransmit_TXE+0x6e>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	d01a      	beq.n	8003b82 <I2C_MasterTransmit_TXE+0x6e>
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b52:	d016      	beq.n	8003b82 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b62:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2211      	movs	r2, #17
 8003b68:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff ff62 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b80:	e060      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b90:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b40      	cmp	r3, #64	@ 0x40
 8003bba:	d107      	bne.n	8003bcc <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff7d 	bl	8003ac4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bca:	e03b      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff ff35 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bda:	e033      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b21      	cmp	r3, #33	@ 0x21
 8003be0:	d005      	beq.n	8003bee <I2C_MasterTransmit_TXE+0xda>
 8003be2:	7bbb      	ldrb	r3, [r7, #14]
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d12d      	bne.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b22      	cmp	r3, #34	@ 0x22
 8003bec:	d12a      	bne.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d108      	bne.n	8003c0a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c06:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003c08:	e01c      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b40      	cmp	r3, #64	@ 0x40
 8003c14:	d103      	bne.n	8003c1e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f88e 	bl	8003d38 <I2C_MemoryTransmit_TXE_BTF>
}
 8003c1c:	e012      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	781a      	ldrb	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c42:	e7ff      	b.n	8003c44 <I2C_MasterTransmit_TXE+0x130>
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c58:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b21      	cmp	r3, #33	@ 0x21
 8003c64:	d164      	bne.n	8003d30 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d012      	beq.n	8003c96 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c74:	781a      	ldrb	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003c94:	e04c      	b.n	8003d30 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d01d      	beq.n	8003cd8 <I2C_MasterTransmit_BTF+0x8c>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d01a      	beq.n	8003cd8 <I2C_MasterTransmit_BTF+0x8c>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ca8:	d016      	beq.n	8003cd8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003cb8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2211      	movs	r2, #17
 8003cbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff feb7 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
}
 8003cd6:	e02b      	b.n	8003d30 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ce6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b40      	cmp	r3, #64	@ 0x40
 8003d10:	d107      	bne.n	8003d22 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7ff fed2 	bl	8003ac4 <HAL_I2C_MemTxCpltCallback>
}
 8003d20:	e006      	b.n	8003d30 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff fe8a 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
}
 8003d30:	bf00      	nop
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d46:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d11d      	bne.n	8003d8c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d10b      	bne.n	8003d70 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d68:	1c9a      	adds	r2, r3, #2
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003d6e:	e077      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	121b      	asrs	r3, r3, #8
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d84:	1c5a      	adds	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d8a:	e069      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d10b      	bne.n	8003dac <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003daa:	e059      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d152      	bne.n	8003e5a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b22      	cmp	r3, #34	@ 0x22
 8003db8:	d10d      	bne.n	8003dd6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dc8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003dd4:	e044      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d015      	beq.n	8003e0c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	2b21      	cmp	r3, #33	@ 0x21
 8003de4:	d112      	bne.n	8003e0c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003e0a:	e029      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d124      	bne.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003e16:	7bfb      	ldrb	r3, [r7, #15]
 8003e18:	2b21      	cmp	r3, #33	@ 0x21
 8003e1a:	d121      	bne.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e2a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2220      	movs	r2, #32
 8003e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7ff fe36 	bl	8003ac4 <HAL_I2C_MemTxCpltCallback>
}
 8003e58:	e002      	b.n	8003e60 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7ff fc6c 	bl	8003738 <I2C_Flush_DR>
}
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b22      	cmp	r3, #34	@ 0x22
 8003e7a:	f040 80b9 	bne.w	8003ff0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e82:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d921      	bls.n	8003ed6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	f040 8096 	bne.w	8003ff0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ed2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003ed4:	e08c      	b.n	8003ff0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d07f      	beq.n	8003fde <I2C_MasterReceive_RXNE+0x176>
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d002      	beq.n	8003eea <I2C_MasterReceive_RXNE+0x82>
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d179      	bne.n	8003fde <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 ffcc 	bl	8004e88 <I2C_WaitOnSTOPRequestThroughIT>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d14c      	bne.n	8003f90 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f04:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f14:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b40      	cmp	r3, #64	@ 0x40
 8003f4e:	d10a      	bne.n	8003f66 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff fdba 	bl	8003ad8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f64:	e044      	b.n	8003ff0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d002      	beq.n	8003f7a <I2C_MasterReceive_RXNE+0x112>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	d103      	bne.n	8003f82 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f80:	e002      	b.n	8003f88 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2212      	movs	r2, #18
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff fd65 	bl	8003a58 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f8e:	e02f      	b.n	8003ff0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f9e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff fd88 	bl	8003aec <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003fdc:	e008      	b.n	8003ff0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fec:	605a      	str	r2, [r3, #4]
}
 8003fee:	e7ff      	b.n	8003ff0 <I2C_MasterReceive_RXNE+0x188>
 8003ff0:	bf00      	nop
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004004:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b04      	cmp	r3, #4
 800400e:	d11b      	bne.n	8004048 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800401e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691a      	ldr	r2, [r3, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	1c5a      	adds	r2, r3, #1
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	3b01      	subs	r3, #1
 8004040:	b29a      	uxth	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004046:	e0c8      	b.n	80041da <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b03      	cmp	r3, #3
 8004050:	d129      	bne.n	80040a6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004060:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b04      	cmp	r3, #4
 8004066:	d00a      	beq.n	800407e <I2C_MasterReceive_BTF+0x86>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d007      	beq.n	800407e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800407c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409a:	b29b      	uxth	r3, r3
 800409c:	3b01      	subs	r3, #1
 800409e:	b29a      	uxth	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040a4:	e099      	b.n	80041da <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	f040 8081 	bne.w	80041b4 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d002      	beq.n	80040be <I2C_MasterReceive_BTF+0xc6>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b10      	cmp	r3, #16
 80040bc:	d108      	bne.n	80040d0 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e019      	b.n	8004104 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d002      	beq.n	80040dc <I2C_MasterReceive_BTF+0xe4>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d108      	bne.n	80040ee <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	e00a      	b.n	8004104 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2b10      	cmp	r3, #16
 80040f2:	d007      	beq.n	8004104 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004102:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	691a      	ldr	r2, [r3, #16]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004116:	1c5a      	adds	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	691a      	ldr	r2, [r3, #16]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004134:	b2d2      	uxtb	r2, r2
 8004136:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800415e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b40      	cmp	r3, #64	@ 0x40
 8004172:	d10a      	bne.n	800418a <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff fca8 	bl	8003ad8 <HAL_I2C_MemRxCpltCallback>
}
 8004188:	e027      	b.n	80041da <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2b08      	cmp	r3, #8
 8004196:	d002      	beq.n	800419e <I2C_MasterReceive_BTF+0x1a6>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b20      	cmp	r3, #32
 800419c:	d103      	bne.n	80041a6 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80041a4:	e002      	b.n	80041ac <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2212      	movs	r2, #18
 80041aa:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff fc53 	bl	8003a58 <HAL_I2C_MasterRxCpltCallback>
}
 80041b2:	e012      	b.n	80041da <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691a      	ldr	r2, [r3, #16]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80041da:	bf00      	nop
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b083      	sub	sp, #12
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b40      	cmp	r3, #64	@ 0x40
 80041f4:	d117      	bne.n	8004226 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d109      	bne.n	8004212 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	b2db      	uxtb	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800420e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004210:	e067      	b.n	80042e2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004216:	b2db      	uxtb	r3, r3
 8004218:	f043 0301 	orr.w	r3, r3, #1
 800421c:	b2da      	uxtb	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	611a      	str	r2, [r3, #16]
}
 8004224:	e05d      	b.n	80042e2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800422e:	d133      	bne.n	8004298 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b21      	cmp	r3, #33	@ 0x21
 800423a:	d109      	bne.n	8004250 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800424c:	611a      	str	r2, [r3, #16]
 800424e:	e008      	b.n	8004262 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004254:	b2db      	uxtb	r3, r3
 8004256:	f043 0301 	orr.w	r3, r3, #1
 800425a:	b2da      	uxtb	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004266:	2b00      	cmp	r3, #0
 8004268:	d004      	beq.n	8004274 <I2C_Master_SB+0x92>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800426e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004270:	2b00      	cmp	r3, #0
 8004272:	d108      	bne.n	8004286 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004278:	2b00      	cmp	r3, #0
 800427a:	d032      	beq.n	80042e2 <I2C_Master_SB+0x100>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d02d      	beq.n	80042e2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004294:	605a      	str	r2, [r3, #4]
}
 8004296:	e024      	b.n	80042e2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10e      	bne.n	80042be <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	11db      	asrs	r3, r3, #7
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	f003 0306 	and.w	r3, r3, #6
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	f063 030f 	orn	r3, r3, #15
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	611a      	str	r2, [r3, #16]
}
 80042bc:	e011      	b.n	80042e2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d10d      	bne.n	80042e2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	11db      	asrs	r3, r3, #7
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f003 0306 	and.w	r3, r3, #6
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f063 030e 	orn	r3, r3, #14
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	611a      	str	r2, [r3, #16]
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr

080042ee <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004306:	2b00      	cmp	r3, #0
 8004308:	d004      	beq.n	8004314 <I2C_Master_ADD10+0x26>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800430e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004310:	2b00      	cmp	r3, #0
 8004312:	d108      	bne.n	8004326 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00c      	beq.n	8004336 <I2C_Master_ADD10+0x48>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004322:	2b00      	cmp	r3, #0
 8004324:	d007      	beq.n	8004336 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004334:	605a      	str	r2, [r3, #4]
  }
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004342:	b480      	push	{r7}
 8004344:	b091      	sub	sp, #68	@ 0x44
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004350:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004358:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b22      	cmp	r3, #34	@ 0x22
 800436a:	f040 8169 	bne.w	8004640 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10f      	bne.n	8004396 <I2C_Master_ADDR+0x54>
 8004376:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800437a:	2b40      	cmp	r3, #64	@ 0x40
 800437c:	d10b      	bne.n	8004396 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800437e:	2300      	movs	r3, #0
 8004380:	633b      	str	r3, [r7, #48]	@ 0x30
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	633b      	str	r3, [r7, #48]	@ 0x30
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	633b      	str	r3, [r7, #48]	@ 0x30
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	e160      	b.n	8004658 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800439a:	2b00      	cmp	r3, #0
 800439c:	d11d      	bne.n	80043da <I2C_Master_ADDR+0x98>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80043a6:	d118      	bne.n	80043da <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a8:	2300      	movs	r3, #0
 80043aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043cc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d2:	1c5a      	adds	r2, r3, #1
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80043d8:	e13e      	b.n	8004658 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d113      	bne.n	800440c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043e4:	2300      	movs	r3, #0
 80043e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	e115      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b01      	cmp	r3, #1
 8004414:	f040 808a 	bne.w	800452c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800441e:	d137      	bne.n	8004490 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800442e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800443a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800443e:	d113      	bne.n	8004468 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800444e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004450:	2300      	movs	r3, #0
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
 8004464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004466:	e0e7      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004468:	2300      	movs	r3, #0
 800446a:	623b      	str	r3, [r7, #32]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	623b      	str	r3, [r7, #32]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	623b      	str	r3, [r7, #32]
 800447c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	e0d3      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004492:	2b08      	cmp	r3, #8
 8004494:	d02e      	beq.n	80044f4 <I2C_Master_ADDR+0x1b2>
 8004496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004498:	2b20      	cmp	r3, #32
 800449a:	d02b      	beq.n	80044f4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800449c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800449e:	2b12      	cmp	r3, #18
 80044a0:	d102      	bne.n	80044a8 <I2C_Master_ADDR+0x166>
 80044a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d125      	bne.n	80044f4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80044a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d00e      	beq.n	80044cc <I2C_Master_ADDR+0x18a>
 80044ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d00b      	beq.n	80044cc <I2C_Master_ADDR+0x18a>
 80044b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d008      	beq.n	80044cc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044c8:	601a      	str	r2, [r3, #0]
 80044ca:	e007      	b.n	80044dc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044da:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044dc:	2300      	movs	r3, #0
 80044de:	61fb      	str	r3, [r7, #28]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	61fb      	str	r3, [r7, #28]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	61fb      	str	r3, [r7, #28]
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	e0a1      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004502:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004504:	2300      	movs	r3, #0
 8004506:	61bb      	str	r3, [r7, #24]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	61bb      	str	r3, [r7, #24]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	61bb      	str	r3, [r7, #24]
 8004518:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	e085      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d14d      	bne.n	80045d2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004538:	2b04      	cmp	r3, #4
 800453a:	d016      	beq.n	800456a <I2C_Master_ADDR+0x228>
 800453c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800453e:	2b02      	cmp	r3, #2
 8004540:	d013      	beq.n	800456a <I2C_Master_ADDR+0x228>
 8004542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004544:	2b10      	cmp	r3, #16
 8004546:	d010      	beq.n	800456a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004556:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	e007      	b.n	800457a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004578:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004588:	d117      	bne.n	80045ba <I2C_Master_ADDR+0x278>
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004590:	d00b      	beq.n	80045aa <I2C_Master_ADDR+0x268>
 8004592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004594:	2b01      	cmp	r3, #1
 8004596:	d008      	beq.n	80045aa <I2C_Master_ADDR+0x268>
 8004598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800459a:	2b08      	cmp	r3, #8
 800459c:	d005      	beq.n	80045aa <I2C_Master_ADDR+0x268>
 800459e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a0:	2b10      	cmp	r3, #16
 80045a2:	d002      	beq.n	80045aa <I2C_Master_ADDR+0x268>
 80045a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d107      	bne.n	80045ba <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	617b      	str	r3, [r7, #20]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	e032      	b.n	8004638 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045e0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045f0:	d117      	bne.n	8004622 <I2C_Master_ADDR+0x2e0>
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045f8:	d00b      	beq.n	8004612 <I2C_Master_ADDR+0x2d0>
 80045fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d008      	beq.n	8004612 <I2C_Master_ADDR+0x2d0>
 8004600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004602:	2b08      	cmp	r3, #8
 8004604:	d005      	beq.n	8004612 <I2C_Master_ADDR+0x2d0>
 8004606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004608:	2b10      	cmp	r3, #16
 800460a:	d002      	beq.n	8004612 <I2C_Master_ADDR+0x2d0>
 800460c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800460e:	2b20      	cmp	r3, #32
 8004610:	d107      	bne.n	8004622 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004620:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	613b      	str	r3, [r7, #16]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	613b      	str	r3, [r7, #16]
 8004636:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800463e:	e00b      	b.n	8004658 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004640:	2300      	movs	r3, #0
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	60fb      	str	r3, [r7, #12]
 8004654:	68fb      	ldr	r3, [r7, #12]
}
 8004656:	e7ff      	b.n	8004658 <I2C_Master_ADDR+0x316>
 8004658:	bf00      	nop
 800465a:	3744      	adds	r7, #68	@ 0x44
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004672:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d02b      	beq.n	80046d6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	781a      	ldrb	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d114      	bne.n	80046d6 <I2C_SlaveTransmit_TXE+0x72>
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b29      	cmp	r3, #41	@ 0x29
 80046b0:	d111      	bne.n	80046d6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2221      	movs	r2, #33	@ 0x21
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2228      	movs	r2, #40	@ 0x28
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff f9cb 	bl	8003a6c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d011      	beq.n	8004714 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f4:	781a      	ldrb	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004700:	1c5a      	adds	r2, r3, #1
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800472e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004734:	b29b      	uxth	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d02c      	beq.n	8004794 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	691a      	ldr	r2, [r3, #16]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d114      	bne.n	8004794 <I2C_SlaveReceive_RXNE+0x74>
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	2b2a      	cmp	r3, #42	@ 0x2a
 800476e:	d111      	bne.n	8004794 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800477e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2222      	movs	r2, #34	@ 0x22
 8004784:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2228      	movs	r2, #40	@ 0x28
 800478a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff f976 	bl	8003a80 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004794:	bf00      	nop
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d012      	beq.n	80047d4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	691a      	ldr	r2, [r3, #16]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047fa:	2b28      	cmp	r3, #40	@ 0x28
 80047fc:	d127      	bne.n	800484e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800480c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	089b      	lsrs	r3, r3, #2
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	09db      	lsrs	r3, r3, #7
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d103      	bne.n	8004832 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	81bb      	strh	r3, [r7, #12]
 8004830:	e002      	b.n	8004838 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004840:	89ba      	ldrh	r2, [r7, #12]
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	4619      	mov	r1, r3
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff f924 	bl	8003a94 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800484c:	e00e      	b.n	800486c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800484e:	2300      	movs	r3, #0
 8004850:	60bb      	str	r3, [r7, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	60bb      	str	r3, [r7, #8]
 8004862:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004882:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004892:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004894:	2300      	movs	r3, #0
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	60bb      	str	r3, [r7, #8]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d0:	d172      	bne.n	80049b8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	2b22      	cmp	r3, #34	@ 0x22
 80048d6:	d002      	beq.n	80048de <I2C_Slave_STOPF+0x6a>
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	2b2a      	cmp	r3, #42	@ 0x2a
 80048dc:	d135      	bne.n	800494a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d005      	beq.n	8004902 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fa:	f043 0204 	orr.w	r2, r3, #4
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004910:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004916:	4618      	mov	r0, r3
 8004918:	f7fe fb1a 	bl	8002f50 <HAL_DMA_GetState>
 800491c:	4603      	mov	r3, r0
 800491e:	2b01      	cmp	r3, #1
 8004920:	d049      	beq.n	80049b6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004926:	4a69      	ldr	r2, [pc, #420]	@ (8004acc <I2C_Slave_STOPF+0x258>)
 8004928:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	4618      	mov	r0, r3
 8004930:	f7fe f962 	bl	8002bf8 <HAL_DMA_Abort_IT>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d03d      	beq.n	80049b6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004944:	4610      	mov	r0, r2
 8004946:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004948:	e035      	b.n	80049b6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	b29a      	uxth	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800495c:	b29b      	uxth	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d005      	beq.n	800496e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	f043 0204 	orr.w	r2, r3, #4
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800497c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fae4 	bl	8002f50 <HAL_DMA_GetState>
 8004988:	4603      	mov	r3, r0
 800498a:	2b01      	cmp	r3, #1
 800498c:	d014      	beq.n	80049b8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004992:	4a4e      	ldr	r2, [pc, #312]	@ (8004acc <I2C_Slave_STOPF+0x258>)
 8004994:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800499a:	4618      	mov	r0, r3
 800499c:	f7fe f92c 	bl	8002bf8 <HAL_DMA_Abort_IT>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d008      	beq.n	80049b8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80049b0:	4610      	mov	r0, r2
 80049b2:	4798      	blx	r3
 80049b4:	e000      	b.n	80049b8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049b6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d03e      	beq.n	8004a40 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d112      	bne.n	80049f6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691a      	ldr	r2, [r3, #16]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049da:	b2d2      	uxtb	r2, r2
 80049dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	1c5a      	adds	r2, r3, #1
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3b01      	subs	r3, #1
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a00:	2b40      	cmp	r3, #64	@ 0x40
 8004a02:	d112      	bne.n	8004a2a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691a      	ldr	r2, [r3, #16]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0e:	b2d2      	uxtb	r2, r2
 8004a10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	f043 0204 	orr.w	r2, r3, #4
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f843 	bl	8004ad4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004a4e:	e039      	b.n	8004ac4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
 8004a52:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a54:	d109      	bne.n	8004a6a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2228      	movs	r2, #40	@ 0x28
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff f80b 	bl	8003a80 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b28      	cmp	r3, #40	@ 0x28
 8004a74:	d111      	bne.n	8004a9a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a15      	ldr	r2, [pc, #84]	@ (8004ad0 <I2C_Slave_STOPF+0x25c>)
 8004a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2220      	movs	r2, #32
 8004a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7ff f80c 	bl	8003ab0 <HAL_I2C_ListenCpltCallback>
}
 8004a98:	e014      	b.n	8004ac4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	2b22      	cmp	r3, #34	@ 0x22
 8004aa0:	d002      	beq.n	8004aa8 <I2C_Slave_STOPF+0x234>
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
 8004aa4:	2b22      	cmp	r3, #34	@ 0x22
 8004aa6:	d10d      	bne.n	8004ac4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7fe ffde 	bl	8003a80 <HAL_I2C_SlaveRxCpltCallback>
}
 8004ac4:	bf00      	nop
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	08004d39 	.word	0x08004d39
 8004ad0:	ffff0000 	.word	0xffff0000

08004ad4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004aea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004aec:	7bbb      	ldrb	r3, [r7, #14]
 8004aee:	2b10      	cmp	r3, #16
 8004af0:	d002      	beq.n	8004af8 <I2C_ITError+0x24>
 8004af2:	7bbb      	ldrb	r3, [r7, #14]
 8004af4:	2b40      	cmp	r3, #64	@ 0x40
 8004af6:	d10a      	bne.n	8004b0e <I2C_ITError+0x3a>
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2b22      	cmp	r3, #34	@ 0x22
 8004afc:	d107      	bne.n	8004b0e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b0c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
 8004b10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b14:	2b28      	cmp	r3, #40	@ 0x28
 8004b16:	d107      	bne.n	8004b28 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2228      	movs	r2, #40	@ 0x28
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004b26:	e015      	b.n	8004b54 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b36:	d00a      	beq.n	8004b4e <I2C_ITError+0x7a>
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
 8004b3a:	2b60      	cmp	r3, #96	@ 0x60
 8004b3c:	d007      	beq.n	8004b4e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b62:	d162      	bne.n	8004c2a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b72:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d020      	beq.n	8004bc4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b86:	4a6a      	ldr	r2, [pc, #424]	@ (8004d30 <I2C_ITError+0x25c>)
 8004b88:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fe f832 	bl	8002bf8 <HAL_DMA_Abort_IT>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 8089 	beq.w	8004cae <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 0201 	bic.w	r2, r2, #1
 8004baa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bbe:	4610      	mov	r0, r2
 8004bc0:	4798      	blx	r3
 8004bc2:	e074      	b.n	8004cae <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc8:	4a59      	ldr	r2, [pc, #356]	@ (8004d30 <I2C_ITError+0x25c>)
 8004bca:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7fe f811 	bl	8002bf8 <HAL_DMA_Abort_IT>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d068      	beq.n	8004cae <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be6:	2b40      	cmp	r3, #64	@ 0x40
 8004be8:	d10b      	bne.n	8004c02 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	691a      	ldr	r2, [r3, #16]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	b2d2      	uxtb	r2, r2
 8004bf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 0201 	bic.w	r2, r2, #1
 8004c10:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c24:	4610      	mov	r0, r2
 8004c26:	4798      	blx	r3
 8004c28:	e041      	b.n	8004cae <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b60      	cmp	r3, #96	@ 0x60
 8004c34:	d125      	bne.n	8004c82 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4e:	2b40      	cmp	r3, #64	@ 0x40
 8004c50:	d10b      	bne.n	8004c6a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0201 	bic.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7fe ff40 	bl	8003b00 <HAL_I2C_AbortCpltCallback>
 8004c80:	e015      	b.n	8004cae <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c8c:	2b40      	cmp	r3, #64	@ 0x40
 8004c8e:	d10b      	bne.n	8004ca8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	691a      	ldr	r2, [r3, #16]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f7fe ff1f 	bl	8003aec <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10e      	bne.n	8004cdc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d104      	bne.n	8004cdc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d007      	beq.n	8004cec <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cea:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cf2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b04      	cmp	r3, #4
 8004cfe:	d113      	bne.n	8004d28 <I2C_ITError+0x254>
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
 8004d02:	2b28      	cmp	r3, #40	@ 0x28
 8004d04:	d110      	bne.n	8004d28 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a0a      	ldr	r2, [pc, #40]	@ (8004d34 <I2C_ITError+0x260>)
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fe fec4 	bl	8003ab0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d28:	bf00      	nop
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	08004d39 	.word	0x08004d39
 8004d34:	ffff0000 	.word	0xffff0000

08004d38 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d48:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d50:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d52:	4b4b      	ldr	r3, [pc, #300]	@ (8004e80 <I2C_DMAAbort+0x148>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	08db      	lsrs	r3, r3, #3
 8004d58:	4a4a      	ldr	r2, [pc, #296]	@ (8004e84 <I2C_DMAAbort+0x14c>)
 8004d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5e:	0a1a      	lsrs	r2, r3, #8
 8004d60:	4613      	mov	r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4413      	add	r3, r2
 8004d66:	00da      	lsls	r2, r3, #3
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d106      	bne.n	8004d80 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d76:	f043 0220 	orr.w	r2, r3, #32
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004d7e:	e00a      	b.n	8004d96 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d94:	d0ea      	beq.n	8004d6c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004da2:	2200      	movs	r2, #0
 8004da4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d003      	beq.n	8004db6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db2:	2200      	movs	r2, #0
 8004db4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dc4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd8:	2200      	movs	r2, #0
 8004dda:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d003      	beq.n	8004dec <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de8:	2200      	movs	r2, #0
 8004dea:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0201 	bic.w	r2, r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b60      	cmp	r3, #96	@ 0x60
 8004e06:	d10e      	bne.n	8004e26 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e1e:	6978      	ldr	r0, [r7, #20]
 8004e20:	f7fe fe6e 	bl	8003b00 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e24:	e027      	b.n	8004e76 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e26:	7cfb      	ldrb	r3, [r7, #19]
 8004e28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004e2c:	2b28      	cmp	r3, #40	@ 0x28
 8004e2e:	d117      	bne.n	8004e60 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e4e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2200      	movs	r2, #0
 8004e54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	2228      	movs	r2, #40	@ 0x28
 8004e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004e5e:	e007      	b.n	8004e70 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004e70:	6978      	ldr	r0, [r7, #20]
 8004e72:	f7fe fe3b 	bl	8003aec <HAL_I2C_ErrorCallback>
}
 8004e76:	bf00      	nop
 8004e78:	3718      	adds	r7, #24
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	20000024 	.word	0x20000024
 8004e84:	14f8b589 	.word	0x14f8b589

08004e88 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e94:	4b13      	ldr	r3, [pc, #76]	@ (8004ee4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	08db      	lsrs	r3, r3, #3
 8004e9a:	4a13      	ldr	r2, [pc, #76]	@ (8004ee8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea0:	0a1a      	lsrs	r2, r3, #8
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3b01      	subs	r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d107      	bne.n	8004ec6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eba:	f043 0220 	orr.w	r2, r3, #32
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e008      	b.n	8004ed8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ed4:	d0e9      	beq.n	8004eaa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	20000024 	.word	0x20000024
 8004ee8:	14f8b589 	.word	0x14f8b589

08004eec <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004efc:	d103      	bne.n	8004f06 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004f04:	e007      	b.n	8004f16 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004f0e:	d102      	bne.n	8004f16 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2208      	movs	r2, #8
 8004f14:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004f16:	bf00      	nop
 8004f18:	370c      	adds	r7, #12
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b086      	sub	sp, #24
 8004f26:	af02      	add	r7, sp, #8
 8004f28:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e101      	b.n	8005138 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f007 fe00 	bl	800cb54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2203      	movs	r2, #3
 8004f58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f62:	d102      	bne.n	8004f6a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f004 f921 	bl	80091b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6818      	ldr	r0, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	7c1a      	ldrb	r2, [r3, #16]
 8004f7c:	f88d 2000 	strb.w	r2, [sp]
 8004f80:	3304      	adds	r3, #4
 8004f82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f84:	f004 f800 	bl	8008f88 <USB_CoreInit>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d005      	beq.n	8004f9a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2202      	movs	r2, #2
 8004f92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e0ce      	b.n	8005138 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 f919 	bl	80091d8 <USB_SetCurrentMode>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d005      	beq.n	8004fb8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e0bf      	b.n	8005138 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fb8:	2300      	movs	r3, #0
 8004fba:	73fb      	strb	r3, [r7, #15]
 8004fbc:	e04a      	b.n	8005054 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004fbe:	7bfa      	ldrb	r2, [r7, #15]
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	00db      	lsls	r3, r3, #3
 8004fc6:	4413      	add	r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	3315      	adds	r3, #21
 8004fce:	2201      	movs	r2, #1
 8004fd0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004fd2:	7bfa      	ldrb	r2, [r7, #15]
 8004fd4:	6879      	ldr	r1, [r7, #4]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	4413      	add	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	440b      	add	r3, r1
 8004fe0:	3314      	adds	r3, #20
 8004fe2:	7bfa      	ldrb	r2, [r7, #15]
 8004fe4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004fe6:	7bfa      	ldrb	r2, [r7, #15]
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	b298      	uxth	r0, r3
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	332e      	adds	r3, #46	@ 0x2e
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ffe:	7bfa      	ldrb	r2, [r7, #15]
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	4613      	mov	r3, r2
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	440b      	add	r3, r1
 800500c:	3318      	adds	r3, #24
 800500e:	2200      	movs	r2, #0
 8005010:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005012:	7bfa      	ldrb	r2, [r7, #15]
 8005014:	6879      	ldr	r1, [r7, #4]
 8005016:	4613      	mov	r3, r2
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	4413      	add	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	440b      	add	r3, r1
 8005020:	331c      	adds	r3, #28
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005026:	7bfa      	ldrb	r2, [r7, #15]
 8005028:	6879      	ldr	r1, [r7, #4]
 800502a:	4613      	mov	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	440b      	add	r3, r1
 8005034:	3320      	adds	r3, #32
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800503a:	7bfa      	ldrb	r2, [r7, #15]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	3324      	adds	r3, #36	@ 0x24
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	3301      	adds	r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	791b      	ldrb	r3, [r3, #4]
 8005058:	7bfa      	ldrb	r2, [r7, #15]
 800505a:	429a      	cmp	r2, r3
 800505c:	d3af      	bcc.n	8004fbe <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800505e:	2300      	movs	r3, #0
 8005060:	73fb      	strb	r3, [r7, #15]
 8005062:	e044      	b.n	80050ee <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005064:	7bfa      	ldrb	r2, [r7, #15]
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	4613      	mov	r3, r2
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	4413      	add	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005076:	2200      	movs	r2, #0
 8005078:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800507a:	7bfa      	ldrb	r2, [r7, #15]
 800507c:	6879      	ldr	r1, [r7, #4]
 800507e:	4613      	mov	r3, r2
 8005080:	00db      	lsls	r3, r3, #3
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	440b      	add	r3, r1
 8005088:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800508c:	7bfa      	ldrb	r2, [r7, #15]
 800508e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005090:	7bfa      	ldrb	r2, [r7, #15]
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	4613      	mov	r3, r2
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	4413      	add	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	440b      	add	r3, r1
 800509e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80050a2:	2200      	movs	r2, #0
 80050a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80050a6:	7bfa      	ldrb	r2, [r7, #15]
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	4613      	mov	r3, r2
 80050ac:	00db      	lsls	r3, r3, #3
 80050ae:	4413      	add	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	440b      	add	r3, r1
 80050b4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80050bc:	7bfa      	ldrb	r2, [r7, #15]
 80050be:	6879      	ldr	r1, [r7, #4]
 80050c0:	4613      	mov	r3, r2
 80050c2:	00db      	lsls	r3, r3, #3
 80050c4:	4413      	add	r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	440b      	add	r3, r1
 80050ca:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80050ce:	2200      	movs	r2, #0
 80050d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80050d2:	7bfa      	ldrb	r2, [r7, #15]
 80050d4:	6879      	ldr	r1, [r7, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	4413      	add	r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	440b      	add	r3, r1
 80050e0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	3301      	adds	r3, #1
 80050ec:	73fb      	strb	r3, [r7, #15]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	791b      	ldrb	r3, [r3, #4]
 80050f2:	7bfa      	ldrb	r2, [r7, #15]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d3b5      	bcc.n	8005064 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6818      	ldr	r0, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	7c1a      	ldrb	r2, [r3, #16]
 8005100:	f88d 2000 	strb.w	r2, [sp]
 8005104:	3304      	adds	r3, #4
 8005106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005108:	f004 f8b2 	bl	8009270 <USB_DevInit>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2202      	movs	r2, #2
 8005116:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e00c      	b.n	8005138 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f005 f8fc 	bl	800a32e <USB_DevDisconnect>

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_PCD_Start+0x1c>
 8005158:	2302      	movs	r3, #2
 800515a:	e022      	b.n	80051a2 <HAL_PCD_Start+0x62>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516c:	2b00      	cmp	r3, #0
 800516e:	d009      	beq.n	8005184 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005174:	2b01      	cmp	r3, #1
 8005176:	d105      	bne.n	8005184 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	f004 f803 	bl	8009194 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f005 f8aa 	bl	800a2ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80051aa:	b590      	push	{r4, r7, lr}
 80051ac:	b08d      	sub	sp, #52	@ 0x34
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f005 f968 	bl	800a496 <USB_GetMode>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f040 848c 	bne.w	8005ae6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f005 f8cc 	bl	800a370 <USB_ReadInterrupts>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 8482 	beq.w	8005ae4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	0a1b      	lsrs	r3, r3, #8
 80051ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f005 f8b9 	bl	800a370 <USB_ReadInterrupts>
 80051fe:	4603      	mov	r3, r0
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b02      	cmp	r3, #2
 8005206:	d107      	bne.n	8005218 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	695a      	ldr	r2, [r3, #20]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f002 0202 	and.w	r2, r2, #2
 8005216:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4618      	mov	r0, r3
 800521e:	f005 f8a7 	bl	800a370 <USB_ReadInterrupts>
 8005222:	4603      	mov	r3, r0
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b10      	cmp	r3, #16
 800522a:	d161      	bne.n	80052f0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0210 	bic.w	r2, r2, #16
 800523a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	f003 020f 	and.w	r2, r3, #15
 8005248:	4613      	mov	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	4413      	add	r3, r2
 8005258:	3304      	adds	r3, #4
 800525a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005262:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005266:	d124      	bne.n	80052b2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005268:	69ba      	ldr	r2, [r7, #24]
 800526a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d035      	beq.n	80052e0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	091b      	lsrs	r3, r3, #4
 800527c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800527e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005282:	b29b      	uxth	r3, r3
 8005284:	461a      	mov	r2, r3
 8005286:	6a38      	ldr	r0, [r7, #32]
 8005288:	f004 fede 	bl	800a048 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	091b      	lsrs	r3, r3, #4
 8005294:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005298:	441a      	add	r2, r3
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	695a      	ldr	r2, [r3, #20]
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	091b      	lsrs	r3, r3, #4
 80052a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052aa:	441a      	add	r2, r3
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	615a      	str	r2, [r3, #20]
 80052b0:	e016      	b.n	80052e0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80052b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052bc:	d110      	bne.n	80052e0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052c4:	2208      	movs	r2, #8
 80052c6:	4619      	mov	r1, r3
 80052c8:	6a38      	ldr	r0, [r7, #32]
 80052ca:	f004 febd 	bl	800a048 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	695a      	ldr	r2, [r3, #20]
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	091b      	lsrs	r3, r3, #4
 80052d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052da:	441a      	add	r2, r3
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699a      	ldr	r2, [r3, #24]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0210 	orr.w	r2, r2, #16
 80052ee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f005 f83b 	bl	800a370 <USB_ReadInterrupts>
 80052fa:	4603      	mov	r3, r0
 80052fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005300:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005304:	f040 80a7 	bne.w	8005456 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005308:	2300      	movs	r3, #0
 800530a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f005 f840 	bl	800a396 <USB_ReadDevAllOutEpInterrupt>
 8005316:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005318:	e099      	b.n	800544e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800531a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 808e 	beq.w	8005442 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	4611      	mov	r1, r2
 8005330:	4618      	mov	r0, r3
 8005332:	f005 f864 	bl	800a3fe <USB_ReadDevOutEPInterrupt>
 8005336:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00c      	beq.n	800535c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	4413      	add	r3, r2
 800534a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534e:	461a      	mov	r2, r3
 8005350:	2301      	movs	r3, #1
 8005352:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005354:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 fea4 	bl	80060a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00c      	beq.n	8005380 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	015a      	lsls	r2, r3, #5
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	4413      	add	r3, r2
 800536e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005372:	461a      	mov	r2, r3
 8005374:	2308      	movs	r3, #8
 8005376:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005378:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 ff7a 	bl	8006274 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	f003 0310 	and.w	r3, r3, #16
 8005386:	2b00      	cmp	r3, #0
 8005388:	d008      	beq.n	800539c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005396:	461a      	mov	r2, r3
 8005398:	2310      	movs	r3, #16
 800539a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d030      	beq.n	8005408 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ae:	2b80      	cmp	r3, #128	@ 0x80
 80053b0:	d109      	bne.n	80053c6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053c4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80053c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053c8:	4613      	mov	r3, r2
 80053ca:	00db      	lsls	r3, r3, #3
 80053cc:	4413      	add	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	4413      	add	r3, r2
 80053d8:	3304      	adds	r3, #4
 80053da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	78db      	ldrb	r3, [r3, #3]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d108      	bne.n	80053f6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	2200      	movs	r2, #0
 80053e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80053ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	4619      	mov	r1, r3
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f007 fcb5 	bl	800cd60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	015a      	lsls	r2, r3, #5
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	4413      	add	r3, r2
 80053fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005402:	461a      	mov	r2, r3
 8005404:	2302      	movs	r3, #2
 8005406:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d008      	beq.n	8005424 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	461a      	mov	r2, r3
 8005420:	2320      	movs	r3, #32
 8005422:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800542e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	4413      	add	r3, r2
 8005436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800543a:	461a      	mov	r2, r3
 800543c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005440:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	3301      	adds	r3, #1
 8005446:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	085b      	lsrs	r3, r3, #1
 800544c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	2b00      	cmp	r3, #0
 8005452:	f47f af62 	bne.w	800531a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f004 ff88 	bl	800a370 <USB_ReadInterrupts>
 8005460:	4603      	mov	r3, r0
 8005462:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005466:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800546a:	f040 80db 	bne.w	8005624 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f004 ffa9 	bl	800a3ca <USB_ReadDevAllInEpInterrupt>
 8005478:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800547a:	2300      	movs	r3, #0
 800547c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800547e:	e0cd      	b.n	800561c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 80c2 	beq.w	8005610 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005492:	b2d2      	uxtb	r2, r2
 8005494:	4611      	mov	r1, r2
 8005496:	4618      	mov	r0, r3
 8005498:	f004 ffcf 	bl	800a43a <USB_ReadDevInEPInterrupt>
 800549c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d057      	beq.n	8005558 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	2201      	movs	r2, #1
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	43db      	mvns	r3, r3
 80054c2:	69f9      	ldr	r1, [r7, #28]
 80054c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054c8:	4013      	ands	r3, r2
 80054ca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054d8:	461a      	mov	r2, r3
 80054da:	2301      	movs	r3, #1
 80054dc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	799b      	ldrb	r3, [r3, #6]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d132      	bne.n	800554c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80054e6:	6879      	ldr	r1, [r7, #4]
 80054e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ea:	4613      	mov	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	4413      	add	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	440b      	add	r3, r1
 80054f4:	3320      	adds	r3, #32
 80054f6:	6819      	ldr	r1, [r3, #0]
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054fc:	4613      	mov	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	4413      	add	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4403      	add	r3, r0
 8005506:	331c      	adds	r3, #28
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4419      	add	r1, r3
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005510:	4613      	mov	r3, r2
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	4413      	add	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4403      	add	r3, r0
 800551a:	3320      	adds	r3, #32
 800551c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	2b00      	cmp	r3, #0
 8005522:	d113      	bne.n	800554c <HAL_PCD_IRQHandler+0x3a2>
 8005524:	6879      	ldr	r1, [r7, #4]
 8005526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005528:	4613      	mov	r3, r2
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	3324      	adds	r3, #36	@ 0x24
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d108      	bne.n	800554c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6818      	ldr	r0, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005544:	461a      	mov	r2, r3
 8005546:	2101      	movs	r1, #1
 8005548:	f004 ffd6 	bl	800a4f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	b2db      	uxtb	r3, r3
 8005550:	4619      	mov	r1, r3
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f007 fb7f 	bl	800cc56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	f003 0308 	and.w	r3, r3, #8
 800555e:	2b00      	cmp	r3, #0
 8005560:	d008      	beq.n	8005574 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800556e:	461a      	mov	r2, r3
 8005570:	2308      	movs	r3, #8
 8005572:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f003 0310 	and.w	r3, r3, #16
 800557a:	2b00      	cmp	r3, #0
 800557c:	d008      	beq.n	8005590 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800557e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005580:	015a      	lsls	r2, r3, #5
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	4413      	add	r3, r2
 8005586:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800558a:	461a      	mov	r2, r3
 800558c:	2310      	movs	r3, #16
 800558e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d008      	beq.n	80055ac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	015a      	lsls	r2, r3, #5
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	4413      	add	r3, r2
 80055a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a6:	461a      	mov	r2, r3
 80055a8:	2340      	movs	r3, #64	@ 0x40
 80055aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d023      	beq.n	80055fe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80055b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055b8:	6a38      	ldr	r0, [r7, #32]
 80055ba:	f003 ffbd 	bl	8009538 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80055be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c0:	4613      	mov	r3, r2
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	4413      	add	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	3310      	adds	r3, #16
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	4413      	add	r3, r2
 80055ce:	3304      	adds	r3, #4
 80055d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	78db      	ldrb	r3, [r3, #3]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d108      	bne.n	80055ec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2200      	movs	r2, #0
 80055de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	4619      	mov	r1, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f007 fbcc 	bl	800cd84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80055ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f8:	461a      	mov	r2, r3
 80055fa:	2302      	movs	r3, #2
 80055fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005604:	2b00      	cmp	r3, #0
 8005606:	d003      	beq.n	8005610 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005608:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fcbd 	bl	8005f8a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	3301      	adds	r3, #1
 8005614:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005618:	085b      	lsrs	r3, r3, #1
 800561a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800561c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	f47f af2e 	bne.w	8005480 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4618      	mov	r0, r3
 800562a:	f004 fea1 	bl	800a370 <USB_ReadInterrupts>
 800562e:	4603      	mov	r3, r0
 8005630:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005634:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005638:	d122      	bne.n	8005680 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	69fa      	ldr	r2, [r7, #28]
 8005644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005648:	f023 0301 	bic.w	r3, r3, #1
 800564c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005654:	2b01      	cmp	r3, #1
 8005656:	d108      	bne.n	800566a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005660:	2100      	movs	r1, #0
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 fea4 	bl	80063b0 <HAL_PCDEx_LPM_Callback>
 8005668:	e002      	b.n	8005670 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f007 fb6a 	bl	800cd44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695a      	ldr	r2, [r3, #20]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800567e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4618      	mov	r0, r3
 8005686:	f004 fe73 	bl	800a370 <USB_ReadInterrupts>
 800568a:	4603      	mov	r3, r0
 800568c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005694:	d112      	bne.n	80056bc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f007 fb26 	bl	800ccf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695a      	ldr	r2, [r3, #20]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80056ba:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4618      	mov	r0, r3
 80056c2:	f004 fe55 	bl	800a370 <USB_ReadInterrupts>
 80056c6:	4603      	mov	r3, r0
 80056c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d0:	f040 80b7 	bne.w	8005842 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	69fa      	ldr	r2, [r7, #28]
 80056de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056e2:	f023 0301 	bic.w	r3, r3, #1
 80056e6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2110      	movs	r1, #16
 80056ee:	4618      	mov	r0, r3
 80056f0:	f003 ff22 	bl	8009538 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056f4:	2300      	movs	r3, #0
 80056f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f8:	e046      	b.n	8005788 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80056fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056fc:	015a      	lsls	r2, r3, #5
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	4413      	add	r3, r2
 8005702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005706:	461a      	mov	r2, r3
 8005708:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800570c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800570e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005710:	015a      	lsls	r2, r3, #5
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	4413      	add	r3, r2
 8005716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800571e:	0151      	lsls	r1, r2, #5
 8005720:	69fa      	ldr	r2, [r7, #28]
 8005722:	440a      	add	r2, r1
 8005724:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005728:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800572c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800572e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005730:	015a      	lsls	r2, r3, #5
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	4413      	add	r3, r2
 8005736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800573a:	461a      	mov	r2, r3
 800573c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005740:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005744:	015a      	lsls	r2, r3, #5
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	4413      	add	r3, r2
 800574a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005752:	0151      	lsls	r1, r2, #5
 8005754:	69fa      	ldr	r2, [r7, #28]
 8005756:	440a      	add	r2, r1
 8005758:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800575c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005760:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005764:	015a      	lsls	r2, r3, #5
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	4413      	add	r3, r2
 800576a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005772:	0151      	lsls	r1, r2, #5
 8005774:	69fa      	ldr	r2, [r7, #28]
 8005776:	440a      	add	r2, r1
 8005778:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800577c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005780:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005784:	3301      	adds	r3, #1
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	791b      	ldrb	r3, [r3, #4]
 800578c:	461a      	mov	r2, r3
 800578e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005790:	4293      	cmp	r3, r2
 8005792:	d3b2      	bcc.n	80056fa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	69fa      	ldr	r2, [r7, #28]
 800579e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057a2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80057a6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	7bdb      	ldrb	r3, [r3, #15]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d016      	beq.n	80057de <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ba:	69fa      	ldr	r2, [r7, #28]
 80057bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057c0:	f043 030b 	orr.w	r3, r3, #11
 80057c4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d0:	69fa      	ldr	r2, [r7, #28]
 80057d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057d6:	f043 030b 	orr.w	r3, r3, #11
 80057da:	6453      	str	r3, [r2, #68]	@ 0x44
 80057dc:	e015      	b.n	800580a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057f0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80057f4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005804:	f043 030b 	orr.w	r3, r3, #11
 8005808:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	69fa      	ldr	r2, [r7, #28]
 8005814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005818:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800581c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6818      	ldr	r0, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800582c:	461a      	mov	r2, r3
 800582e:	f004 fe63 	bl	800a4f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	695a      	ldr	r2, [r3, #20]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005840:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4618      	mov	r0, r3
 8005848:	f004 fd92 	bl	800a370 <USB_ReadInterrupts>
 800584c:	4603      	mov	r3, r0
 800584e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005856:	d123      	bne.n	80058a0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f004 fe28 	bl	800a4b2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f003 fedf 	bl	800962a <USB_GetDevSpeed>
 800586c:	4603      	mov	r3, r0
 800586e:	461a      	mov	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681c      	ldr	r4, [r3, #0]
 8005878:	f001 f9ca 	bl	8006c10 <HAL_RCC_GetHCLKFreq>
 800587c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005882:	461a      	mov	r2, r3
 8005884:	4620      	mov	r0, r4
 8005886:	f003 fbe3 	bl	8009050 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f007 fa0b 	bl	800cca6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695a      	ldr	r2, [r3, #20]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800589e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f004 fd63 	bl	800a370 <USB_ReadInterrupts>
 80058aa:	4603      	mov	r3, r0
 80058ac:	f003 0308 	and.w	r3, r3, #8
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d10a      	bne.n	80058ca <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f007 f9e8 	bl	800cc8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	695a      	ldr	r2, [r3, #20]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f002 0208 	and.w	r2, r2, #8
 80058c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f004 fd4e 	bl	800a370 <USB_ReadInterrupts>
 80058d4:	4603      	mov	r3, r0
 80058d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058da:	2b80      	cmp	r3, #128	@ 0x80
 80058dc:	d123      	bne.n	8005926 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058ea:	2301      	movs	r3, #1
 80058ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80058ee:	e014      	b.n	800591a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f4:	4613      	mov	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	4413      	add	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	440b      	add	r3, r1
 80058fe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d105      	bne.n	8005914 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590a:	b2db      	uxtb	r3, r3
 800590c:	4619      	mov	r1, r3
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fb0a 	bl	8005f28 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	3301      	adds	r3, #1
 8005918:	627b      	str	r3, [r7, #36]	@ 0x24
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	791b      	ldrb	r3, [r3, #4]
 800591e:	461a      	mov	r2, r3
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	4293      	cmp	r3, r2
 8005924:	d3e4      	bcc.n	80058f0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f004 fd20 	bl	800a370 <USB_ReadInterrupts>
 8005930:	4603      	mov	r3, r0
 8005932:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800593a:	d13c      	bne.n	80059b6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800593c:	2301      	movs	r3, #1
 800593e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005940:	e02b      	b.n	800599a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	015a      	lsls	r2, r3, #5
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	4413      	add	r3, r2
 800594a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005952:	6879      	ldr	r1, [r7, #4]
 8005954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005956:	4613      	mov	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3318      	adds	r3, #24
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d115      	bne.n	8005994 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005968:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800596a:	2b00      	cmp	r3, #0
 800596c:	da12      	bge.n	8005994 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800596e:	6879      	ldr	r1, [r7, #4]
 8005970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005972:	4613      	mov	r3, r2
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	4413      	add	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	3317      	adds	r3, #23
 800597e:	2201      	movs	r2, #1
 8005980:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	b2db      	uxtb	r3, r3
 8005986:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800598a:	b2db      	uxtb	r3, r3
 800598c:	4619      	mov	r1, r3
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 faca 	bl	8005f28 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005996:	3301      	adds	r3, #1
 8005998:	627b      	str	r3, [r7, #36]	@ 0x24
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	791b      	ldrb	r3, [r3, #4]
 800599e:	461a      	mov	r2, r3
 80059a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d3cd      	bcc.n	8005942 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695a      	ldr	r2, [r3, #20]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80059b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f004 fcd8 	bl	800a370 <USB_ReadInterrupts>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059ca:	d156      	bne.n	8005a7a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059cc:	2301      	movs	r3, #1
 80059ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d0:	e045      	b.n	8005a5e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80059d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d4:	015a      	lsls	r2, r3, #5
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	4413      	add	r3, r2
 80059da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059e2:	6879      	ldr	r1, [r7, #4]
 80059e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059e6:	4613      	mov	r3, r2
 80059e8:	00db      	lsls	r3, r3, #3
 80059ea:	4413      	add	r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	440b      	add	r3, r1
 80059f0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d12e      	bne.n	8005a58 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80059fa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	da2b      	bge.n	8005a58 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005a0c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d121      	bne.n	8005a58 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005a14:	6879      	ldr	r1, [r7, #4]
 8005a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a18:	4613      	mov	r3, r2
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	440b      	add	r3, r1
 8005a22:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005a26:	2201      	movs	r2, #1
 8005a28:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005a2a:	6a3b      	ldr	r3, [r7, #32]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a32:	6a3b      	ldr	r3, [r7, #32]
 8005a34:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10a      	bne.n	8005a58 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a54:	6053      	str	r3, [r2, #4]
            break;
 8005a56:	e008      	b.n	8005a6a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	791b      	ldrb	r3, [r3, #4]
 8005a62:	461a      	mov	r2, r3
 8005a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d3b3      	bcc.n	80059d2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	695a      	ldr	r2, [r3, #20]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005a78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f004 fc76 	bl	800a370 <USB_ReadInterrupts>
 8005a84:	4603      	mov	r3, r0
 8005a86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a8e:	d10a      	bne.n	8005aa6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f007 f989 	bl	800cda8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	695a      	ldr	r2, [r3, #20]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005aa4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f004 fc60 	bl	800a370 <USB_ReadInterrupts>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	f003 0304 	and.w	r3, r3, #4
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d115      	bne.n	8005ae6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d002      	beq.n	8005ad2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f007 f979 	bl	800cdc4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6859      	ldr	r1, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	69ba      	ldr	r2, [r7, #24]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	605a      	str	r2, [r3, #4]
 8005ae2:	e000      	b.n	8005ae6 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005ae4:	bf00      	nop
    }
  }
}
 8005ae6:	3734      	adds	r7, #52	@ 0x34
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd90      	pop	{r4, r7, pc}

08005aec <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	460b      	mov	r3, r1
 8005af6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_PCD_SetAddress+0x1a>
 8005b02:	2302      	movs	r3, #2
 8005b04:	e012      	b.n	8005b2c <HAL_PCD_SetAddress+0x40>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	78fa      	ldrb	r2, [r7, #3]
 8005b12:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	78fa      	ldrb	r2, [r7, #3]
 8005b1a:	4611      	mov	r1, r2
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f004 fbbf 	bl	800a2a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3708      	adds	r7, #8
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	4608      	mov	r0, r1
 8005b3e:	4611      	mov	r1, r2
 8005b40:	461a      	mov	r2, r3
 8005b42:	4603      	mov	r3, r0
 8005b44:	70fb      	strb	r3, [r7, #3]
 8005b46:	460b      	mov	r3, r1
 8005b48:	803b      	strh	r3, [r7, #0]
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	da0f      	bge.n	8005b7a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	f003 020f 	and.w	r2, r3, #15
 8005b60:	4613      	mov	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	4413      	add	r3, r2
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	3310      	adds	r3, #16
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	3304      	adds	r3, #4
 8005b70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2201      	movs	r2, #1
 8005b76:	705a      	strb	r2, [r3, #1]
 8005b78:	e00f      	b.n	8005b9a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b7a:	78fb      	ldrb	r3, [r7, #3]
 8005b7c:	f003 020f 	and.w	r2, r3, #15
 8005b80:	4613      	mov	r3, r2
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	4413      	add	r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	4413      	add	r3, r2
 8005b90:	3304      	adds	r3, #4
 8005b92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005ba6:	883b      	ldrh	r3, [r7, #0]
 8005ba8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	78ba      	ldrb	r2, [r7, #2]
 8005bb4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	785b      	ldrb	r3, [r3, #1]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d004      	beq.n	8005bc8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005bc8:	78bb      	ldrb	r3, [r7, #2]
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d102      	bne.n	8005bd4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_PCD_EP_Open+0xae>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e00e      	b.n	8005c00 <HAL_PCD_EP_Open+0xcc>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68f9      	ldr	r1, [r7, #12]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f003 fd3f 	bl	8009674 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005bfe:	7afb      	ldrb	r3, [r7, #11]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	460b      	mov	r3, r1
 8005c12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	da0f      	bge.n	8005c3c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c1c:	78fb      	ldrb	r3, [r7, #3]
 8005c1e:	f003 020f 	and.w	r2, r3, #15
 8005c22:	4613      	mov	r3, r2
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	4413      	add	r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	3310      	adds	r3, #16
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	4413      	add	r3, r2
 8005c30:	3304      	adds	r3, #4
 8005c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2201      	movs	r2, #1
 8005c38:	705a      	strb	r2, [r3, #1]
 8005c3a:	e00f      	b.n	8005c5c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	f003 020f 	and.w	r2, r3, #15
 8005c42:	4613      	mov	r3, r2
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	4413      	add	r3, r2
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	4413      	add	r3, r2
 8005c52:	3304      	adds	r3, #4
 8005c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c5c:	78fb      	ldrb	r3, [r7, #3]
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_PCD_EP_Close+0x6e>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e00e      	b.n	8005c94 <HAL_PCD_EP_Close+0x8c>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68f9      	ldr	r1, [r7, #12]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f003 fd7d 	bl	8009784 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b086      	sub	sp, #24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	607a      	str	r2, [r7, #4]
 8005ca6:	603b      	str	r3, [r7, #0]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cac:	7afb      	ldrb	r3, [r7, #11]
 8005cae:	f003 020f 	and.w	r2, r3, #15
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	4413      	add	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cde:	7afb      	ldrb	r3, [r7, #11]
 8005ce0:	f003 030f 	and.w	r3, r3, #15
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	799b      	ldrb	r3, [r3, #6]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d102      	bne.n	8005cf8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6818      	ldr	r0, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	799b      	ldrb	r3, [r3, #6]
 8005d00:	461a      	mov	r2, r3
 8005d02:	6979      	ldr	r1, [r7, #20]
 8005d04:	f003 fe1a 	bl	800993c <USB_EPStartXfer>

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	f003 020f 	and.w	r2, r3, #15
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	4613      	mov	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	4413      	add	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	440b      	add	r3, r1
 8005d30:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005d34:	681b      	ldr	r3, [r3, #0]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b086      	sub	sp, #24
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	607a      	str	r2, [r7, #4]
 8005d4c:	603b      	str	r3, [r7, #0]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d52:	7afb      	ldrb	r3, [r7, #11]
 8005d54:	f003 020f 	and.w	r2, r3, #15
 8005d58:	4613      	mov	r3, r2
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	3310      	adds	r3, #16
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	4413      	add	r3, r2
 8005d66:	3304      	adds	r3, #4
 8005d68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d82:	7afb      	ldrb	r3, [r7, #11]
 8005d84:	f003 030f 	and.w	r3, r3, #15
 8005d88:	b2da      	uxtb	r2, r3
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	799b      	ldrb	r3, [r3, #6]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d102      	bne.n	8005d9c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6818      	ldr	r0, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	799b      	ldrb	r3, [r3, #6]
 8005da4:	461a      	mov	r2, r3
 8005da6:	6979      	ldr	r1, [r7, #20]
 8005da8:	f003 fdc8 	bl	800993c <USB_EPStartXfer>

  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b084      	sub	sp, #16
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005dc2:	78fb      	ldrb	r3, [r7, #3]
 8005dc4:	f003 030f 	and.w	r3, r3, #15
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	7912      	ldrb	r2, [r2, #4]
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d901      	bls.n	8005dd4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e04f      	b.n	8005e74 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005dd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da0f      	bge.n	8005dfc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	f003 020f 	and.w	r2, r3, #15
 8005de2:	4613      	mov	r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	3310      	adds	r3, #16
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	4413      	add	r3, r2
 8005df0:	3304      	adds	r3, #4
 8005df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2201      	movs	r2, #1
 8005df8:	705a      	strb	r2, [r3, #1]
 8005dfa:	e00d      	b.n	8005e18 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dfc:	78fa      	ldrb	r2, [r7, #3]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	4413      	add	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	3304      	adds	r3, #4
 8005e10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e1e:	78fb      	ldrb	r3, [r7, #3]
 8005e20:	f003 030f 	and.w	r3, r3, #15
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d101      	bne.n	8005e38 <HAL_PCD_EP_SetStall+0x82>
 8005e34:	2302      	movs	r3, #2
 8005e36:	e01d      	b.n	8005e74 <HAL_PCD_EP_SetStall+0xbe>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68f9      	ldr	r1, [r7, #12]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f004 f956 	bl	800a0f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d109      	bne.n	8005e6a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	7999      	ldrb	r1, [r3, #6]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e64:	461a      	mov	r2, r3
 8005e66:	f004 fb47 	bl	800a4f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	460b      	mov	r3, r1
 8005e86:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e88:	78fb      	ldrb	r3, [r7, #3]
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	7912      	ldrb	r2, [r2, #4]
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d901      	bls.n	8005e9a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e042      	b.n	8005f20 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	da0f      	bge.n	8005ec2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ea2:	78fb      	ldrb	r3, [r7, #3]
 8005ea4:	f003 020f 	and.w	r2, r3, #15
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	4413      	add	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	3310      	adds	r3, #16
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	3304      	adds	r3, #4
 8005eb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	705a      	strb	r2, [r3, #1]
 8005ec0:	e00f      	b.n	8005ee2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ec2:	78fb      	ldrb	r3, [r7, #3]
 8005ec4:	f003 020f 	and.w	r2, r3, #15
 8005ec8:	4613      	mov	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4413      	add	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	3304      	adds	r3, #4
 8005eda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d101      	bne.n	8005f02 <HAL_PCD_EP_ClrStall+0x86>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e00e      	b.n	8005f20 <HAL_PCD_EP_ClrStall+0xa4>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	4618      	mov	r0, r3
 8005f12:	f004 f95f 	bl	800a1d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005f34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	da0c      	bge.n	8005f56 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f3c:	78fb      	ldrb	r3, [r7, #3]
 8005f3e:	f003 020f 	and.w	r2, r3, #15
 8005f42:	4613      	mov	r3, r2
 8005f44:	00db      	lsls	r3, r3, #3
 8005f46:	4413      	add	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	3310      	adds	r3, #16
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	4413      	add	r3, r2
 8005f50:	3304      	adds	r3, #4
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	e00c      	b.n	8005f70 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f56:	78fb      	ldrb	r3, [r7, #3]
 8005f58:	f003 020f 	and.w	r2, r3, #15
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	4413      	add	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	3304      	adds	r3, #4
 8005f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68f9      	ldr	r1, [r7, #12]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f003 ff7e 	bl	8009e78 <USB_EPStopXfer>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005f80:	7afb      	ldrb	r3, [r7, #11]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b08a      	sub	sp, #40	@ 0x28
 8005f8e:	af02      	add	r7, sp, #8
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	4413      	add	r3, r2
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	3310      	adds	r3, #16
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	4413      	add	r3, r2
 8005fae:	3304      	adds	r3, #4
 8005fb0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d901      	bls.n	8005fc2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e06b      	b.n	800609a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	691a      	ldr	r2, [r3, #16]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	69fa      	ldr	r2, [r7, #28]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d902      	bls.n	8005fde <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	3303      	adds	r3, #3
 8005fe2:	089b      	lsrs	r3, r3, #2
 8005fe4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005fe6:	e02a      	b.n	800603e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	691a      	ldr	r2, [r3, #16]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	69fa      	ldr	r2, [r7, #28]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d902      	bls.n	8006004 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3303      	adds	r3, #3
 8006008:	089b      	lsrs	r3, r3, #2
 800600a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	68d9      	ldr	r1, [r3, #12]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	b2da      	uxtb	r2, r3
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	4603      	mov	r3, r0
 8006020:	6978      	ldr	r0, [r7, #20]
 8006022:	f003 ffd3 	bl	8009fcc <USB_WritePacket>

    ep->xfer_buff  += len;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	441a      	add	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	695a      	ldr	r2, [r3, #20]
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	441a      	add	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	4413      	add	r3, r2
 8006046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	429a      	cmp	r2, r3
 8006052:	d809      	bhi.n	8006068 <PCD_WriteEmptyTxFifo+0xde>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	695a      	ldr	r2, [r3, #20]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800605c:	429a      	cmp	r2, r3
 800605e:	d203      	bcs.n	8006068 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1bf      	bne.n	8005fe8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	429a      	cmp	r2, r3
 8006072:	d811      	bhi.n	8006098 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	2201      	movs	r2, #1
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006088:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	43db      	mvns	r3, r3
 800608e:	6939      	ldr	r1, [r7, #16]
 8006090:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006094:	4013      	ands	r3, r2
 8006096:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
	...

080060a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	333c      	adds	r3, #60	@ 0x3c
 80060bc:	3304      	adds	r3, #4
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	799b      	ldrb	r3, [r3, #6]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d17b      	bne.n	80061d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	f003 0308 	and.w	r3, r3, #8
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d015      	beq.n	8006110 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	4a61      	ldr	r2, [pc, #388]	@ (800626c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	f240 80b9 	bls.w	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80b3 	beq.w	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	015a      	lsls	r2, r3, #5
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	4413      	add	r3, r2
 8006102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006106:	461a      	mov	r2, r3
 8006108:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800610c:	6093      	str	r3, [r2, #8]
 800610e:	e0a7      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b00      	cmp	r3, #0
 8006118:	d009      	beq.n	800612e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006126:	461a      	mov	r2, r3
 8006128:	2320      	movs	r3, #32
 800612a:	6093      	str	r3, [r2, #8]
 800612c:	e098      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006134:	2b00      	cmp	r3, #0
 8006136:	f040 8093 	bne.w	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	4a4b      	ldr	r2, [pc, #300]	@ (800626c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d90f      	bls.n	8006162 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00a      	beq.n	8006162 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	4413      	add	r3, r2
 8006154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006158:	461a      	mov	r2, r3
 800615a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800615e:	6093      	str	r3, [r2, #8]
 8006160:	e07e      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006162:	683a      	ldr	r2, [r7, #0]
 8006164:	4613      	mov	r3, r2
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	4413      	add	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	4413      	add	r3, r2
 8006174:	3304      	adds	r3, #4
 8006176:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1a      	ldr	r2, [r3, #32]
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	0159      	lsls	r1, r3, #5
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	440b      	add	r3, r1
 8006184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800618e:	1ad2      	subs	r2, r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d114      	bne.n	80061c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d109      	bne.n	80061b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6818      	ldr	r0, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061ac:	461a      	mov	r2, r3
 80061ae:	2101      	movs	r1, #1
 80061b0:	f004 f9a2 	bl	800a4f8 <USB_EP0_OutStart>
 80061b4:	e006      	b.n	80061c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	695b      	ldr	r3, [r3, #20]
 80061be:	441a      	add	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	4619      	mov	r1, r3
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f006 fd28 	bl	800cc20 <HAL_PCD_DataOutStageCallback>
 80061d0:	e046      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	4a26      	ldr	r2, [pc, #152]	@ (8006270 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d124      	bne.n	8006224 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	015a      	lsls	r2, r3, #5
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	4413      	add	r3, r2
 80061ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061f0:	461a      	mov	r2, r3
 80061f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f6:	6093      	str	r3, [r2, #8]
 80061f8:	e032      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f003 0320 	and.w	r3, r3, #32
 8006200:	2b00      	cmp	r3, #0
 8006202:	d008      	beq.n	8006216 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	015a      	lsls	r2, r3, #5
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	4413      	add	r3, r2
 800620c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006210:	461a      	mov	r2, r3
 8006212:	2320      	movs	r3, #32
 8006214:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	b2db      	uxtb	r3, r3
 800621a:	4619      	mov	r1, r3
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f006 fcff 	bl	800cc20 <HAL_PCD_DataOutStageCallback>
 8006222:	e01d      	b.n	8006260 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d114      	bne.n	8006254 <PCD_EP_OutXfrComplete_int+0x1b0>
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	4613      	mov	r3, r2
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	440b      	add	r3, r1
 8006238:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d108      	bne.n	8006254 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800624c:	461a      	mov	r2, r3
 800624e:	2100      	movs	r1, #0
 8006250:	f004 f952 	bl	800a4f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	b2db      	uxtb	r3, r3
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f006 fce0 	bl	800cc20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3720      	adds	r7, #32
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	4f54300a 	.word	0x4f54300a
 8006270:	4f54310a 	.word	0x4f54310a

08006274 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	333c      	adds	r3, #60	@ 0x3c
 800628c:	3304      	adds	r3, #4
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	4a15      	ldr	r2, [pc, #84]	@ (80062fc <PCD_EP_OutSetupPacket_int+0x88>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d90e      	bls.n	80062c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d009      	beq.n	80062c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c0:	461a      	mov	r2, r3
 80062c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f006 fc97 	bl	800cbfc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	4a0a      	ldr	r2, [pc, #40]	@ (80062fc <PCD_EP_OutSetupPacket_int+0x88>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d90c      	bls.n	80062f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	799b      	ldrb	r3, [r3, #6]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d108      	bne.n	80062f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6818      	ldr	r0, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062e8:	461a      	mov	r2, r3
 80062ea:	2101      	movs	r1, #1
 80062ec:	f004 f904 	bl	800a4f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	4f54300a 	.word	0x4f54300a

08006300 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	460b      	mov	r3, r1
 800630a:	70fb      	strb	r3, [r7, #3]
 800630c:	4613      	mov	r3, r2
 800630e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006316:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d107      	bne.n	800632e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800631e:	883b      	ldrh	r3, [r7, #0]
 8006320:	0419      	lsls	r1, r3, #16
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	430a      	orrs	r2, r1
 800632a:	629a      	str	r2, [r3, #40]	@ 0x28
 800632c:	e028      	b.n	8006380 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006334:	0c1b      	lsrs	r3, r3, #16
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	4413      	add	r3, r2
 800633a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800633c:	2300      	movs	r3, #0
 800633e:	73fb      	strb	r3, [r7, #15]
 8006340:	e00d      	b.n	800635e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	7bfb      	ldrb	r3, [r7, #15]
 8006348:	3340      	adds	r3, #64	@ 0x40
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	0c1b      	lsrs	r3, r3, #16
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	4413      	add	r3, r2
 8006356:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006358:	7bfb      	ldrb	r3, [r7, #15]
 800635a:	3301      	adds	r3, #1
 800635c:	73fb      	strb	r3, [r7, #15]
 800635e:	7bfa      	ldrb	r2, [r7, #15]
 8006360:	78fb      	ldrb	r3, [r7, #3]
 8006362:	3b01      	subs	r3, #1
 8006364:	429a      	cmp	r2, r3
 8006366:	d3ec      	bcc.n	8006342 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006368:	883b      	ldrh	r3, [r7, #0]
 800636a:	0418      	lsls	r0, r3, #16
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6819      	ldr	r1, [r3, #0]
 8006370:	78fb      	ldrb	r3, [r7, #3]
 8006372:	3b01      	subs	r3, #1
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	4302      	orrs	r2, r0
 8006378:	3340      	adds	r3, #64	@ 0x40
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	440b      	add	r3, r1
 800637e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3714      	adds	r7, #20
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800638e:	b480      	push	{r7}
 8006390:	b083      	sub	sp, #12
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
 8006396:	460b      	mov	r3, r1
 8006398:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	887a      	ldrh	r2, [r7, #2]
 80063a0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	460b      	mov	r3, r1
 80063ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e267      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d075      	beq.n	80064d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063e6:	4b88      	ldr	r3, [pc, #544]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f003 030c 	and.w	r3, r3, #12
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d00c      	beq.n	800640c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063f2:	4b85      	ldr	r3, [pc, #532]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d112      	bne.n	8006424 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063fe:	4b82      	ldr	r3, [pc, #520]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800640a:	d10b      	bne.n	8006424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800640c:	4b7e      	ldr	r3, [pc, #504]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d05b      	beq.n	80064d0 <HAL_RCC_OscConfig+0x108>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d157      	bne.n	80064d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e242      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800642c:	d106      	bne.n	800643c <HAL_RCC_OscConfig+0x74>
 800642e:	4b76      	ldr	r3, [pc, #472]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a75      	ldr	r2, [pc, #468]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	e01d      	b.n	8006478 <HAL_RCC_OscConfig+0xb0>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006444:	d10c      	bne.n	8006460 <HAL_RCC_OscConfig+0x98>
 8006446:	4b70      	ldr	r3, [pc, #448]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a6f      	ldr	r2, [pc, #444]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800644c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	4b6d      	ldr	r3, [pc, #436]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a6c      	ldr	r2, [pc, #432]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	e00b      	b.n	8006478 <HAL_RCC_OscConfig+0xb0>
 8006460:	4b69      	ldr	r3, [pc, #420]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a68      	ldr	r2, [pc, #416]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800646a:	6013      	str	r3, [r2, #0]
 800646c:	4b66      	ldr	r3, [pc, #408]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a65      	ldr	r2, [pc, #404]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d013      	beq.n	80064a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006480:	f7fc f8b4 	bl	80025ec <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006488:	f7fc f8b0 	bl	80025ec <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b64      	cmp	r3, #100	@ 0x64
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e207      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800649a:	4b5b      	ldr	r3, [pc, #364]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0f0      	beq.n	8006488 <HAL_RCC_OscConfig+0xc0>
 80064a6:	e014      	b.n	80064d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a8:	f7fc f8a0 	bl	80025ec <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064b0:	f7fc f89c 	bl	80025ec <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b64      	cmp	r3, #100	@ 0x64
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e1f3      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064c2:	4b51      	ldr	r3, [pc, #324]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1f0      	bne.n	80064b0 <HAL_RCC_OscConfig+0xe8>
 80064ce:	e000      	b.n	80064d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d063      	beq.n	80065a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064de:	4b4a      	ldr	r3, [pc, #296]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f003 030c 	and.w	r3, r3, #12
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00b      	beq.n	8006502 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ea:	4b47      	ldr	r3, [pc, #284]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064f2:	2b08      	cmp	r3, #8
 80064f4:	d11c      	bne.n	8006530 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064f6:	4b44      	ldr	r3, [pc, #272]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d116      	bne.n	8006530 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006502:	4b41      	ldr	r3, [pc, #260]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d005      	beq.n	800651a <HAL_RCC_OscConfig+0x152>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d001      	beq.n	800651a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e1c7      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800651a:	4b3b      	ldr	r3, [pc, #236]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	4937      	ldr	r1, [pc, #220]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800652a:	4313      	orrs	r3, r2
 800652c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800652e:	e03a      	b.n	80065a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d020      	beq.n	800657a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006538:	4b34      	ldr	r3, [pc, #208]	@ (800660c <HAL_RCC_OscConfig+0x244>)
 800653a:	2201      	movs	r2, #1
 800653c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653e:	f7fc f855 	bl	80025ec <HAL_GetTick>
 8006542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006544:	e008      	b.n	8006558 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006546:	f7fc f851 	bl	80025ec <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d901      	bls.n	8006558 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e1a8      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006558:	4b2b      	ldr	r3, [pc, #172]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0f0      	beq.n	8006546 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006564:	4b28      	ldr	r3, [pc, #160]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	00db      	lsls	r3, r3, #3
 8006572:	4925      	ldr	r1, [pc, #148]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 8006574:	4313      	orrs	r3, r2
 8006576:	600b      	str	r3, [r1, #0]
 8006578:	e015      	b.n	80065a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800657a:	4b24      	ldr	r3, [pc, #144]	@ (800660c <HAL_RCC_OscConfig+0x244>)
 800657c:	2200      	movs	r2, #0
 800657e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fc f834 	bl	80025ec <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006588:	f7fc f830 	bl	80025ec <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e187      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800659a:	4b1b      	ldr	r3, [pc, #108]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1f0      	bne.n	8006588 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d036      	beq.n	8006620 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d016      	beq.n	80065e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065ba:	4b15      	ldr	r3, [pc, #84]	@ (8006610 <HAL_RCC_OscConfig+0x248>)
 80065bc:	2201      	movs	r2, #1
 80065be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c0:	f7fc f814 	bl	80025ec <HAL_GetTick>
 80065c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065c8:	f7fc f810 	bl	80025ec <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e167      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065da:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <HAL_RCC_OscConfig+0x240>)
 80065dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f0      	beq.n	80065c8 <HAL_RCC_OscConfig+0x200>
 80065e6:	e01b      	b.n	8006620 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e8:	4b09      	ldr	r3, [pc, #36]	@ (8006610 <HAL_RCC_OscConfig+0x248>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ee:	f7fb fffd 	bl	80025ec <HAL_GetTick>
 80065f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065f4:	e00e      	b.n	8006614 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065f6:	f7fb fff9 	bl	80025ec <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b02      	cmp	r3, #2
 8006602:	d907      	bls.n	8006614 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e150      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
 8006608:	40023800 	.word	0x40023800
 800660c:	42470000 	.word	0x42470000
 8006610:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006614:	4b88      	ldr	r3, [pc, #544]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1ea      	bne.n	80065f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 8097 	beq.w	800675c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800662e:	2300      	movs	r3, #0
 8006630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006632:	4b81      	ldr	r3, [pc, #516]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10f      	bne.n	800665e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800663e:	2300      	movs	r3, #0
 8006640:	60bb      	str	r3, [r7, #8]
 8006642:	4b7d      	ldr	r3, [pc, #500]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006646:	4a7c      	ldr	r2, [pc, #496]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800664c:	6413      	str	r3, [r2, #64]	@ 0x40
 800664e:	4b7a      	ldr	r3, [pc, #488]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006656:	60bb      	str	r3, [r7, #8]
 8006658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800665a:	2301      	movs	r3, #1
 800665c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800665e:	4b77      	ldr	r3, [pc, #476]	@ (800683c <HAL_RCC_OscConfig+0x474>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006666:	2b00      	cmp	r3, #0
 8006668:	d118      	bne.n	800669c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800666a:	4b74      	ldr	r3, [pc, #464]	@ (800683c <HAL_RCC_OscConfig+0x474>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a73      	ldr	r2, [pc, #460]	@ (800683c <HAL_RCC_OscConfig+0x474>)
 8006670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006676:	f7fb ffb9 	bl	80025ec <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800667c:	e008      	b.n	8006690 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800667e:	f7fb ffb5 	bl	80025ec <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	2b02      	cmp	r3, #2
 800668a:	d901      	bls.n	8006690 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e10c      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006690:	4b6a      	ldr	r3, [pc, #424]	@ (800683c <HAL_RCC_OscConfig+0x474>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0f0      	beq.n	800667e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d106      	bne.n	80066b2 <HAL_RCC_OscConfig+0x2ea>
 80066a4:	4b64      	ldr	r3, [pc, #400]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a8:	4a63      	ldr	r2, [pc, #396]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80066b0:	e01c      	b.n	80066ec <HAL_RCC_OscConfig+0x324>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	2b05      	cmp	r3, #5
 80066b8:	d10c      	bne.n	80066d4 <HAL_RCC_OscConfig+0x30c>
 80066ba:	4b5f      	ldr	r3, [pc, #380]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066be:	4a5e      	ldr	r2, [pc, #376]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066c0:	f043 0304 	orr.w	r3, r3, #4
 80066c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80066c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066cc:	f043 0301 	orr.w	r3, r3, #1
 80066d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80066d2:	e00b      	b.n	80066ec <HAL_RCC_OscConfig+0x324>
 80066d4:	4b58      	ldr	r3, [pc, #352]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d8:	4a57      	ldr	r2, [pc, #348]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	6713      	str	r3, [r2, #112]	@ 0x70
 80066e0:	4b55      	ldr	r3, [pc, #340]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e4:	4a54      	ldr	r2, [pc, #336]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80066e6:	f023 0304 	bic.w	r3, r3, #4
 80066ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d015      	beq.n	8006720 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f4:	f7fb ff7a 	bl	80025ec <HAL_GetTick>
 80066f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066fa:	e00a      	b.n	8006712 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066fc:	f7fb ff76 	bl	80025ec <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800670a:	4293      	cmp	r3, r2
 800670c:	d901      	bls.n	8006712 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e0cb      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006712:	4b49      	ldr	r3, [pc, #292]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0ee      	beq.n	80066fc <HAL_RCC_OscConfig+0x334>
 800671e:	e014      	b.n	800674a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006720:	f7fb ff64 	bl	80025ec <HAL_GetTick>
 8006724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006726:	e00a      	b.n	800673e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006728:	f7fb ff60 	bl	80025ec <HAL_GetTick>
 800672c:	4602      	mov	r2, r0
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006736:	4293      	cmp	r3, r2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e0b5      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800673e:	4b3e      	ldr	r3, [pc, #248]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1ee      	bne.n	8006728 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800674a:	7dfb      	ldrb	r3, [r7, #23]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d105      	bne.n	800675c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006750:	4b39      	ldr	r3, [pc, #228]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006754:	4a38      	ldr	r2, [pc, #224]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006756:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800675a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 80a1 	beq.w	80068a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006766:	4b34      	ldr	r3, [pc, #208]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 030c 	and.w	r3, r3, #12
 800676e:	2b08      	cmp	r3, #8
 8006770:	d05c      	beq.n	800682c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d141      	bne.n	80067fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800677a:	4b31      	ldr	r3, [pc, #196]	@ (8006840 <HAL_RCC_OscConfig+0x478>)
 800677c:	2200      	movs	r2, #0
 800677e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006780:	f7fb ff34 	bl	80025ec <HAL_GetTick>
 8006784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006786:	e008      	b.n	800679a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006788:	f7fb ff30 	bl	80025ec <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e087      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800679a:	4b27      	ldr	r3, [pc, #156]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f0      	bne.n	8006788 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	69da      	ldr	r2, [r3, #28]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b4:	019b      	lsls	r3, r3, #6
 80067b6:	431a      	orrs	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067bc:	085b      	lsrs	r3, r3, #1
 80067be:	3b01      	subs	r3, #1
 80067c0:	041b      	lsls	r3, r3, #16
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c8:	061b      	lsls	r3, r3, #24
 80067ca:	491b      	ldr	r1, [pc, #108]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006840 <HAL_RCC_OscConfig+0x478>)
 80067d2:	2201      	movs	r2, #1
 80067d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d6:	f7fb ff09 	bl	80025ec <HAL_GetTick>
 80067da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067dc:	e008      	b.n	80067f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067de:	f7fb ff05 	bl	80025ec <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e05c      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067f0:	4b11      	ldr	r3, [pc, #68]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0f0      	beq.n	80067de <HAL_RCC_OscConfig+0x416>
 80067fc:	e054      	b.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067fe:	4b10      	ldr	r3, [pc, #64]	@ (8006840 <HAL_RCC_OscConfig+0x478>)
 8006800:	2200      	movs	r2, #0
 8006802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006804:	f7fb fef2 	bl	80025ec <HAL_GetTick>
 8006808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680a:	e008      	b.n	800681e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800680c:	f7fb feee 	bl	80025ec <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	2b02      	cmp	r3, #2
 8006818:	d901      	bls.n	800681e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e045      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800681e:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <HAL_RCC_OscConfig+0x470>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1f0      	bne.n	800680c <HAL_RCC_OscConfig+0x444>
 800682a:	e03d      	b.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d107      	bne.n	8006844 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e038      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
 8006838:	40023800 	.word	0x40023800
 800683c:	40007000 	.word	0x40007000
 8006840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006844:	4b1b      	ldr	r3, [pc, #108]	@ (80068b4 <HAL_RCC_OscConfig+0x4ec>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d028      	beq.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800685c:	429a      	cmp	r2, r3
 800685e:	d121      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800686a:	429a      	cmp	r2, r3
 800686c:	d11a      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006874:	4013      	ands	r3, r2
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800687a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800687c:	4293      	cmp	r3, r2
 800687e:	d111      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800688a:	085b      	lsrs	r3, r3, #1
 800688c:	3b01      	subs	r3, #1
 800688e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006890:	429a      	cmp	r2, r3
 8006892:	d107      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d001      	beq.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e000      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800

080068b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e0cc      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068cc:	4b68      	ldr	r3, [pc, #416]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0307 	and.w	r3, r3, #7
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d90c      	bls.n	80068f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068da:	4b65      	ldr	r3, [pc, #404]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	b2d2      	uxtb	r2, r2
 80068e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068e2:	4b63      	ldr	r3, [pc, #396]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0307 	and.w	r3, r3, #7
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d001      	beq.n	80068f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e0b8      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d020      	beq.n	8006942 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800690c:	4b59      	ldr	r3, [pc, #356]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	4a58      	ldr	r2, [pc, #352]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006912:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006916:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0308 	and.w	r3, r3, #8
 8006920:	2b00      	cmp	r3, #0
 8006922:	d005      	beq.n	8006930 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006924:	4b53      	ldr	r3, [pc, #332]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	4a52      	ldr	r2, [pc, #328]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800692a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800692e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006930:	4b50      	ldr	r3, [pc, #320]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	494d      	ldr	r1, [pc, #308]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800693e:	4313      	orrs	r3, r2
 8006940:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d044      	beq.n	80069d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d107      	bne.n	8006966 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006956:	4b47      	ldr	r3, [pc, #284]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d119      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e07f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	2b02      	cmp	r3, #2
 800696c:	d003      	beq.n	8006976 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006972:	2b03      	cmp	r3, #3
 8006974:	d107      	bne.n	8006986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006976:	4b3f      	ldr	r3, [pc, #252]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d109      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e06f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006986:	4b3b      	ldr	r3, [pc, #236]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e067      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006996:	4b37      	ldr	r3, [pc, #220]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f023 0203 	bic.w	r2, r3, #3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	4934      	ldr	r1, [pc, #208]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069a8:	f7fb fe20 	bl	80025ec <HAL_GetTick>
 80069ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ae:	e00a      	b.n	80069c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069b0:	f7fb fe1c 	bl	80025ec <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069be:	4293      	cmp	r3, r2
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e04f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c6:	4b2b      	ldr	r3, [pc, #172]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 020c 	and.w	r2, r3, #12
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d1eb      	bne.n	80069b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069d8:	4b25      	ldr	r3, [pc, #148]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d20c      	bcs.n	8006a00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069e6:	4b22      	ldr	r3, [pc, #136]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ee:	4b20      	ldr	r3, [pc, #128]	@ (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d001      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e032      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d008      	beq.n	8006a1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a0c:	4b19      	ldr	r3, [pc, #100]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4916      	ldr	r1, [pc, #88]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d009      	beq.n	8006a3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a2a:	4b12      	ldr	r3, [pc, #72]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	00db      	lsls	r3, r3, #3
 8006a38:	490e      	ldr	r1, [pc, #56]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a3e:	f000 f821 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8006a42:	4602      	mov	r2, r0
 8006a44:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	091b      	lsrs	r3, r3, #4
 8006a4a:	f003 030f 	and.w	r3, r3, #15
 8006a4e:	490a      	ldr	r1, [pc, #40]	@ (8006a78 <HAL_RCC_ClockConfig+0x1c0>)
 8006a50:	5ccb      	ldrb	r3, [r1, r3]
 8006a52:	fa22 f303 	lsr.w	r3, r2, r3
 8006a56:	4a09      	ldr	r2, [pc, #36]	@ (8006a7c <HAL_RCC_ClockConfig+0x1c4>)
 8006a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a5a:	4b09      	ldr	r3, [pc, #36]	@ (8006a80 <HAL_RCC_ClockConfig+0x1c8>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fb fd80 	bl	8002564 <HAL_InitTick>

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	40023c00 	.word	0x40023c00
 8006a74:	40023800 	.word	0x40023800
 8006a78:	08015868 	.word	0x08015868
 8006a7c:	20000024 	.word	0x20000024
 8006a80:	20000030 	.word	0x20000030

08006a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a88:	b090      	sub	sp, #64	@ 0x40
 8006a8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a9c:	4b59      	ldr	r3, [pc, #356]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 030c 	and.w	r3, r3, #12
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	d00d      	beq.n	8006ac4 <HAL_RCC_GetSysClockFreq+0x40>
 8006aa8:	2b08      	cmp	r3, #8
 8006aaa:	f200 80a1 	bhi.w	8006bf0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d002      	beq.n	8006ab8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	d003      	beq.n	8006abe <HAL_RCC_GetSysClockFreq+0x3a>
 8006ab6:	e09b      	b.n	8006bf0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ab8:	4b53      	ldr	r3, [pc, #332]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x184>)
 8006aba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006abc:	e09b      	b.n	8006bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006abe:	4b53      	ldr	r3, [pc, #332]	@ (8006c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ac2:	e098      	b.n	8006bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ace:	4b4d      	ldr	r3, [pc, #308]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d028      	beq.n	8006b2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ada:	4b4a      	ldr	r3, [pc, #296]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	099b      	lsrs	r3, r3, #6
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	623b      	str	r3, [r7, #32]
 8006ae4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006aec:	2100      	movs	r1, #0
 8006aee:	4b47      	ldr	r3, [pc, #284]	@ (8006c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006af0:	fb03 f201 	mul.w	r2, r3, r1
 8006af4:	2300      	movs	r3, #0
 8006af6:	fb00 f303 	mul.w	r3, r0, r3
 8006afa:	4413      	add	r3, r2
 8006afc:	4a43      	ldr	r2, [pc, #268]	@ (8006c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006afe:	fba0 1202 	umull	r1, r2, r0, r2
 8006b02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b04:	460a      	mov	r2, r1
 8006b06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006b08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b0a:	4413      	add	r3, r2
 8006b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b10:	2200      	movs	r2, #0
 8006b12:	61bb      	str	r3, [r7, #24]
 8006b14:	61fa      	str	r2, [r7, #28]
 8006b16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006b1e:	f7fa f91d 	bl	8000d5c <__aeabi_uldivmod>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	4613      	mov	r3, r2
 8006b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b2a:	e053      	b.n	8006bd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b2c:	4b35      	ldr	r3, [pc, #212]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	099b      	lsrs	r3, r3, #6
 8006b32:	2200      	movs	r2, #0
 8006b34:	613b      	str	r3, [r7, #16]
 8006b36:	617a      	str	r2, [r7, #20]
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006b3e:	f04f 0b00 	mov.w	fp, #0
 8006b42:	4652      	mov	r2, sl
 8006b44:	465b      	mov	r3, fp
 8006b46:	f04f 0000 	mov.w	r0, #0
 8006b4a:	f04f 0100 	mov.w	r1, #0
 8006b4e:	0159      	lsls	r1, r3, #5
 8006b50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b54:	0150      	lsls	r0, r2, #5
 8006b56:	4602      	mov	r2, r0
 8006b58:	460b      	mov	r3, r1
 8006b5a:	ebb2 080a 	subs.w	r8, r2, sl
 8006b5e:	eb63 090b 	sbc.w	r9, r3, fp
 8006b62:	f04f 0200 	mov.w	r2, #0
 8006b66:	f04f 0300 	mov.w	r3, #0
 8006b6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b76:	ebb2 0408 	subs.w	r4, r2, r8
 8006b7a:	eb63 0509 	sbc.w	r5, r3, r9
 8006b7e:	f04f 0200 	mov.w	r2, #0
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	00eb      	lsls	r3, r5, #3
 8006b88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b8c:	00e2      	lsls	r2, r4, #3
 8006b8e:	4614      	mov	r4, r2
 8006b90:	461d      	mov	r5, r3
 8006b92:	eb14 030a 	adds.w	r3, r4, sl
 8006b96:	603b      	str	r3, [r7, #0]
 8006b98:	eb45 030b 	adc.w	r3, r5, fp
 8006b9c:	607b      	str	r3, [r7, #4]
 8006b9e:	f04f 0200 	mov.w	r2, #0
 8006ba2:	f04f 0300 	mov.w	r3, #0
 8006ba6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006baa:	4629      	mov	r1, r5
 8006bac:	028b      	lsls	r3, r1, #10
 8006bae:	4621      	mov	r1, r4
 8006bb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	028a      	lsls	r2, r1, #10
 8006bb8:	4610      	mov	r0, r2
 8006bba:	4619      	mov	r1, r3
 8006bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	60bb      	str	r3, [r7, #8]
 8006bc2:	60fa      	str	r2, [r7, #12]
 8006bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bc8:	f7fa f8c8 	bl	8000d5c <__aeabi_uldivmod>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	0c1b      	lsrs	r3, r3, #16
 8006bda:	f003 0303 	and.w	r3, r3, #3
 8006bde:	3301      	adds	r3, #1
 8006be0:	005b      	lsls	r3, r3, #1
 8006be2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006be4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bee:	e002      	b.n	8006bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bf0:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3740      	adds	r7, #64	@ 0x40
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c02:	bf00      	nop
 8006c04:	40023800 	.word	0x40023800
 8006c08:	00f42400 	.word	0x00f42400
 8006c0c:	00b71b00 	.word	0x00b71b00

08006c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c10:	b480      	push	{r7}
 8006c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c14:	4b03      	ldr	r3, [pc, #12]	@ (8006c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c16:	681b      	ldr	r3, [r3, #0]
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000024 	.word	0x20000024

08006c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c2c:	f7ff fff0 	bl	8006c10 <HAL_RCC_GetHCLKFreq>
 8006c30:	4602      	mov	r2, r0
 8006c32:	4b05      	ldr	r3, [pc, #20]	@ (8006c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	0a9b      	lsrs	r3, r3, #10
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	4903      	ldr	r1, [pc, #12]	@ (8006c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c3e:	5ccb      	ldrb	r3, [r1, r3]
 8006c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40023800 	.word	0x40023800
 8006c4c:	08015878 	.word	0x08015878

08006c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c54:	f7ff ffdc 	bl	8006c10 <HAL_RCC_GetHCLKFreq>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	4b05      	ldr	r3, [pc, #20]	@ (8006c70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	0b5b      	lsrs	r3, r3, #13
 8006c60:	f003 0307 	and.w	r3, r3, #7
 8006c64:	4903      	ldr	r1, [pc, #12]	@ (8006c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c66:	5ccb      	ldrb	r3, [r1, r3]
 8006c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	40023800 	.word	0x40023800
 8006c74:	08015878 	.word	0x08015878

08006c78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d101      	bne.n	8006c8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e07b      	b.n	8006d82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d108      	bne.n	8006ca4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c9a:	d009      	beq.n	8006cb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	61da      	str	r2, [r3, #28]
 8006ca2:	e005      	b.n	8006cb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d106      	bne.n	8006cd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7fa ff6c 	bl	8001ba8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2202      	movs	r2, #2
 8006cd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ce6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006cf8:	431a      	orrs	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d02:	431a      	orrs	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	f003 0301 	and.w	r3, r3, #1
 8006d16:	431a      	orrs	r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d20:	431a      	orrs	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	69db      	ldr	r3, [r3, #28]
 8006d26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a1b      	ldr	r3, [r3, #32]
 8006d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d34:	ea42 0103 	orr.w	r1, r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	430a      	orrs	r2, r1
 8006d46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	0c1b      	lsrs	r3, r3, #16
 8006d4e:	f003 0104 	and.w	r1, r3, #4
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d56:	f003 0210 	and.w	r2, r3, #16
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	69da      	ldr	r2, [r3, #28]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3708      	adds	r7, #8
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b082      	sub	sp, #8
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d101      	bne.n	8006d9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e041      	b.n	8006e20 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d106      	bne.n	8006db6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7fa ff41 	bl	8001c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2202      	movs	r2, #2
 8006dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	4610      	mov	r0, r2
 8006dca:	f000 fad9 	bl	8007380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e041      	b.n	8006ebe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d106      	bne.n	8006e54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 f839 	bl	8006ec6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2202      	movs	r2, #2
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4619      	mov	r1, r3
 8006e66:	4610      	mov	r0, r2
 8006e68:	f000 fa8a 	bl	8007380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b083      	sub	sp, #12
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ece:	bf00      	nop
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d109      	bne.n	8006f00 <HAL_TIM_PWM_Start+0x24>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	bf14      	ite	ne
 8006ef8:	2301      	movne	r3, #1
 8006efa:	2300      	moveq	r3, #0
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	e022      	b.n	8006f46 <HAL_TIM_PWM_Start+0x6a>
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d109      	bne.n	8006f1a <HAL_TIM_PWM_Start+0x3e>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	bf14      	ite	ne
 8006f12:	2301      	movne	r3, #1
 8006f14:	2300      	moveq	r3, #0
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	e015      	b.n	8006f46 <HAL_TIM_PWM_Start+0x6a>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d109      	bne.n	8006f34 <HAL_TIM_PWM_Start+0x58>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	bf14      	ite	ne
 8006f2c:	2301      	movne	r3, #1
 8006f2e:	2300      	moveq	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	e008      	b.n	8006f46 <HAL_TIM_PWM_Start+0x6a>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	bf14      	ite	ne
 8006f40:	2301      	movne	r3, #1
 8006f42:	2300      	moveq	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e07c      	b.n	8007048 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d104      	bne.n	8006f5e <HAL_TIM_PWM_Start+0x82>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f5c:	e013      	b.n	8006f86 <HAL_TIM_PWM_Start+0xaa>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b04      	cmp	r3, #4
 8006f62:	d104      	bne.n	8006f6e <HAL_TIM_PWM_Start+0x92>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f6c:	e00b      	b.n	8006f86 <HAL_TIM_PWM_Start+0xaa>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b08      	cmp	r3, #8
 8006f72:	d104      	bne.n	8006f7e <HAL_TIM_PWM_Start+0xa2>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f7c:	e003      	b.n	8006f86 <HAL_TIM_PWM_Start+0xaa>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2202      	movs	r2, #2
 8006f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	6839      	ldr	r1, [r7, #0]
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f000 fcec 	bl	800796c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a2d      	ldr	r2, [pc, #180]	@ (8007050 <HAL_TIM_PWM_Start+0x174>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d004      	beq.n	8006fa8 <HAL_TIM_PWM_Start+0xcc>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8007054 <HAL_TIM_PWM_Start+0x178>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d101      	bne.n	8006fac <HAL_TIM_PWM_Start+0xd0>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e000      	b.n	8006fae <HAL_TIM_PWM_Start+0xd2>
 8006fac:	2300      	movs	r3, #0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d007      	beq.n	8006fc2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a22      	ldr	r2, [pc, #136]	@ (8007050 <HAL_TIM_PWM_Start+0x174>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d022      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd4:	d01d      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a1f      	ldr	r2, [pc, #124]	@ (8007058 <HAL_TIM_PWM_Start+0x17c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d018      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800705c <HAL_TIM_PWM_Start+0x180>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d013      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a1c      	ldr	r2, [pc, #112]	@ (8007060 <HAL_TIM_PWM_Start+0x184>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00e      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a16      	ldr	r2, [pc, #88]	@ (8007054 <HAL_TIM_PWM_Start+0x178>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d009      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a18      	ldr	r2, [pc, #96]	@ (8007064 <HAL_TIM_PWM_Start+0x188>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d004      	beq.n	8007012 <HAL_TIM_PWM_Start+0x136>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a16      	ldr	r2, [pc, #88]	@ (8007068 <HAL_TIM_PWM_Start+0x18c>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d111      	bne.n	8007036 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b06      	cmp	r3, #6
 8007022:	d010      	beq.n	8007046 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f042 0201 	orr.w	r2, r2, #1
 8007032:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007034:	e007      	b.n	8007046 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f042 0201 	orr.w	r2, r2, #1
 8007044:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	40010000 	.word	0x40010000
 8007054:	40010400 	.word	0x40010400
 8007058:	40000400 	.word	0x40000400
 800705c:	40000800 	.word	0x40000800
 8007060:	40000c00 	.word	0x40000c00
 8007064:	40014000 	.word	0x40014000
 8007068:	40001800 	.word	0x40001800

0800706c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b086      	sub	sp, #24
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007078:	2300      	movs	r3, #0
 800707a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007082:	2b01      	cmp	r3, #1
 8007084:	d101      	bne.n	800708a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007086:	2302      	movs	r3, #2
 8007088:	e0ae      	b.n	80071e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2201      	movs	r2, #1
 800708e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2b0c      	cmp	r3, #12
 8007096:	f200 809f 	bhi.w	80071d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800709a:	a201      	add	r2, pc, #4	@ (adr r2, 80070a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800709c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a0:	080070d5 	.word	0x080070d5
 80070a4:	080071d9 	.word	0x080071d9
 80070a8:	080071d9 	.word	0x080071d9
 80070ac:	080071d9 	.word	0x080071d9
 80070b0:	08007115 	.word	0x08007115
 80070b4:	080071d9 	.word	0x080071d9
 80070b8:	080071d9 	.word	0x080071d9
 80070bc:	080071d9 	.word	0x080071d9
 80070c0:	08007157 	.word	0x08007157
 80070c4:	080071d9 	.word	0x080071d9
 80070c8:	080071d9 	.word	0x080071d9
 80070cc:	080071d9 	.word	0x080071d9
 80070d0:	08007197 	.word	0x08007197
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 f9fc 	bl	80074d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0208 	orr.w	r2, r2, #8
 80070ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699a      	ldr	r2, [r3, #24]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0204 	bic.w	r2, r2, #4
 80070fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6999      	ldr	r1, [r3, #24]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	691a      	ldr	r2, [r3, #16]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	619a      	str	r2, [r3, #24]
      break;
 8007112:	e064      	b.n	80071de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68b9      	ldr	r1, [r7, #8]
 800711a:	4618      	mov	r0, r3
 800711c:	f000 fa4c 	bl	80075b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	699a      	ldr	r2, [r3, #24]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800712e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	699a      	ldr	r2, [r3, #24]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800713e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6999      	ldr	r1, [r3, #24]
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	021a      	lsls	r2, r3, #8
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	619a      	str	r2, [r3, #24]
      break;
 8007154:	e043      	b.n	80071de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68b9      	ldr	r1, [r7, #8]
 800715c:	4618      	mov	r0, r3
 800715e:	f000 faa1 	bl	80076a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	69da      	ldr	r2, [r3, #28]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f042 0208 	orr.w	r2, r2, #8
 8007170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	69da      	ldr	r2, [r3, #28]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0204 	bic.w	r2, r2, #4
 8007180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	69d9      	ldr	r1, [r3, #28]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	691a      	ldr	r2, [r3, #16]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	430a      	orrs	r2, r1
 8007192:	61da      	str	r2, [r3, #28]
      break;
 8007194:	e023      	b.n	80071de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68b9      	ldr	r1, [r7, #8]
 800719c:	4618      	mov	r0, r3
 800719e:	f000 faf5 	bl	800778c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	69da      	ldr	r2, [r3, #28]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	69d9      	ldr	r1, [r3, #28]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	021a      	lsls	r2, r3, #8
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	61da      	str	r2, [r3, #28]
      break;
 80071d6:	e002      	b.n	80071de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	75fb      	strb	r3, [r7, #23]
      break;
 80071dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3718      	adds	r7, #24
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007204:	2b01      	cmp	r3, #1
 8007206:	d101      	bne.n	800720c <HAL_TIM_ConfigClockSource+0x1c>
 8007208:	2302      	movs	r3, #2
 800720a:	e0b4      	b.n	8007376 <HAL_TIM_ConfigClockSource+0x186>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2202      	movs	r2, #2
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800722a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007232:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007244:	d03e      	beq.n	80072c4 <HAL_TIM_ConfigClockSource+0xd4>
 8007246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800724a:	f200 8087 	bhi.w	800735c <HAL_TIM_ConfigClockSource+0x16c>
 800724e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007252:	f000 8086 	beq.w	8007362 <HAL_TIM_ConfigClockSource+0x172>
 8007256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800725a:	d87f      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 800725c:	2b70      	cmp	r3, #112	@ 0x70
 800725e:	d01a      	beq.n	8007296 <HAL_TIM_ConfigClockSource+0xa6>
 8007260:	2b70      	cmp	r3, #112	@ 0x70
 8007262:	d87b      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 8007264:	2b60      	cmp	r3, #96	@ 0x60
 8007266:	d050      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x11a>
 8007268:	2b60      	cmp	r3, #96	@ 0x60
 800726a:	d877      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 800726c:	2b50      	cmp	r3, #80	@ 0x50
 800726e:	d03c      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0xfa>
 8007270:	2b50      	cmp	r3, #80	@ 0x50
 8007272:	d873      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 8007274:	2b40      	cmp	r3, #64	@ 0x40
 8007276:	d058      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x13a>
 8007278:	2b40      	cmp	r3, #64	@ 0x40
 800727a:	d86f      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 800727c:	2b30      	cmp	r3, #48	@ 0x30
 800727e:	d064      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x15a>
 8007280:	2b30      	cmp	r3, #48	@ 0x30
 8007282:	d86b      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 8007284:	2b20      	cmp	r3, #32
 8007286:	d060      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x15a>
 8007288:	2b20      	cmp	r3, #32
 800728a:	d867      	bhi.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
 800728c:	2b00      	cmp	r3, #0
 800728e:	d05c      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x15a>
 8007290:	2b10      	cmp	r3, #16
 8007292:	d05a      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x15a>
 8007294:	e062      	b.n	800735c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072a6:	f000 fb41 	bl	800792c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80072b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	609a      	str	r2, [r3, #8]
      break;
 80072c2:	e04f      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072d4:	f000 fb2a 	bl	800792c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689a      	ldr	r2, [r3, #8]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072e6:	609a      	str	r2, [r3, #8]
      break;
 80072e8:	e03c      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f6:	461a      	mov	r2, r3
 80072f8:	f000 fa9e 	bl	8007838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2150      	movs	r1, #80	@ 0x50
 8007302:	4618      	mov	r0, r3
 8007304:	f000 faf7 	bl	80078f6 <TIM_ITRx_SetConfig>
      break;
 8007308:	e02c      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007316:	461a      	mov	r2, r3
 8007318:	f000 fabd 	bl	8007896 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2160      	movs	r1, #96	@ 0x60
 8007322:	4618      	mov	r0, r3
 8007324:	f000 fae7 	bl	80078f6 <TIM_ITRx_SetConfig>
      break;
 8007328:	e01c      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007336:	461a      	mov	r2, r3
 8007338:	f000 fa7e 	bl	8007838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2140      	movs	r1, #64	@ 0x40
 8007342:	4618      	mov	r0, r3
 8007344:	f000 fad7 	bl	80078f6 <TIM_ITRx_SetConfig>
      break;
 8007348:	e00c      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4619      	mov	r1, r3
 8007354:	4610      	mov	r0, r2
 8007356:	f000 face 	bl	80078f6 <TIM_ITRx_SetConfig>
      break;
 800735a:	e003      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	73fb      	strb	r3, [r7, #15]
      break;
 8007360:	e000      	b.n	8007364 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007362:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007374:	7bfb      	ldrb	r3, [r7, #15]
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
	...

08007380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a46      	ldr	r2, [pc, #280]	@ (80074ac <TIM_Base_SetConfig+0x12c>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d013      	beq.n	80073c0 <TIM_Base_SetConfig+0x40>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800739e:	d00f      	beq.n	80073c0 <TIM_Base_SetConfig+0x40>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a43      	ldr	r2, [pc, #268]	@ (80074b0 <TIM_Base_SetConfig+0x130>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d00b      	beq.n	80073c0 <TIM_Base_SetConfig+0x40>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a42      	ldr	r2, [pc, #264]	@ (80074b4 <TIM_Base_SetConfig+0x134>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d007      	beq.n	80073c0 <TIM_Base_SetConfig+0x40>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a41      	ldr	r2, [pc, #260]	@ (80074b8 <TIM_Base_SetConfig+0x138>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d003      	beq.n	80073c0 <TIM_Base_SetConfig+0x40>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a40      	ldr	r2, [pc, #256]	@ (80074bc <TIM_Base_SetConfig+0x13c>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d108      	bne.n	80073d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a35      	ldr	r2, [pc, #212]	@ (80074ac <TIM_Base_SetConfig+0x12c>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d02b      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073e0:	d027      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a32      	ldr	r2, [pc, #200]	@ (80074b0 <TIM_Base_SetConfig+0x130>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d023      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a31      	ldr	r2, [pc, #196]	@ (80074b4 <TIM_Base_SetConfig+0x134>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d01f      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a30      	ldr	r2, [pc, #192]	@ (80074b8 <TIM_Base_SetConfig+0x138>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d01b      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a2f      	ldr	r2, [pc, #188]	@ (80074bc <TIM_Base_SetConfig+0x13c>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d017      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a2e      	ldr	r2, [pc, #184]	@ (80074c0 <TIM_Base_SetConfig+0x140>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a2d      	ldr	r2, [pc, #180]	@ (80074c4 <TIM_Base_SetConfig+0x144>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00f      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2c      	ldr	r2, [pc, #176]	@ (80074c8 <TIM_Base_SetConfig+0x148>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d00b      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a2b      	ldr	r2, [pc, #172]	@ (80074cc <TIM_Base_SetConfig+0x14c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d007      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a2a      	ldr	r2, [pc, #168]	@ (80074d0 <TIM_Base_SetConfig+0x150>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d003      	beq.n	8007432 <TIM_Base_SetConfig+0xb2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a29      	ldr	r2, [pc, #164]	@ (80074d4 <TIM_Base_SetConfig+0x154>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d108      	bne.n	8007444 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	4313      	orrs	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	4313      	orrs	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68fa      	ldr	r2, [r7, #12]
 8007456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689a      	ldr	r2, [r3, #8]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a10      	ldr	r2, [pc, #64]	@ (80074ac <TIM_Base_SetConfig+0x12c>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d003      	beq.n	8007478 <TIM_Base_SetConfig+0xf8>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a12      	ldr	r2, [pc, #72]	@ (80074bc <TIM_Base_SetConfig+0x13c>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d103      	bne.n	8007480 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	691a      	ldr	r2, [r3, #16]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b01      	cmp	r3, #1
 8007490:	d105      	bne.n	800749e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f023 0201 	bic.w	r2, r3, #1
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	611a      	str	r2, [r3, #16]
  }
}
 800749e:	bf00      	nop
 80074a0:	3714      	adds	r7, #20
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	40010000 	.word	0x40010000
 80074b0:	40000400 	.word	0x40000400
 80074b4:	40000800 	.word	0x40000800
 80074b8:	40000c00 	.word	0x40000c00
 80074bc:	40010400 	.word	0x40010400
 80074c0:	40014000 	.word	0x40014000
 80074c4:	40014400 	.word	0x40014400
 80074c8:	40014800 	.word	0x40014800
 80074cc:	40001800 	.word	0x40001800
 80074d0:	40001c00 	.word	0x40001c00
 80074d4:	40002000 	.word	0x40002000

080074d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	f023 0201 	bic.w	r2, r3, #1
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0303 	bic.w	r3, r3, #3
 800750e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68fa      	ldr	r2, [r7, #12]
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	f023 0302 	bic.w	r3, r3, #2
 8007520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a20      	ldr	r2, [pc, #128]	@ (80075b0 <TIM_OC1_SetConfig+0xd8>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d003      	beq.n	800753c <TIM_OC1_SetConfig+0x64>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a1f      	ldr	r2, [pc, #124]	@ (80075b4 <TIM_OC1_SetConfig+0xdc>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d10c      	bne.n	8007556 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	f023 0308 	bic.w	r3, r3, #8
 8007542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	4313      	orrs	r3, r2
 800754c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f023 0304 	bic.w	r3, r3, #4
 8007554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a15      	ldr	r2, [pc, #84]	@ (80075b0 <TIM_OC1_SetConfig+0xd8>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d003      	beq.n	8007566 <TIM_OC1_SetConfig+0x8e>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a14      	ldr	r2, [pc, #80]	@ (80075b4 <TIM_OC1_SetConfig+0xdc>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d111      	bne.n	800758a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800756c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	4313      	orrs	r3, r2
 800757e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	4313      	orrs	r3, r2
 8007588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	693a      	ldr	r2, [r7, #16]
 800758e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685a      	ldr	r2, [r3, #4]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	621a      	str	r2, [r3, #32]
}
 80075a4:	bf00      	nop
 80075a6:	371c      	adds	r7, #28
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	40010000 	.word	0x40010000
 80075b4:	40010400 	.word	0x40010400

080075b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	f023 0210 	bic.w	r2, r3, #16
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	021b      	lsls	r3, r3, #8
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f023 0320 	bic.w	r3, r3, #32
 8007602:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	011b      	lsls	r3, r3, #4
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	4313      	orrs	r3, r2
 800760e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a22      	ldr	r2, [pc, #136]	@ (800769c <TIM_OC2_SetConfig+0xe4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d003      	beq.n	8007620 <TIM_OC2_SetConfig+0x68>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a21      	ldr	r2, [pc, #132]	@ (80076a0 <TIM_OC2_SetConfig+0xe8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d10d      	bne.n	800763c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007626:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	011b      	lsls	r3, r3, #4
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	4313      	orrs	r3, r2
 8007632:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800763a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a17      	ldr	r2, [pc, #92]	@ (800769c <TIM_OC2_SetConfig+0xe4>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d003      	beq.n	800764c <TIM_OC2_SetConfig+0x94>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a16      	ldr	r2, [pc, #88]	@ (80076a0 <TIM_OC2_SetConfig+0xe8>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d113      	bne.n	8007674 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007652:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800765a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	4313      	orrs	r3, r2
 8007666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	693a      	ldr	r2, [r7, #16]
 8007670:	4313      	orrs	r3, r2
 8007672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	621a      	str	r2, [r3, #32]
}
 800768e:	bf00      	nop
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40010000 	.word	0x40010000
 80076a0:	40010400 	.word	0x40010400

080076a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	69db      	ldr	r3, [r3, #28]
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0303 	bic.w	r3, r3, #3
 80076da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	021b      	lsls	r3, r3, #8
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a21      	ldr	r2, [pc, #132]	@ (8007784 <TIM_OC3_SetConfig+0xe0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d003      	beq.n	800770a <TIM_OC3_SetConfig+0x66>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a20      	ldr	r2, [pc, #128]	@ (8007788 <TIM_OC3_SetConfig+0xe4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d10d      	bne.n	8007726 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	021b      	lsls	r3, r3, #8
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a16      	ldr	r2, [pc, #88]	@ (8007784 <TIM_OC3_SetConfig+0xe0>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d003      	beq.n	8007736 <TIM_OC3_SetConfig+0x92>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a15      	ldr	r2, [pc, #84]	@ (8007788 <TIM_OC3_SetConfig+0xe4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d113      	bne.n	800775e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800773c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	011b      	lsls	r3, r3, #4
 800774c:	693a      	ldr	r2, [r7, #16]
 800774e:	4313      	orrs	r3, r2
 8007750:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	699b      	ldr	r3, [r3, #24]
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	4313      	orrs	r3, r2
 800775c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	697a      	ldr	r2, [r7, #20]
 8007776:	621a      	str	r2, [r3, #32]
}
 8007778:	bf00      	nop
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	40010000 	.word	0x40010000
 8007788:	40010400 	.word	0x40010400

0800778c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800778c:	b480      	push	{r7}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a1b      	ldr	r3, [r3, #32]
 800779a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	021b      	lsls	r3, r3, #8
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	031b      	lsls	r3, r3, #12
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4a12      	ldr	r2, [pc, #72]	@ (8007830 <TIM_OC4_SetConfig+0xa4>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d003      	beq.n	80077f4 <TIM_OC4_SetConfig+0x68>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a11      	ldr	r2, [pc, #68]	@ (8007834 <TIM_OC4_SetConfig+0xa8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d109      	bne.n	8007808 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	695b      	ldr	r3, [r3, #20]
 8007800:	019b      	lsls	r3, r3, #6
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	693a      	ldr	r2, [r7, #16]
 8007820:	621a      	str	r2, [r3, #32]
}
 8007822:	bf00      	nop
 8007824:	371c      	adds	r7, #28
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	40010000 	.word	0x40010000
 8007834:	40010400 	.word	0x40010400

08007838 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007838:	b480      	push	{r7}
 800783a:	b087      	sub	sp, #28
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a1b      	ldr	r3, [r3, #32]
 8007848:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	f023 0201 	bic.w	r2, r3, #1
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007862:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	011b      	lsls	r3, r3, #4
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	4313      	orrs	r3, r2
 800786c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f023 030a 	bic.w	r3, r3, #10
 8007874:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	4313      	orrs	r3, r2
 800787c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	621a      	str	r2, [r3, #32]
}
 800788a:	bf00      	nop
 800788c:	371c      	adds	r7, #28
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr

08007896 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007896:	b480      	push	{r7}
 8007898:	b087      	sub	sp, #28
 800789a:	af00      	add	r7, sp, #0
 800789c:	60f8      	str	r0, [r7, #12]
 800789e:	60b9      	str	r1, [r7, #8]
 80078a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	f023 0210 	bic.w	r2, r3, #16
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	031b      	lsls	r3, r3, #12
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80078d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	011b      	lsls	r3, r3, #4
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	4313      	orrs	r3, r2
 80078dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	621a      	str	r2, [r3, #32]
}
 80078ea:	bf00      	nop
 80078ec:	371c      	adds	r7, #28
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078f6:	b480      	push	{r7}
 80078f8:	b085      	sub	sp, #20
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
 80078fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800790c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4313      	orrs	r3, r2
 8007914:	f043 0307 	orr.w	r3, r3, #7
 8007918:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	609a      	str	r2, [r3, #8]
}
 8007920:	bf00      	nop
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
 8007938:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007946:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	021a      	lsls	r2, r3, #8
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	431a      	orrs	r2, r3
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	4313      	orrs	r3, r2
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	4313      	orrs	r3, r2
 8007958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	609a      	str	r2, [r3, #8]
}
 8007960:	bf00      	nop
 8007962:	371c      	adds	r7, #28
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	f003 031f 	and.w	r3, r3, #31
 800797e:	2201      	movs	r2, #1
 8007980:	fa02 f303 	lsl.w	r3, r2, r3
 8007984:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a1a      	ldr	r2, [r3, #32]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	43db      	mvns	r3, r3
 800798e:	401a      	ands	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a1a      	ldr	r2, [r3, #32]
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f003 031f 	and.w	r3, r3, #31
 800799e:	6879      	ldr	r1, [r7, #4]
 80079a0:	fa01 f303 	lsl.w	r3, r1, r3
 80079a4:	431a      	orrs	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	621a      	str	r2, [r3, #32]
}
 80079aa:	bf00      	nop
 80079ac:	371c      	adds	r7, #28
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr
	...

080079b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d101      	bne.n	80079d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079cc:	2302      	movs	r3, #2
 80079ce:	e05a      	b.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2202      	movs	r2, #2
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a21      	ldr	r2, [pc, #132]	@ (8007a94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d022      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a1c:	d01d      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a1d      	ldr	r2, [pc, #116]	@ (8007a98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d018      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d013      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a1a      	ldr	r2, [pc, #104]	@ (8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d00e      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a18      	ldr	r2, [pc, #96]	@ (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d009      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a17      	ldr	r2, [pc, #92]	@ (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d004      	beq.n	8007a5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a15      	ldr	r2, [pc, #84]	@ (8007aac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d10c      	bne.n	8007a74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3714      	adds	r7, #20
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	40010000 	.word	0x40010000
 8007a98:	40000400 	.word	0x40000400
 8007a9c:	40000800 	.word	0x40000800
 8007aa0:	40000c00 	.word	0x40000c00
 8007aa4:	40010400 	.word	0x40010400
 8007aa8:	40014000 	.word	0x40014000
 8007aac:	40001800 	.word	0x40001800

08007ab0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d101      	bne.n	8007acc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ac8:	2302      	movs	r3, #2
 8007aca:	e03d      	b.n	8007b48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	695b      	ldr	r3, [r3, #20]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e042      	b.n	8007bec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d106      	bne.n	8007b80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fa f8f0 	bl	8001d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2224      	movs	r2, #36	@ 0x24
 8007b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 ff81 	bl	8008aa0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	691a      	ldr	r2, [r3, #16]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007bac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	695a      	ldr	r2, [r3, #20]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007bbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68da      	ldr	r2, [r3, #12]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007bcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08c      	sub	sp, #48	@ 0x30
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b20      	cmp	r3, #32
 8007c0c:	d14a      	bne.n	8007ca4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d002      	beq.n	8007c1a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007c14:	88fb      	ldrh	r3, [r7, #6]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d101      	bne.n	8007c1e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e043      	b.n	8007ca6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2201      	movs	r2, #1
 8007c22:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007c2a:	88fb      	ldrh	r3, [r7, #6]
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	68b9      	ldr	r1, [r7, #8]
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 fcd5 	bl	80085e0 <UART_Start_Receive_DMA>
 8007c36:	4603      	mov	r3, r0
 8007c38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d12c      	bne.n	8007c9e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d125      	bne.n	8007c98 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	613b      	str	r3, [r7, #16]
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	613b      	str	r3, [r7, #16]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	613b      	str	r3, [r7, #16]
 8007c60:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	330c      	adds	r3, #12
 8007c68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	e853 3f00 	ldrex	r3, [r3]
 8007c70:	617b      	str	r3, [r7, #20]
   return(result);
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f043 0310 	orr.w	r3, r3, #16
 8007c78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	330c      	adds	r3, #12
 8007c80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c82:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c86:	6a39      	ldr	r1, [r7, #32]
 8007c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c8a:	e841 2300 	strex	r3, r2, [r1]
 8007c8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1e5      	bne.n	8007c62 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8007c96:	e002      	b.n	8007c9e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007c9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ca2:	e000      	b.n	8007ca6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007ca4:	2302      	movs	r3, #2
  }
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3730      	adds	r7, #48	@ 0x30
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b0a0      	sub	sp, #128	@ 0x80
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	330c      	adds	r3, #12
 8007cbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc0:	e853 3f00 	ldrex	r3, [r3]
 8007cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007cc8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8007ccc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	330c      	adds	r3, #12
 8007cd4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007cd6:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007cd8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cda:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007cdc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007cde:	e841 2300 	strex	r3, r2, [r1]
 8007ce2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007ce4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d1e5      	bne.n	8007cb6 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	3314      	adds	r3, #20
 8007cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cf4:	e853 3f00 	ldrex	r3, [r3]
 8007cf8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007cfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cfc:	f023 0301 	bic.w	r3, r3, #1
 8007d00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	3314      	adds	r3, #20
 8007d08:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007d0a:	657a      	str	r2, [r7, #84]	@ 0x54
 8007d0c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007d10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007d12:	e841 2300 	strex	r3, r2, [r1]
 8007d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007d18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1e5      	bne.n	8007cea <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d119      	bne.n	8007d5a <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	330c      	adds	r3, #12
 8007d2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d30:	e853 3f00 	ldrex	r3, [r3]
 8007d34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	f023 0310 	bic.w	r3, r3, #16
 8007d3c:	677b      	str	r3, [r7, #116]	@ 0x74
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007d46:	643a      	str	r2, [r7, #64]	@ 0x40
 8007d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d4e:	e841 2300 	strex	r3, r2, [r1]
 8007d52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1e5      	bne.n	8007d26 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d64:	2b80      	cmp	r3, #128	@ 0x80
 8007d66:	d136      	bne.n	8007dd6 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	3314      	adds	r3, #20
 8007d6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	e853 3f00 	ldrex	r3, [r3]
 8007d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	3314      	adds	r3, #20
 8007d86:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d90:	e841 2300 	strex	r3, r2, [r1]
 8007d94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1e5      	bne.n	8007d68 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d018      	beq.n	8007dd6 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da8:	2200      	movs	r2, #0
 8007daa:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fa feb1 	bl	8002b18 <HAL_DMA_Abort>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00c      	beq.n	8007dd6 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f7fb f8d3 	bl	8002f6c <HAL_DMA_GetError>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b20      	cmp	r3, #32
 8007dca:	d104      	bne.n	8007dd6 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2210      	movs	r2, #16
 8007dd0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	e052      	b.n	8007e7c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007de0:	2b40      	cmp	r3, #64	@ 0x40
 8007de2:	d136      	bne.n	8007e52 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3314      	adds	r3, #20
 8007dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	e853 3f00 	ldrex	r3, [r3]
 8007df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3314      	adds	r3, #20
 8007e02:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e04:	61ba      	str	r2, [r7, #24]
 8007e06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e08:	6979      	ldr	r1, [r7, #20]
 8007e0a:	69ba      	ldr	r2, [r7, #24]
 8007e0c:	e841 2300 	strex	r3, r2, [r1]
 8007e10:	613b      	str	r3, [r7, #16]
   return(result);
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e5      	bne.n	8007de4 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d018      	beq.n	8007e52 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e24:	2200      	movs	r2, #0
 8007e26:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fa fe73 	bl	8002b18 <HAL_DMA_Abort>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00c      	beq.n	8007e52 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fb f895 	bl	8002f6c <HAL_DMA_GetError>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b20      	cmp	r3, #32
 8007e46:	d104      	bne.n	8007e52 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2210      	movs	r2, #16
 8007e4c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	e014      	b.n	8007e7c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2220      	movs	r2, #32
 8007e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3780      	adds	r7, #128	@ 0x80
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b0ba      	sub	sp, #232	@ 0xe8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10f      	bne.n	8007eea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ece:	f003 0320 	and.w	r3, r3, #32
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d009      	beq.n	8007eea <HAL_UART_IRQHandler+0x66>
 8007ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eda:	f003 0320 	and.w	r3, r3, #32
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d003      	beq.n	8007eea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fd1d 	bl	8008922 <UART_Receive_IT>
      return;
 8007ee8:	e25b      	b.n	80083a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007eea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f000 80de 	beq.w	80080b0 <HAL_UART_IRQHandler+0x22c>
 8007ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d106      	bne.n	8007f0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 80d1 	beq.w	80080b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00b      	beq.n	8007f32 <HAL_UART_IRQHandler+0xae>
 8007f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d005      	beq.n	8007f32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2a:	f043 0201 	orr.w	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f36:	f003 0304 	and.w	r3, r3, #4
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00b      	beq.n	8007f56 <HAL_UART_IRQHandler+0xd2>
 8007f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d005      	beq.n	8007f56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4e:	f043 0202 	orr.w	r2, r3, #2
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f5a:	f003 0302 	and.w	r3, r3, #2
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00b      	beq.n	8007f7a <HAL_UART_IRQHandler+0xf6>
 8007f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f66:	f003 0301 	and.w	r3, r3, #1
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d005      	beq.n	8007f7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f72:	f043 0204 	orr.w	r2, r3, #4
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f7e:	f003 0308 	and.w	r3, r3, #8
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d011      	beq.n	8007faa <HAL_UART_IRQHandler+0x126>
 8007f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f8a:	f003 0320 	and.w	r3, r3, #32
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d105      	bne.n	8007f9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d005      	beq.n	8007faa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fa2:	f043 0208 	orr.w	r2, r3, #8
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	f000 81f2 	beq.w	8008398 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb8:	f003 0320 	and.w	r3, r3, #32
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d008      	beq.n	8007fd2 <HAL_UART_IRQHandler+0x14e>
 8007fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fc4:	f003 0320 	and.w	r3, r3, #32
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d002      	beq.n	8007fd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fca8 	bl	8008922 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	695b      	ldr	r3, [r3, #20]
 8007fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fdc:	2b40      	cmp	r3, #64	@ 0x40
 8007fde:	bf0c      	ite	eq
 8007fe0:	2301      	moveq	r3, #1
 8007fe2:	2300      	movne	r3, #0
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fee:	f003 0308 	and.w	r3, r3, #8
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d103      	bne.n	8007ffe <HAL_UART_IRQHandler+0x17a>
 8007ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d04f      	beq.n	800809e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 fbb0 	bl	8008764 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800e:	2b40      	cmp	r3, #64	@ 0x40
 8008010:	d141      	bne.n	8008096 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3314      	adds	r3, #20
 8008018:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008028:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800802c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008030:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3314      	adds	r3, #20
 800803a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800803e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800804a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1d9      	bne.n	8008012 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008062:	2b00      	cmp	r3, #0
 8008064:	d013      	beq.n	800808e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806a:	4a7e      	ldr	r2, [pc, #504]	@ (8008264 <HAL_UART_IRQHandler+0x3e0>)
 800806c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008072:	4618      	mov	r0, r3
 8008074:	f7fa fdc0 	bl	8002bf8 <HAL_DMA_Abort_IT>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	d016      	beq.n	80080ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008088:	4610      	mov	r0, r2
 800808a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800808c:	e00e      	b.n	80080ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7f9 f8b0 	bl	80011f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008094:	e00a      	b.n	80080ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f7f9 f8ac 	bl	80011f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800809c:	e006      	b.n	80080ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7f9 f8a8 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80080aa:	e175      	b.n	8008398 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ac:	bf00      	nop
    return;
 80080ae:	e173      	b.n	8008398 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	f040 814f 	bne.w	8008358 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80080ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080be:	f003 0310 	and.w	r3, r3, #16
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	f000 8148 	beq.w	8008358 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80080c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080cc:	f003 0310 	and.w	r3, r3, #16
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f000 8141 	beq.w	8008358 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080d6:	2300      	movs	r3, #0
 80080d8:	60bb      	str	r3, [r7, #8]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60bb      	str	r3, [r7, #8]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	60bb      	str	r3, [r7, #8]
 80080ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080f6:	2b40      	cmp	r3, #64	@ 0x40
 80080f8:	f040 80b6 	bne.w	8008268 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008108:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8145 	beq.w	800839c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800811a:	429a      	cmp	r2, r3
 800811c:	f080 813e 	bcs.w	800839c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008126:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008132:	f000 8088 	beq.w	8008246 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	330c      	adds	r3, #12
 800813c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008144:	e853 3f00 	ldrex	r3, [r3]
 8008148:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800814c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008154:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	330c      	adds	r3, #12
 800815e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008162:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008166:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800816e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008172:	e841 2300 	strex	r3, r2, [r1]
 8008176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800817a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1d9      	bne.n	8008136 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	3314      	adds	r3, #20
 8008188:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800818c:	e853 3f00 	ldrex	r3, [r3]
 8008190:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008192:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008194:	f023 0301 	bic.w	r3, r3, #1
 8008198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3314      	adds	r3, #20
 80081a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80081a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80081aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80081ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80081b2:	e841 2300 	strex	r3, r2, [r1]
 80081b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80081b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1e1      	bne.n	8008182 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3314      	adds	r3, #20
 80081c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081c8:	e853 3f00 	ldrex	r3, [r3]
 80081cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80081ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	3314      	adds	r3, #20
 80081de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80081e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80081e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80081e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80081ea:	e841 2300 	strex	r3, r2, [r1]
 80081ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80081f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1e3      	bne.n	80081be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2220      	movs	r2, #32
 80081fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	330c      	adds	r3, #12
 800820a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008216:	f023 0310 	bic.w	r3, r3, #16
 800821a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	330c      	adds	r3, #12
 8008224:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008228:	65ba      	str	r2, [r7, #88]	@ 0x58
 800822a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800822e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008230:	e841 2300 	strex	r3, r2, [r1]
 8008234:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1e3      	bne.n	8008204 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008240:	4618      	mov	r0, r3
 8008242:	f7fa fc69 	bl	8002b18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2202      	movs	r2, #2
 800824a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008254:	b29b      	uxth	r3, r3
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	b29b      	uxth	r3, r3
 800825a:	4619      	mov	r1, r3
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f7f8 ffb3 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008262:	e09b      	b.n	800839c <HAL_UART_IRQHandler+0x518>
 8008264:	0800882b 	.word	0x0800882b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008270:	b29b      	uxth	r3, r3
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800827c:	b29b      	uxth	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 808e 	beq.w	80083a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008284:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8089 	beq.w	80083a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	330c      	adds	r3, #12
 8008294:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008298:	e853 3f00 	ldrex	r3, [r3]
 800829c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800829e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	330c      	adds	r3, #12
 80082ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80082b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80082b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082ba:	e841 2300 	strex	r3, r2, [r1]
 80082be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1e3      	bne.n	800828e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	3314      	adds	r3, #20
 80082cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d0:	e853 3f00 	ldrex	r3, [r3]
 80082d4:	623b      	str	r3, [r7, #32]
   return(result);
 80082d6:	6a3b      	ldr	r3, [r7, #32]
 80082d8:	f023 0301 	bic.w	r3, r3, #1
 80082dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	3314      	adds	r3, #20
 80082e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80082ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80082ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082f2:	e841 2300 	strex	r3, r2, [r1]
 80082f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1e3      	bne.n	80082c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2220      	movs	r2, #32
 8008302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	330c      	adds	r3, #12
 8008312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	60fb      	str	r3, [r7, #12]
   return(result);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f023 0310 	bic.w	r3, r3, #16
 8008322:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	330c      	adds	r3, #12
 800832c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008330:	61fa      	str	r2, [r7, #28]
 8008332:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	69b9      	ldr	r1, [r7, #24]
 8008336:	69fa      	ldr	r2, [r7, #28]
 8008338:	e841 2300 	strex	r3, r2, [r1]
 800833c:	617b      	str	r3, [r7, #20]
   return(result);
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e3      	bne.n	800830c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2202      	movs	r2, #2
 8008348:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800834a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f7f8 ff39 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008356:	e023      	b.n	80083a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800835c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008360:	2b00      	cmp	r3, #0
 8008362:	d009      	beq.n	8008378 <HAL_UART_IRQHandler+0x4f4>
 8008364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800836c:	2b00      	cmp	r3, #0
 800836e:	d003      	beq.n	8008378 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fa6e 	bl	8008852 <UART_Transmit_IT>
    return;
 8008376:	e014      	b.n	80083a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800837c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00e      	beq.n	80083a2 <HAL_UART_IRQHandler+0x51e>
 8008384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800838c:	2b00      	cmp	r3, #0
 800838e:	d008      	beq.n	80083a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 faae 	bl	80088f2 <UART_EndTransmit_IT>
    return;
 8008396:	e004      	b.n	80083a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8008398:	bf00      	nop
 800839a:	e002      	b.n	80083a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800839c:	bf00      	nop
 800839e:	e000      	b.n	80083a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80083a0:	bf00      	nop
  }
}
 80083a2:	37e8      	adds	r7, #232	@ 0xe8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80083b0:	bf00      	nop
 80083b2:	370c      	adds	r7, #12
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80083c4:	bf00      	nop
 80083c6:	370c      	adds	r7, #12
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80083d8:	bf00      	nop
 80083da:	370c      	adds	r7, #12
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b09c      	sub	sp, #112	@ 0x70
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d172      	bne.n	80084e6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008402:	2200      	movs	r2, #0
 8008404:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008406:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	330c      	adds	r3, #12
 800840c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800841c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800841e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	330c      	adds	r3, #12
 8008424:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008426:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008428:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800842c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800842e:	e841 2300 	strex	r3, r2, [r1]
 8008432:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1e5      	bne.n	8008406 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	3314      	adds	r3, #20
 8008440:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008444:	e853 3f00 	ldrex	r3, [r3]
 8008448:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800844a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844c:	f023 0301 	bic.w	r3, r3, #1
 8008450:	667b      	str	r3, [r7, #100]	@ 0x64
 8008452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	3314      	adds	r3, #20
 8008458:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800845a:	647a      	str	r2, [r7, #68]	@ 0x44
 800845c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800845e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008460:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008462:	e841 2300 	strex	r3, r2, [r1]
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1e5      	bne.n	800843a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800846e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	3314      	adds	r3, #20
 8008474:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	e853 3f00 	ldrex	r3, [r3]
 800847c:	623b      	str	r3, [r7, #32]
   return(result);
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008484:	663b      	str	r3, [r7, #96]	@ 0x60
 8008486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3314      	adds	r3, #20
 800848c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800848e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008490:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008496:	e841 2300 	strex	r3, r2, [r1]
 800849a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800849c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1e5      	bne.n	800846e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80084a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a4:	2220      	movs	r2, #32
 80084a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d119      	bne.n	80084e6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	330c      	adds	r3, #12
 80084b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	e853 3f00 	ldrex	r3, [r3]
 80084c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f023 0310 	bic.w	r3, r3, #16
 80084c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	330c      	adds	r3, #12
 80084d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80084d2:	61fa      	str	r2, [r7, #28]
 80084d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d6:	69b9      	ldr	r1, [r7, #24]
 80084d8:	69fa      	ldr	r2, [r7, #28]
 80084da:	e841 2300 	strex	r3, r2, [r1]
 80084de:	617b      	str	r3, [r7, #20]
   return(result);
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1e5      	bne.n	80084b2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e8:	2200      	movs	r2, #0
 80084ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d106      	bne.n	8008502 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084f8:	4619      	mov	r1, r3
 80084fa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084fc:	f7f8 fe64 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008500:	e002      	b.n	8008508 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008502:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008504:	f7ff ff5a 	bl	80083bc <HAL_UART_RxCpltCallback>
}
 8008508:	bf00      	nop
 800850a:	3770      	adds	r7, #112	@ 0x70
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2201      	movs	r2, #1
 8008522:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008528:	2b01      	cmp	r3, #1
 800852a:	d108      	bne.n	800853e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008530:	085b      	lsrs	r3, r3, #1
 8008532:	b29b      	uxth	r3, r3
 8008534:	4619      	mov	r1, r3
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f7f8 fe46 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800853c:	e002      	b.n	8008544 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f7ff ff46 	bl	80083d0 <HAL_UART_RxHalfCpltCallback>
}
 8008544:	bf00      	nop
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	695b      	ldr	r3, [r3, #20]
 8008564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008568:	2b80      	cmp	r3, #128	@ 0x80
 800856a:	bf0c      	ite	eq
 800856c:	2301      	moveq	r3, #1
 800856e:	2300      	movne	r3, #0
 8008570:	b2db      	uxtb	r3, r3
 8008572:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b21      	cmp	r3, #33	@ 0x21
 800857e:	d108      	bne.n	8008592 <UART_DMAError+0x46>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d005      	beq.n	8008592 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2200      	movs	r2, #0
 800858a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800858c:	68b8      	ldr	r0, [r7, #8]
 800858e:	f000 f8c1 	bl	8008714 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800859c:	2b40      	cmp	r3, #64	@ 0x40
 800859e:	bf0c      	ite	eq
 80085a0:	2301      	moveq	r3, #1
 80085a2:	2300      	movne	r3, #0
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b22      	cmp	r3, #34	@ 0x22
 80085b2:	d108      	bne.n	80085c6 <UART_DMAError+0x7a>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d005      	beq.n	80085c6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	2200      	movs	r2, #0
 80085be:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80085c0:	68b8      	ldr	r0, [r7, #8]
 80085c2:	f000 f8cf 	bl	8008764 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ca:	f043 0210 	orr.w	r2, r3, #16
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085d2:	68b8      	ldr	r0, [r7, #8]
 80085d4:	f7f8 fe0e 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d8:	bf00      	nop
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b098      	sub	sp, #96	@ 0x60
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	4613      	mov	r3, r2
 80085ec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	88fa      	ldrh	r2, [r7, #6]
 80085f8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2222      	movs	r2, #34	@ 0x22
 8008604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800860c:	4a3e      	ldr	r2, [pc, #248]	@ (8008708 <UART_Start_Receive_DMA+0x128>)
 800860e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008614:	4a3d      	ldr	r2, [pc, #244]	@ (800870c <UART_Start_Receive_DMA+0x12c>)
 8008616:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861c:	4a3c      	ldr	r2, [pc, #240]	@ (8008710 <UART_Start_Receive_DMA+0x130>)
 800861e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008624:	2200      	movs	r2, #0
 8008626:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008628:	f107 0308 	add.w	r3, r7, #8
 800862c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3304      	adds	r3, #4
 8008638:	4619      	mov	r1, r3
 800863a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	f7fa fa12 	bl	8002a68 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008644:	2300      	movs	r3, #0
 8008646:	613b      	str	r3, [r7, #16]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	613b      	str	r3, [r7, #16]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	613b      	str	r3, [r7, #16]
 8008658:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d019      	beq.n	8008696 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	330c      	adds	r3, #12
 8008668:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008678:	65bb      	str	r3, [r7, #88]	@ 0x58
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	330c      	adds	r3, #12
 8008680:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008682:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008684:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008688:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e5      	bne.n	8008662 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	3314      	adds	r3, #20
 800869c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a8:	f043 0301 	orr.w	r3, r3, #1
 80086ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3314      	adds	r3, #20
 80086b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086b6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80086b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80086bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e5      	bne.n	8008696 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	3314      	adds	r3, #20
 80086d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	e853 3f00 	ldrex	r3, [r3]
 80086d8:	617b      	str	r3, [r7, #20]
   return(result);
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	3314      	adds	r3, #20
 80086e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80086ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80086ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ee:	6a39      	ldr	r1, [r7, #32]
 80086f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f2:	e841 2300 	strex	r3, r2, [r1]
 80086f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1e5      	bne.n	80086ca <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3760      	adds	r7, #96	@ 0x60
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}
 8008708:	080083e5 	.word	0x080083e5
 800870c:	08008511 	.word	0x08008511
 8008710:	0800854d 	.word	0x0800854d

08008714 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b089      	sub	sp, #36	@ 0x24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	e853 3f00 	ldrex	r3, [r3]
 800872a:	60bb      	str	r3, [r7, #8]
   return(result);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008732:	61fb      	str	r3, [r7, #28]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	330c      	adds	r3, #12
 800873a:	69fa      	ldr	r2, [r7, #28]
 800873c:	61ba      	str	r2, [r7, #24]
 800873e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008740:	6979      	ldr	r1, [r7, #20]
 8008742:	69ba      	ldr	r2, [r7, #24]
 8008744:	e841 2300 	strex	r3, r2, [r1]
 8008748:	613b      	str	r3, [r7, #16]
   return(result);
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1e5      	bne.n	800871c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2220      	movs	r2, #32
 8008754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008758:	bf00      	nop
 800875a:	3724      	adds	r7, #36	@ 0x24
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008764:	b480      	push	{r7}
 8008766:	b095      	sub	sp, #84	@ 0x54
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	330c      	adds	r3, #12
 8008772:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008776:	e853 3f00 	ldrex	r3, [r3]
 800877a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800877c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	330c      	adds	r3, #12
 800878a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800878c:	643a      	str	r2, [r7, #64]	@ 0x40
 800878e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008790:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008792:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008794:	e841 2300 	strex	r3, r2, [r1]
 8008798:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800879a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1e5      	bne.n	800876c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3314      	adds	r3, #20
 80087a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6a3b      	ldr	r3, [r7, #32]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	f023 0301 	bic.w	r3, r3, #1
 80087b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3314      	adds	r3, #20
 80087be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e5      	bne.n	80087a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d119      	bne.n	8008810 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	330c      	adds	r3, #12
 80087e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e853 3f00 	ldrex	r3, [r3]
 80087ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f023 0310 	bic.w	r3, r3, #16
 80087f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087fc:	61ba      	str	r2, [r7, #24]
 80087fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	6979      	ldr	r1, [r7, #20]
 8008802:	69ba      	ldr	r2, [r7, #24]
 8008804:	e841 2300 	strex	r3, r2, [r1]
 8008808:	613b      	str	r3, [r7, #16]
   return(result);
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1e5      	bne.n	80087dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2220      	movs	r2, #32
 8008814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800881e:	bf00      	nop
 8008820:	3754      	adds	r7, #84	@ 0x54
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008836:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f7f8 fcd5 	bl	80011f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800884a:	bf00      	nop
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008852:	b480      	push	{r7}
 8008854:	b085      	sub	sp, #20
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b21      	cmp	r3, #33	@ 0x21
 8008864:	d13e      	bne.n	80088e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800886e:	d114      	bne.n	800889a <UART_Transmit_IT+0x48>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d110      	bne.n	800889a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a1b      	ldr	r3, [r3, #32]
 800887c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	881b      	ldrh	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800888c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	1c9a      	adds	r2, r3, #2
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	621a      	str	r2, [r3, #32]
 8008898:	e008      	b.n	80088ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a1b      	ldr	r3, [r3, #32]
 800889e:	1c59      	adds	r1, r3, #1
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	6211      	str	r1, [r2, #32]
 80088a4:	781a      	ldrb	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	4619      	mov	r1, r3
 80088ba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10f      	bne.n	80088e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68da      	ldr	r2, [r3, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088e0:	2300      	movs	r3, #0
 80088e2:	e000      	b.n	80088e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088e4:	2302      	movs	r3, #2
  }
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3714      	adds	r7, #20
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr

080088f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b082      	sub	sp, #8
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008908:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2220      	movs	r2, #32
 800890e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7ff fd48 	bl	80083a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b08c      	sub	sp, #48	@ 0x30
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008930:	b2db      	uxtb	r3, r3
 8008932:	2b22      	cmp	r3, #34	@ 0x22
 8008934:	f040 80ae 	bne.w	8008a94 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008940:	d117      	bne.n	8008972 <UART_Receive_IT+0x50>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d113      	bne.n	8008972 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800894a:	2300      	movs	r3, #0
 800894c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008952:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	b29b      	uxth	r3, r3
 800895c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008960:	b29a      	uxth	r2, r3
 8008962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008964:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800896a:	1c9a      	adds	r2, r3, #2
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008970:	e026      	b.n	80089c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008976:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008978:	2300      	movs	r3, #0
 800897a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008984:	d007      	beq.n	8008996 <UART_Receive_IT+0x74>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10a      	bne.n	80089a4 <UART_Receive_IT+0x82>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d106      	bne.n	80089a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	b2da      	uxtb	r2, r3
 800899e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a0:	701a      	strb	r2, [r3, #0]
 80089a2:	e008      	b.n	80089b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ba:	1c5a      	adds	r2, r3, #1
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	3b01      	subs	r3, #1
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	4619      	mov	r1, r3
 80089ce:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d15d      	bne.n	8008a90 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68da      	ldr	r2, [r3, #12]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f022 0220 	bic.w	r2, r2, #32
 80089e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	695a      	ldr	r2, [r3, #20]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f022 0201 	bic.w	r2, r2, #1
 8008a02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2220      	movs	r2, #32
 8008a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d135      	bne.n	8008a86 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	330c      	adds	r3, #12
 8008a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	e853 3f00 	ldrex	r3, [r3]
 8008a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f023 0310 	bic.w	r3, r3, #16
 8008a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	330c      	adds	r3, #12
 8008a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a40:	623a      	str	r2, [r7, #32]
 8008a42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a44:	69f9      	ldr	r1, [r7, #28]
 8008a46:	6a3a      	ldr	r2, [r7, #32]
 8008a48:	e841 2300 	strex	r3, r2, [r1]
 8008a4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1e5      	bne.n	8008a20 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 0310 	and.w	r3, r3, #16
 8008a5e:	2b10      	cmp	r3, #16
 8008a60:	d10a      	bne.n	8008a78 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a62:	2300      	movs	r3, #0
 8008a64:	60fb      	str	r3, [r7, #12]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7f8 fba2 	bl	80011c8 <HAL_UARTEx_RxEventCallback>
 8008a84:	e002      	b.n	8008a8c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff fc98 	bl	80083bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	e002      	b.n	8008a96 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a90:	2300      	movs	r3, #0
 8008a92:	e000      	b.n	8008a96 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a94:	2302      	movs	r3, #2
  }
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3730      	adds	r7, #48	@ 0x30
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008aa4:	b0c0      	sub	sp, #256	@ 0x100
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abc:	68d9      	ldr	r1, [r3, #12]
 8008abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	ea40 0301 	orr.w	r3, r0, r1
 8008ac8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ace:	689a      	ldr	r2, [r3, #8]
 8008ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008adc:	695b      	ldr	r3, [r3, #20]
 8008ade:	431a      	orrs	r2, r3
 8008ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008af8:	f021 010c 	bic.w	r1, r1, #12
 8008afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b06:	430b      	orrs	r3, r1
 8008b08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	695b      	ldr	r3, [r3, #20]
 8008b12:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1a:	6999      	ldr	r1, [r3, #24]
 8008b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	ea40 0301 	orr.w	r3, r0, r1
 8008b26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	4b8f      	ldr	r3, [pc, #572]	@ (8008d6c <UART_SetConfig+0x2cc>)
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d005      	beq.n	8008b40 <UART_SetConfig+0xa0>
 8008b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	4b8d      	ldr	r3, [pc, #564]	@ (8008d70 <UART_SetConfig+0x2d0>)
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d104      	bne.n	8008b4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b40:	f7fe f886 	bl	8006c50 <HAL_RCC_GetPCLK2Freq>
 8008b44:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b48:	e003      	b.n	8008b52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b4a:	f7fe f86d 	bl	8006c28 <HAL_RCC_GetPCLK1Freq>
 8008b4e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b56:	69db      	ldr	r3, [r3, #28]
 8008b58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b5c:	f040 810c 	bne.w	8008d78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b64:	2200      	movs	r2, #0
 8008b66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b6a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b72:	4622      	mov	r2, r4
 8008b74:	462b      	mov	r3, r5
 8008b76:	1891      	adds	r1, r2, r2
 8008b78:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b7a:	415b      	adcs	r3, r3
 8008b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b82:	4621      	mov	r1, r4
 8008b84:	eb12 0801 	adds.w	r8, r2, r1
 8008b88:	4629      	mov	r1, r5
 8008b8a:	eb43 0901 	adc.w	r9, r3, r1
 8008b8e:	f04f 0200 	mov.w	r2, #0
 8008b92:	f04f 0300 	mov.w	r3, #0
 8008b96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ba2:	4690      	mov	r8, r2
 8008ba4:	4699      	mov	r9, r3
 8008ba6:	4623      	mov	r3, r4
 8008ba8:	eb18 0303 	adds.w	r3, r8, r3
 8008bac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008bb0:	462b      	mov	r3, r5
 8008bb2:	eb49 0303 	adc.w	r3, r9, r3
 8008bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008bc6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008bca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008bce:	460b      	mov	r3, r1
 8008bd0:	18db      	adds	r3, r3, r3
 8008bd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	eb42 0303 	adc.w	r3, r2, r3
 8008bda:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bdc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008be0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008be4:	f7f8 f8ba 	bl	8000d5c <__aeabi_uldivmod>
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4b61      	ldr	r3, [pc, #388]	@ (8008d74 <UART_SetConfig+0x2d4>)
 8008bee:	fba3 2302 	umull	r2, r3, r3, r2
 8008bf2:	095b      	lsrs	r3, r3, #5
 8008bf4:	011c      	lsls	r4, r3, #4
 8008bf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c00:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008c04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008c08:	4642      	mov	r2, r8
 8008c0a:	464b      	mov	r3, r9
 8008c0c:	1891      	adds	r1, r2, r2
 8008c0e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008c10:	415b      	adcs	r3, r3
 8008c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008c18:	4641      	mov	r1, r8
 8008c1a:	eb12 0a01 	adds.w	sl, r2, r1
 8008c1e:	4649      	mov	r1, r9
 8008c20:	eb43 0b01 	adc.w	fp, r3, r1
 8008c24:	f04f 0200 	mov.w	r2, #0
 8008c28:	f04f 0300 	mov.w	r3, #0
 8008c2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c38:	4692      	mov	sl, r2
 8008c3a:	469b      	mov	fp, r3
 8008c3c:	4643      	mov	r3, r8
 8008c3e:	eb1a 0303 	adds.w	r3, sl, r3
 8008c42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c46:	464b      	mov	r3, r9
 8008c48:	eb4b 0303 	adc.w	r3, fp, r3
 8008c4c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c5c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c64:	460b      	mov	r3, r1
 8008c66:	18db      	adds	r3, r3, r3
 8008c68:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	eb42 0303 	adc.w	r3, r2, r3
 8008c70:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c7a:	f7f8 f86f 	bl	8000d5c <__aeabi_uldivmod>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	460b      	mov	r3, r1
 8008c82:	4611      	mov	r1, r2
 8008c84:	4b3b      	ldr	r3, [pc, #236]	@ (8008d74 <UART_SetConfig+0x2d4>)
 8008c86:	fba3 2301 	umull	r2, r3, r3, r1
 8008c8a:	095b      	lsrs	r3, r3, #5
 8008c8c:	2264      	movs	r2, #100	@ 0x64
 8008c8e:	fb02 f303 	mul.w	r3, r2, r3
 8008c92:	1acb      	subs	r3, r1, r3
 8008c94:	00db      	lsls	r3, r3, #3
 8008c96:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c9a:	4b36      	ldr	r3, [pc, #216]	@ (8008d74 <UART_SetConfig+0x2d4>)
 8008c9c:	fba3 2302 	umull	r2, r3, r3, r2
 8008ca0:	095b      	lsrs	r3, r3, #5
 8008ca2:	005b      	lsls	r3, r3, #1
 8008ca4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008ca8:	441c      	add	r4, r3
 8008caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cb4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008cb8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008cbc:	4642      	mov	r2, r8
 8008cbe:	464b      	mov	r3, r9
 8008cc0:	1891      	adds	r1, r2, r2
 8008cc2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008cc4:	415b      	adcs	r3, r3
 8008cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cc8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008ccc:	4641      	mov	r1, r8
 8008cce:	1851      	adds	r1, r2, r1
 8008cd0:	6339      	str	r1, [r7, #48]	@ 0x30
 8008cd2:	4649      	mov	r1, r9
 8008cd4:	414b      	adcs	r3, r1
 8008cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd8:	f04f 0200 	mov.w	r2, #0
 8008cdc:	f04f 0300 	mov.w	r3, #0
 8008ce0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008ce4:	4659      	mov	r1, fp
 8008ce6:	00cb      	lsls	r3, r1, #3
 8008ce8:	4651      	mov	r1, sl
 8008cea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cee:	4651      	mov	r1, sl
 8008cf0:	00ca      	lsls	r2, r1, #3
 8008cf2:	4610      	mov	r0, r2
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	4642      	mov	r2, r8
 8008cfa:	189b      	adds	r3, r3, r2
 8008cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d00:	464b      	mov	r3, r9
 8008d02:	460a      	mov	r2, r1
 8008d04:	eb42 0303 	adc.w	r3, r2, r3
 8008d08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008d18:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008d1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d20:	460b      	mov	r3, r1
 8008d22:	18db      	adds	r3, r3, r3
 8008d24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d26:	4613      	mov	r3, r2
 8008d28:	eb42 0303 	adc.w	r3, r2, r3
 8008d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d36:	f7f8 f811 	bl	8000d5c <__aeabi_uldivmod>
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d74 <UART_SetConfig+0x2d4>)
 8008d40:	fba3 1302 	umull	r1, r3, r3, r2
 8008d44:	095b      	lsrs	r3, r3, #5
 8008d46:	2164      	movs	r1, #100	@ 0x64
 8008d48:	fb01 f303 	mul.w	r3, r1, r3
 8008d4c:	1ad3      	subs	r3, r2, r3
 8008d4e:	00db      	lsls	r3, r3, #3
 8008d50:	3332      	adds	r3, #50	@ 0x32
 8008d52:	4a08      	ldr	r2, [pc, #32]	@ (8008d74 <UART_SetConfig+0x2d4>)
 8008d54:	fba2 2303 	umull	r2, r3, r2, r3
 8008d58:	095b      	lsrs	r3, r3, #5
 8008d5a:	f003 0207 	and.w	r2, r3, #7
 8008d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4422      	add	r2, r4
 8008d66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d68:	e106      	b.n	8008f78 <UART_SetConfig+0x4d8>
 8008d6a:	bf00      	nop
 8008d6c:	40011000 	.word	0x40011000
 8008d70:	40011400 	.word	0x40011400
 8008d74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d82:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d8a:	4642      	mov	r2, r8
 8008d8c:	464b      	mov	r3, r9
 8008d8e:	1891      	adds	r1, r2, r2
 8008d90:	6239      	str	r1, [r7, #32]
 8008d92:	415b      	adcs	r3, r3
 8008d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d9a:	4641      	mov	r1, r8
 8008d9c:	1854      	adds	r4, r2, r1
 8008d9e:	4649      	mov	r1, r9
 8008da0:	eb43 0501 	adc.w	r5, r3, r1
 8008da4:	f04f 0200 	mov.w	r2, #0
 8008da8:	f04f 0300 	mov.w	r3, #0
 8008dac:	00eb      	lsls	r3, r5, #3
 8008dae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008db2:	00e2      	lsls	r2, r4, #3
 8008db4:	4614      	mov	r4, r2
 8008db6:	461d      	mov	r5, r3
 8008db8:	4643      	mov	r3, r8
 8008dba:	18e3      	adds	r3, r4, r3
 8008dbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008dc0:	464b      	mov	r3, r9
 8008dc2:	eb45 0303 	adc.w	r3, r5, r3
 8008dc6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008dd6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008dda:	f04f 0200 	mov.w	r2, #0
 8008dde:	f04f 0300 	mov.w	r3, #0
 8008de2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008de6:	4629      	mov	r1, r5
 8008de8:	008b      	lsls	r3, r1, #2
 8008dea:	4621      	mov	r1, r4
 8008dec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008df0:	4621      	mov	r1, r4
 8008df2:	008a      	lsls	r2, r1, #2
 8008df4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008df8:	f7f7 ffb0 	bl	8000d5c <__aeabi_uldivmod>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4b60      	ldr	r3, [pc, #384]	@ (8008f84 <UART_SetConfig+0x4e4>)
 8008e02:	fba3 2302 	umull	r2, r3, r3, r2
 8008e06:	095b      	lsrs	r3, r3, #5
 8008e08:	011c      	lsls	r4, r3, #4
 8008e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008e18:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008e1c:	4642      	mov	r2, r8
 8008e1e:	464b      	mov	r3, r9
 8008e20:	1891      	adds	r1, r2, r2
 8008e22:	61b9      	str	r1, [r7, #24]
 8008e24:	415b      	adcs	r3, r3
 8008e26:	61fb      	str	r3, [r7, #28]
 8008e28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	1851      	adds	r1, r2, r1
 8008e30:	6139      	str	r1, [r7, #16]
 8008e32:	4649      	mov	r1, r9
 8008e34:	414b      	adcs	r3, r1
 8008e36:	617b      	str	r3, [r7, #20]
 8008e38:	f04f 0200 	mov.w	r2, #0
 8008e3c:	f04f 0300 	mov.w	r3, #0
 8008e40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e44:	4659      	mov	r1, fp
 8008e46:	00cb      	lsls	r3, r1, #3
 8008e48:	4651      	mov	r1, sl
 8008e4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e4e:	4651      	mov	r1, sl
 8008e50:	00ca      	lsls	r2, r1, #3
 8008e52:	4610      	mov	r0, r2
 8008e54:	4619      	mov	r1, r3
 8008e56:	4603      	mov	r3, r0
 8008e58:	4642      	mov	r2, r8
 8008e5a:	189b      	adds	r3, r3, r2
 8008e5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e60:	464b      	mov	r3, r9
 8008e62:	460a      	mov	r2, r1
 8008e64:	eb42 0303 	adc.w	r3, r2, r3
 8008e68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e76:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e78:	f04f 0200 	mov.w	r2, #0
 8008e7c:	f04f 0300 	mov.w	r3, #0
 8008e80:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e84:	4649      	mov	r1, r9
 8008e86:	008b      	lsls	r3, r1, #2
 8008e88:	4641      	mov	r1, r8
 8008e8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e8e:	4641      	mov	r1, r8
 8008e90:	008a      	lsls	r2, r1, #2
 8008e92:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e96:	f7f7 ff61 	bl	8000d5c <__aeabi_uldivmod>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4611      	mov	r1, r2
 8008ea0:	4b38      	ldr	r3, [pc, #224]	@ (8008f84 <UART_SetConfig+0x4e4>)
 8008ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8008ea6:	095b      	lsrs	r3, r3, #5
 8008ea8:	2264      	movs	r2, #100	@ 0x64
 8008eaa:	fb02 f303 	mul.w	r3, r2, r3
 8008eae:	1acb      	subs	r3, r1, r3
 8008eb0:	011b      	lsls	r3, r3, #4
 8008eb2:	3332      	adds	r3, #50	@ 0x32
 8008eb4:	4a33      	ldr	r2, [pc, #204]	@ (8008f84 <UART_SetConfig+0x4e4>)
 8008eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8008eba:	095b      	lsrs	r3, r3, #5
 8008ebc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ec0:	441c      	add	r4, r3
 8008ec2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	673b      	str	r3, [r7, #112]	@ 0x70
 8008eca:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ecc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008ed0:	4642      	mov	r2, r8
 8008ed2:	464b      	mov	r3, r9
 8008ed4:	1891      	adds	r1, r2, r2
 8008ed6:	60b9      	str	r1, [r7, #8]
 8008ed8:	415b      	adcs	r3, r3
 8008eda:	60fb      	str	r3, [r7, #12]
 8008edc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ee0:	4641      	mov	r1, r8
 8008ee2:	1851      	adds	r1, r2, r1
 8008ee4:	6039      	str	r1, [r7, #0]
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	414b      	adcs	r3, r1
 8008eea:	607b      	str	r3, [r7, #4]
 8008eec:	f04f 0200 	mov.w	r2, #0
 8008ef0:	f04f 0300 	mov.w	r3, #0
 8008ef4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ef8:	4659      	mov	r1, fp
 8008efa:	00cb      	lsls	r3, r1, #3
 8008efc:	4651      	mov	r1, sl
 8008efe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f02:	4651      	mov	r1, sl
 8008f04:	00ca      	lsls	r2, r1, #3
 8008f06:	4610      	mov	r0, r2
 8008f08:	4619      	mov	r1, r3
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	4642      	mov	r2, r8
 8008f0e:	189b      	adds	r3, r3, r2
 8008f10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f12:	464b      	mov	r3, r9
 8008f14:	460a      	mov	r2, r1
 8008f16:	eb42 0303 	adc.w	r3, r2, r3
 8008f1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f26:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f28:	f04f 0200 	mov.w	r2, #0
 8008f2c:	f04f 0300 	mov.w	r3, #0
 8008f30:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f34:	4649      	mov	r1, r9
 8008f36:	008b      	lsls	r3, r1, #2
 8008f38:	4641      	mov	r1, r8
 8008f3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f3e:	4641      	mov	r1, r8
 8008f40:	008a      	lsls	r2, r1, #2
 8008f42:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f46:	f7f7 ff09 	bl	8000d5c <__aeabi_uldivmod>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f84 <UART_SetConfig+0x4e4>)
 8008f50:	fba3 1302 	umull	r1, r3, r3, r2
 8008f54:	095b      	lsrs	r3, r3, #5
 8008f56:	2164      	movs	r1, #100	@ 0x64
 8008f58:	fb01 f303 	mul.w	r3, r1, r3
 8008f5c:	1ad3      	subs	r3, r2, r3
 8008f5e:	011b      	lsls	r3, r3, #4
 8008f60:	3332      	adds	r3, #50	@ 0x32
 8008f62:	4a08      	ldr	r2, [pc, #32]	@ (8008f84 <UART_SetConfig+0x4e4>)
 8008f64:	fba2 2303 	umull	r2, r3, r2, r3
 8008f68:	095b      	lsrs	r3, r3, #5
 8008f6a:	f003 020f 	and.w	r2, r3, #15
 8008f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4422      	add	r2, r4
 8008f76:	609a      	str	r2, [r3, #8]
}
 8008f78:	bf00      	nop
 8008f7a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f84:	51eb851f 	.word	0x51eb851f

08008f88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f88:	b084      	sub	sp, #16
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b084      	sub	sp, #16
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
 8008f92:	f107 001c 	add.w	r0, r7, #28
 8008f96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f9a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d123      	bne.n	8008fea <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008fb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fba:	687a      	ldr	r2, [r7, #4]
 8008fbc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008fca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d105      	bne.n	8008fde <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f001 fae8 	bl	800a5b4 <USB_CoreReset>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	73fb      	strb	r3, [r7, #15]
 8008fe8:	e01b      	b.n	8009022 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 fadc 	bl	800a5b4 <USB_CoreReset>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009000:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009004:	2b00      	cmp	r3, #0
 8009006:	d106      	bne.n	8009016 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800900c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	639a      	str	r2, [r3, #56]	@ 0x38
 8009014:	e005      	b.n	8009022 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009022:	7fbb      	ldrb	r3, [r7, #30]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d10b      	bne.n	8009040 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	f043 0206 	orr.w	r2, r3, #6
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f043 0220 	orr.w	r2, r3, #32
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009040:	7bfb      	ldrb	r3, [r7, #15]
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800904c:	b004      	add	sp, #16
 800904e:	4770      	bx	lr

08009050 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	4613      	mov	r3, r2
 800905c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	2b02      	cmp	r3, #2
 8009062:	d165      	bne.n	8009130 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	4a41      	ldr	r2, [pc, #260]	@ (800916c <USB_SetTurnaroundTime+0x11c>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d906      	bls.n	800907a <USB_SetTurnaroundTime+0x2a>
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	4a40      	ldr	r2, [pc, #256]	@ (8009170 <USB_SetTurnaroundTime+0x120>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d202      	bcs.n	800907a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009074:	230f      	movs	r3, #15
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	e062      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	4a3c      	ldr	r2, [pc, #240]	@ (8009170 <USB_SetTurnaroundTime+0x120>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d306      	bcc.n	8009090 <USB_SetTurnaroundTime+0x40>
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	4a3b      	ldr	r2, [pc, #236]	@ (8009174 <USB_SetTurnaroundTime+0x124>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d202      	bcs.n	8009090 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800908a:	230e      	movs	r3, #14
 800908c:	617b      	str	r3, [r7, #20]
 800908e:	e057      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	4a38      	ldr	r2, [pc, #224]	@ (8009174 <USB_SetTurnaroundTime+0x124>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d306      	bcc.n	80090a6 <USB_SetTurnaroundTime+0x56>
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	4a37      	ldr	r2, [pc, #220]	@ (8009178 <USB_SetTurnaroundTime+0x128>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d202      	bcs.n	80090a6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80090a0:	230d      	movs	r3, #13
 80090a2:	617b      	str	r3, [r7, #20]
 80090a4:	e04c      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	4a33      	ldr	r2, [pc, #204]	@ (8009178 <USB_SetTurnaroundTime+0x128>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d306      	bcc.n	80090bc <USB_SetTurnaroundTime+0x6c>
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	4a32      	ldr	r2, [pc, #200]	@ (800917c <USB_SetTurnaroundTime+0x12c>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d802      	bhi.n	80090bc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80090b6:	230c      	movs	r3, #12
 80090b8:	617b      	str	r3, [r7, #20]
 80090ba:	e041      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	4a2f      	ldr	r2, [pc, #188]	@ (800917c <USB_SetTurnaroundTime+0x12c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d906      	bls.n	80090d2 <USB_SetTurnaroundTime+0x82>
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	4a2e      	ldr	r2, [pc, #184]	@ (8009180 <USB_SetTurnaroundTime+0x130>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d802      	bhi.n	80090d2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80090cc:	230b      	movs	r3, #11
 80090ce:	617b      	str	r3, [r7, #20]
 80090d0:	e036      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	4a2a      	ldr	r2, [pc, #168]	@ (8009180 <USB_SetTurnaroundTime+0x130>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d906      	bls.n	80090e8 <USB_SetTurnaroundTime+0x98>
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	4a29      	ldr	r2, [pc, #164]	@ (8009184 <USB_SetTurnaroundTime+0x134>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d802      	bhi.n	80090e8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80090e2:	230a      	movs	r3, #10
 80090e4:	617b      	str	r3, [r7, #20]
 80090e6:	e02b      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	4a26      	ldr	r2, [pc, #152]	@ (8009184 <USB_SetTurnaroundTime+0x134>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d906      	bls.n	80090fe <USB_SetTurnaroundTime+0xae>
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	4a25      	ldr	r2, [pc, #148]	@ (8009188 <USB_SetTurnaroundTime+0x138>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d202      	bcs.n	80090fe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80090f8:	2309      	movs	r3, #9
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	e020      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	4a21      	ldr	r2, [pc, #132]	@ (8009188 <USB_SetTurnaroundTime+0x138>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d306      	bcc.n	8009114 <USB_SetTurnaroundTime+0xc4>
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	4a20      	ldr	r2, [pc, #128]	@ (800918c <USB_SetTurnaroundTime+0x13c>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d802      	bhi.n	8009114 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800910e:	2308      	movs	r3, #8
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	e015      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4a1d      	ldr	r2, [pc, #116]	@ (800918c <USB_SetTurnaroundTime+0x13c>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d906      	bls.n	800912a <USB_SetTurnaroundTime+0xda>
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	4a1c      	ldr	r2, [pc, #112]	@ (8009190 <USB_SetTurnaroundTime+0x140>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d202      	bcs.n	800912a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009124:	2307      	movs	r3, #7
 8009126:	617b      	str	r3, [r7, #20]
 8009128:	e00a      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800912a:	2306      	movs	r3, #6
 800912c:	617b      	str	r3, [r7, #20]
 800912e:	e007      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009130:	79fb      	ldrb	r3, [r7, #7]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d102      	bne.n	800913c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009136:	2309      	movs	r3, #9
 8009138:	617b      	str	r3, [r7, #20]
 800913a:	e001      	b.n	8009140 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800913c:	2309      	movs	r3, #9
 800913e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68da      	ldr	r2, [r3, #12]
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	029b      	lsls	r3, r3, #10
 8009154:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009158:	431a      	orrs	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	371c      	adds	r7, #28
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr
 800916c:	00d8acbf 	.word	0x00d8acbf
 8009170:	00e4e1c0 	.word	0x00e4e1c0
 8009174:	00f42400 	.word	0x00f42400
 8009178:	01067380 	.word	0x01067380
 800917c:	011a499f 	.word	0x011a499f
 8009180:	01312cff 	.word	0x01312cff
 8009184:	014ca43f 	.word	0x014ca43f
 8009188:	016e3600 	.word	0x016e3600
 800918c:	01a6ab1f 	.word	0x01a6ab1f
 8009190:	01e84800 	.word	0x01e84800

08009194 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	f043 0201 	orr.w	r2, r3, #1
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	370c      	adds	r7, #12
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr

080091b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091b6:	b480      	push	{r7}
 80091b8:	b083      	sub	sp, #12
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f023 0201 	bic.w	r2, r3, #1
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	370c      	adds	r7, #12
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr

080091d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	460b      	mov	r3, r1
 80091e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80091f4:	78fb      	ldrb	r3, [r7, #3]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d115      	bne.n	8009226 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009206:	200a      	movs	r0, #10
 8009208:	f7f9 f9fc 	bl	8002604 <HAL_Delay>
      ms += 10U;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	330a      	adds	r3, #10
 8009210:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f001 f93f 	bl	800a496 <USB_GetMode>
 8009218:	4603      	mov	r3, r0
 800921a:	2b01      	cmp	r3, #1
 800921c:	d01e      	beq.n	800925c <USB_SetCurrentMode+0x84>
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2bc7      	cmp	r3, #199	@ 0xc7
 8009222:	d9f0      	bls.n	8009206 <USB_SetCurrentMode+0x2e>
 8009224:	e01a      	b.n	800925c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009226:	78fb      	ldrb	r3, [r7, #3]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d115      	bne.n	8009258 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009238:	200a      	movs	r0, #10
 800923a:	f7f9 f9e3 	bl	8002604 <HAL_Delay>
      ms += 10U;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	330a      	adds	r3, #10
 8009242:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f001 f926 	bl	800a496 <USB_GetMode>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d005      	beq.n	800925c <USB_SetCurrentMode+0x84>
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2bc7      	cmp	r3, #199	@ 0xc7
 8009254:	d9f0      	bls.n	8009238 <USB_SetCurrentMode+0x60>
 8009256:	e001      	b.n	800925c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e005      	b.n	8009268 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2bc8      	cmp	r3, #200	@ 0xc8
 8009260:	d101      	bne.n	8009266 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e000      	b.n	8009268 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009270:	b084      	sub	sp, #16
 8009272:	b580      	push	{r7, lr}
 8009274:	b086      	sub	sp, #24
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
 800927a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800927e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009282:	2300      	movs	r3, #0
 8009284:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800928a:	2300      	movs	r3, #0
 800928c:	613b      	str	r3, [r7, #16]
 800928e:	e009      	b.n	80092a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	3340      	adds	r3, #64	@ 0x40
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	4413      	add	r3, r2
 800929a:	2200      	movs	r2, #0
 800929c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	3301      	adds	r3, #1
 80092a2:	613b      	str	r3, [r7, #16]
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	2b0e      	cmp	r3, #14
 80092a8:	d9f2      	bls.n	8009290 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80092aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d11c      	bne.n	80092ec <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092c0:	f043 0302 	orr.w	r3, r3, #2
 80092c4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80092ea:	e00b      	b.n	8009304 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092f0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092fc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800930a:	461a      	mov	r2, r3
 800930c:	2300      	movs	r3, #0
 800930e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009310:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009314:	2b01      	cmp	r3, #1
 8009316:	d10d      	bne.n	8009334 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009318:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800931c:	2b00      	cmp	r3, #0
 800931e:	d104      	bne.n	800932a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009320:	2100      	movs	r1, #0
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f968 	bl	80095f8 <USB_SetDevSpeed>
 8009328:	e008      	b.n	800933c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800932a:	2101      	movs	r1, #1
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f963 	bl	80095f8 <USB_SetDevSpeed>
 8009332:	e003      	b.n	800933c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009334:	2103      	movs	r1, #3
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 f95e 	bl	80095f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800933c:	2110      	movs	r1, #16
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f8fa 	bl	8009538 <USB_FlushTxFifo>
 8009344:	4603      	mov	r3, r0
 8009346:	2b00      	cmp	r3, #0
 8009348:	d001      	beq.n	800934e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800934a:	2301      	movs	r3, #1
 800934c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 f924 	bl	800959c <USB_FlushRxFifo>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d001      	beq.n	800935e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009364:	461a      	mov	r2, r3
 8009366:	2300      	movs	r3, #0
 8009368:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009370:	461a      	mov	r2, r3
 8009372:	2300      	movs	r3, #0
 8009374:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800937c:	461a      	mov	r2, r3
 800937e:	2300      	movs	r3, #0
 8009380:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009382:	2300      	movs	r3, #0
 8009384:	613b      	str	r3, [r7, #16]
 8009386:	e043      	b.n	8009410 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	015a      	lsls	r2, r3, #5
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	4413      	add	r3, r2
 8009390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800939a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800939e:	d118      	bne.n	80093d2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d10a      	bne.n	80093bc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	015a      	lsls	r2, r3, #5
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	4413      	add	r3, r2
 80093ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b2:	461a      	mov	r2, r3
 80093b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80093b8:	6013      	str	r3, [r2, #0]
 80093ba:	e013      	b.n	80093e4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093c8:	461a      	mov	r2, r3
 80093ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80093ce:	6013      	str	r3, [r2, #0]
 80093d0:	e008      	b.n	80093e4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	015a      	lsls	r2, r3, #5
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	4413      	add	r3, r2
 80093da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093de:	461a      	mov	r2, r3
 80093e0:	2300      	movs	r3, #0
 80093e2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f0:	461a      	mov	r2, r3
 80093f2:	2300      	movs	r3, #0
 80093f4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	015a      	lsls	r2, r3, #5
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	4413      	add	r3, r2
 80093fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009402:	461a      	mov	r2, r3
 8009404:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009408:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	3301      	adds	r3, #1
 800940e:	613b      	str	r3, [r7, #16]
 8009410:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009414:	461a      	mov	r2, r3
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	4293      	cmp	r3, r2
 800941a:	d3b5      	bcc.n	8009388 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800941c:	2300      	movs	r3, #0
 800941e:	613b      	str	r3, [r7, #16]
 8009420:	e043      	b.n	80094aa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	015a      	lsls	r2, r3, #5
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	4413      	add	r3, r2
 800942a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009434:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009438:	d118      	bne.n	800946c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10a      	bne.n	8009456 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4413      	add	r3, r2
 8009448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944c:	461a      	mov	r2, r3
 800944e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009452:	6013      	str	r3, [r2, #0]
 8009454:	e013      	b.n	800947e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	015a      	lsls	r2, r3, #5
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	4413      	add	r3, r2
 800945e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009462:	461a      	mov	r2, r3
 8009464:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009468:	6013      	str	r3, [r2, #0]
 800946a:	e008      	b.n	800947e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	015a      	lsls	r2, r3, #5
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009478:	461a      	mov	r2, r3
 800947a:	2300      	movs	r3, #0
 800947c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	015a      	lsls	r2, r3, #5
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	4413      	add	r3, r2
 8009486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800948a:	461a      	mov	r2, r3
 800948c:	2300      	movs	r3, #0
 800948e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	015a      	lsls	r2, r3, #5
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	4413      	add	r3, r2
 8009498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800949c:	461a      	mov	r2, r3
 800949e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	3301      	adds	r3, #1
 80094a8:	613b      	str	r3, [r7, #16]
 80094aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094ae:	461a      	mov	r2, r3
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d3b5      	bcc.n	8009422 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094bc:	691b      	ldr	r3, [r3, #16]
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094c8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2200      	movs	r2, #0
 80094ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80094d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80094d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d105      	bne.n	80094ec <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	f043 0210 	orr.w	r2, r3, #16
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	699a      	ldr	r2, [r3, #24]
 80094f0:	4b10      	ldr	r3, [pc, #64]	@ (8009534 <USB_DevInit+0x2c4>)
 80094f2:	4313      	orrs	r3, r2
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80094f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d005      	beq.n	800950c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	f043 0208 	orr.w	r2, r3, #8
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800950c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009510:	2b01      	cmp	r3, #1
 8009512:	d107      	bne.n	8009524 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	699b      	ldr	r3, [r3, #24]
 8009518:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800951c:	f043 0304 	orr.w	r3, r3, #4
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009524:	7dfb      	ldrb	r3, [r7, #23]
}
 8009526:	4618      	mov	r0, r3
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009530:	b004      	add	sp, #16
 8009532:	4770      	bx	lr
 8009534:	803c3800 	.word	0x803c3800

08009538 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009538:	b480      	push	{r7}
 800953a:	b085      	sub	sp, #20
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009542:	2300      	movs	r3, #0
 8009544:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	3301      	adds	r3, #1
 800954a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009552:	d901      	bls.n	8009558 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009554:	2303      	movs	r3, #3
 8009556:	e01b      	b.n	8009590 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	daf2      	bge.n	8009546 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009560:	2300      	movs	r3, #0
 8009562:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	019b      	lsls	r3, r3, #6
 8009568:	f043 0220 	orr.w	r2, r3, #32
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	3301      	adds	r3, #1
 8009574:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800957c:	d901      	bls.n	8009582 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e006      	b.n	8009590 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	691b      	ldr	r3, [r3, #16]
 8009586:	f003 0320 	and.w	r3, r3, #32
 800958a:	2b20      	cmp	r3, #32
 800958c:	d0f0      	beq.n	8009570 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3714      	adds	r7, #20
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr

0800959c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095a4:	2300      	movs	r3, #0
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	3301      	adds	r3, #1
 80095ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095b4:	d901      	bls.n	80095ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	e018      	b.n	80095ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	daf2      	bge.n	80095a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80095c2:	2300      	movs	r3, #0
 80095c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2210      	movs	r2, #16
 80095ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	3301      	adds	r3, #1
 80095d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095d8:	d901      	bls.n	80095de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e006      	b.n	80095ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	691b      	ldr	r3, [r3, #16]
 80095e2:	f003 0310 	and.w	r3, r3, #16
 80095e6:	2b10      	cmp	r3, #16
 80095e8:	d0f0      	beq.n	80095cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3714      	adds	r7, #20
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b085      	sub	sp, #20
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	460b      	mov	r3, r1
 8009602:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	78fb      	ldrb	r3, [r7, #3]
 8009612:	68f9      	ldr	r1, [r7, #12]
 8009614:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009618:	4313      	orrs	r3, r2
 800961a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3714      	adds	r7, #20
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800962a:	b480      	push	{r7}
 800962c:	b087      	sub	sp, #28
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	f003 0306 	and.w	r3, r3, #6
 8009642:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d102      	bne.n	8009650 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800964a:	2300      	movs	r3, #0
 800964c:	75fb      	strb	r3, [r7, #23]
 800964e:	e00a      	b.n	8009666 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d002      	beq.n	800965c <USB_GetDevSpeed+0x32>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2b06      	cmp	r3, #6
 800965a:	d102      	bne.n	8009662 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800965c:	2302      	movs	r3, #2
 800965e:	75fb      	strb	r3, [r7, #23]
 8009660:	e001      	b.n	8009666 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009662:	230f      	movs	r3, #15
 8009664:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009666:	7dfb      	ldrb	r3, [r7, #23]
}
 8009668:	4618      	mov	r0, r3
 800966a:	371c      	adds	r7, #28
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009674:	b480      	push	{r7}
 8009676:	b085      	sub	sp, #20
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	785b      	ldrb	r3, [r3, #1]
 800968c:	2b01      	cmp	r3, #1
 800968e:	d13a      	bne.n	8009706 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009696:	69da      	ldr	r2, [r3, #28]
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	f003 030f 	and.w	r3, r3, #15
 80096a0:	2101      	movs	r1, #1
 80096a2:	fa01 f303 	lsl.w	r3, r1, r3
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	68f9      	ldr	r1, [r7, #12]
 80096aa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096ae:	4313      	orrs	r3, r2
 80096b0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d155      	bne.n	8009774 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	791b      	ldrb	r3, [r3, #4]
 80096e2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096e4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	059b      	lsls	r3, r3, #22
 80096ea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096ec:	4313      	orrs	r3, r2
 80096ee:	68ba      	ldr	r2, [r7, #8]
 80096f0:	0151      	lsls	r1, r2, #5
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	440a      	add	r2, r1
 80096f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009702:	6013      	str	r3, [r2, #0]
 8009704:	e036      	b.n	8009774 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800970c:	69da      	ldr	r2, [r3, #28]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	781b      	ldrb	r3, [r3, #0]
 8009712:	f003 030f 	and.w	r3, r3, #15
 8009716:	2101      	movs	r1, #1
 8009718:	fa01 f303 	lsl.w	r3, r1, r3
 800971c:	041b      	lsls	r3, r3, #16
 800971e:	68f9      	ldr	r1, [r7, #12]
 8009720:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009724:	4313      	orrs	r3, r2
 8009726:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	015a      	lsls	r2, r3, #5
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	4413      	add	r3, r2
 8009730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800973a:	2b00      	cmp	r3, #0
 800973c:	d11a      	bne.n	8009774 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	015a      	lsls	r2, r3, #5
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	4413      	add	r3, r2
 8009746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	791b      	ldrb	r3, [r3, #4]
 8009758:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800975a:	430b      	orrs	r3, r1
 800975c:	4313      	orrs	r3, r2
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	0151      	lsls	r1, r2, #5
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	440a      	add	r2, r1
 8009766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800976a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800976e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009772:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3714      	adds	r7, #20
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
	...

08009784 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	785b      	ldrb	r3, [r3, #1]
 800979c:	2b01      	cmp	r3, #1
 800979e:	d161      	bne.n	8009864 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097b6:	d11f      	bne.n	80097f8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	015a      	lsls	r2, r3, #5
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	4413      	add	r3, r2
 80097c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	0151      	lsls	r1, r2, #5
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	440a      	add	r2, r1
 80097ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80097d6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	015a      	lsls	r2, r3, #5
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4413      	add	r3, r2
 80097e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	68ba      	ldr	r2, [r7, #8]
 80097e8:	0151      	lsls	r1, r2, #5
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	440a      	add	r2, r1
 80097ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80097f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	f003 030f 	and.w	r3, r3, #15
 8009808:	2101      	movs	r1, #1
 800980a:	fa01 f303 	lsl.w	r3, r1, r3
 800980e:	b29b      	uxth	r3, r3
 8009810:	43db      	mvns	r3, r3
 8009812:	68f9      	ldr	r1, [r7, #12]
 8009814:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009818:	4013      	ands	r3, r2
 800981a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009822:	69da      	ldr	r2, [r3, #28]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	f003 030f 	and.w	r3, r3, #15
 800982c:	2101      	movs	r1, #1
 800982e:	fa01 f303 	lsl.w	r3, r1, r3
 8009832:	b29b      	uxth	r3, r3
 8009834:	43db      	mvns	r3, r3
 8009836:	68f9      	ldr	r1, [r7, #12]
 8009838:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800983c:	4013      	ands	r3, r2
 800983e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	015a      	lsls	r2, r3, #5
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	4413      	add	r3, r2
 8009848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	0159      	lsls	r1, r3, #5
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	440b      	add	r3, r1
 8009856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800985a:	4619      	mov	r1, r3
 800985c:	4b35      	ldr	r3, [pc, #212]	@ (8009934 <USB_DeactivateEndpoint+0x1b0>)
 800985e:	4013      	ands	r3, r2
 8009860:	600b      	str	r3, [r1, #0]
 8009862:	e060      	b.n	8009926 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	015a      	lsls	r2, r3, #5
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4413      	add	r3, r2
 800986c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009876:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800987a:	d11f      	bne.n	80098bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	015a      	lsls	r2, r3, #5
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	4413      	add	r3, r2
 8009884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	0151      	lsls	r1, r2, #5
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	440a      	add	r2, r1
 8009892:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009896:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800989a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	015a      	lsls	r2, r3, #5
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	4413      	add	r3, r2
 80098a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	0151      	lsls	r1, r2, #5
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	440a      	add	r2, r1
 80098b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	f003 030f 	and.w	r3, r3, #15
 80098cc:	2101      	movs	r1, #1
 80098ce:	fa01 f303 	lsl.w	r3, r1, r3
 80098d2:	041b      	lsls	r3, r3, #16
 80098d4:	43db      	mvns	r3, r3
 80098d6:	68f9      	ldr	r1, [r7, #12]
 80098d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098dc:	4013      	ands	r3, r2
 80098de:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e6:	69da      	ldr	r2, [r3, #28]
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	f003 030f 	and.w	r3, r3, #15
 80098f0:	2101      	movs	r1, #1
 80098f2:	fa01 f303 	lsl.w	r3, r1, r3
 80098f6:	041b      	lsls	r3, r3, #16
 80098f8:	43db      	mvns	r3, r3
 80098fa:	68f9      	ldr	r1, [r7, #12]
 80098fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009900:	4013      	ands	r3, r2
 8009902:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	015a      	lsls	r2, r3, #5
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	4413      	add	r3, r2
 800990c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	0159      	lsls	r1, r3, #5
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	440b      	add	r3, r1
 800991a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800991e:	4619      	mov	r1, r3
 8009920:	4b05      	ldr	r3, [pc, #20]	@ (8009938 <USB_DeactivateEndpoint+0x1b4>)
 8009922:	4013      	ands	r3, r2
 8009924:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr
 8009934:	ec337800 	.word	0xec337800
 8009938:	eff37800 	.word	0xeff37800

0800993c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b08a      	sub	sp, #40	@ 0x28
 8009940:	af02      	add	r7, sp, #8
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	4613      	mov	r3, r2
 8009948:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	785b      	ldrb	r3, [r3, #1]
 8009958:	2b01      	cmp	r3, #1
 800995a:	f040 817f 	bne.w	8009c5c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	691b      	ldr	r3, [r3, #16]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d132      	bne.n	80099cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	015a      	lsls	r2, r3, #5
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	4413      	add	r3, r2
 800996e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	69ba      	ldr	r2, [r7, #24]
 8009976:	0151      	lsls	r1, r2, #5
 8009978:	69fa      	ldr	r2, [r7, #28]
 800997a:	440a      	add	r2, r1
 800997c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009980:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009984:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009988:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	015a      	lsls	r2, r3, #5
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	4413      	add	r3, r2
 8009992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	69ba      	ldr	r2, [r7, #24]
 800999a:	0151      	lsls	r1, r2, #5
 800999c:	69fa      	ldr	r2, [r7, #28]
 800999e:	440a      	add	r2, r1
 80099a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80099a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	015a      	lsls	r2, r3, #5
 80099ae:	69fb      	ldr	r3, [r7, #28]
 80099b0:	4413      	add	r3, r2
 80099b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	69ba      	ldr	r2, [r7, #24]
 80099ba:	0151      	lsls	r1, r2, #5
 80099bc:	69fa      	ldr	r2, [r7, #28]
 80099be:	440a      	add	r2, r1
 80099c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099c4:	0cdb      	lsrs	r3, r3, #19
 80099c6:	04db      	lsls	r3, r3, #19
 80099c8:	6113      	str	r3, [r2, #16]
 80099ca:	e097      	b.n	8009afc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	015a      	lsls	r2, r3, #5
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	4413      	add	r3, r2
 80099d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	69ba      	ldr	r2, [r7, #24]
 80099dc:	0151      	lsls	r1, r2, #5
 80099de:	69fa      	ldr	r2, [r7, #28]
 80099e0:	440a      	add	r2, r1
 80099e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099e6:	0cdb      	lsrs	r3, r3, #19
 80099e8:	04db      	lsls	r3, r3, #19
 80099ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	015a      	lsls	r2, r3, #5
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	4413      	add	r3, r2
 80099f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	69ba      	ldr	r2, [r7, #24]
 80099fc:	0151      	lsls	r1, r2, #5
 80099fe:	69fa      	ldr	r2, [r7, #28]
 8009a00:	440a      	add	r2, r1
 8009a02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a06:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a0a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a0e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d11a      	bne.n	8009a4c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	691a      	ldr	r2, [r3, #16]
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d903      	bls.n	8009a2a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	689a      	ldr	r2, [r3, #8]
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a2a:	69bb      	ldr	r3, [r7, #24]
 8009a2c:	015a      	lsls	r2, r3, #5
 8009a2e:	69fb      	ldr	r3, [r7, #28]
 8009a30:	4413      	add	r3, r2
 8009a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	69ba      	ldr	r2, [r7, #24]
 8009a3a:	0151      	lsls	r1, r2, #5
 8009a3c:	69fa      	ldr	r2, [r7, #28]
 8009a3e:	440a      	add	r2, r1
 8009a40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a48:	6113      	str	r3, [r2, #16]
 8009a4a:	e044      	b.n	8009ad6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	691a      	ldr	r2, [r3, #16]
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	4413      	add	r3, r2
 8009a56:	1e5a      	subs	r2, r3, #1
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a60:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	69fb      	ldr	r3, [r7, #28]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a6e:	691a      	ldr	r2, [r3, #16]
 8009a70:	8afb      	ldrh	r3, [r7, #22]
 8009a72:	04d9      	lsls	r1, r3, #19
 8009a74:	4ba4      	ldr	r3, [pc, #656]	@ (8009d08 <USB_EPStartXfer+0x3cc>)
 8009a76:	400b      	ands	r3, r1
 8009a78:	69b9      	ldr	r1, [r7, #24]
 8009a7a:	0148      	lsls	r0, r1, #5
 8009a7c:	69f9      	ldr	r1, [r7, #28]
 8009a7e:	4401      	add	r1, r0
 8009a80:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009a84:	4313      	orrs	r3, r2
 8009a86:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	791b      	ldrb	r3, [r3, #4]
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d122      	bne.n	8009ad6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	015a      	lsls	r2, r3, #5
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	4413      	add	r3, r2
 8009a98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	69ba      	ldr	r2, [r7, #24]
 8009aa0:	0151      	lsls	r1, r2, #5
 8009aa2:	69fa      	ldr	r2, [r7, #28]
 8009aa4:	440a      	add	r2, r1
 8009aa6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aaa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009aae:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	015a      	lsls	r2, r3, #5
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009abc:	691a      	ldr	r2, [r3, #16]
 8009abe:	8afb      	ldrh	r3, [r7, #22]
 8009ac0:	075b      	lsls	r3, r3, #29
 8009ac2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009ac6:	69b9      	ldr	r1, [r7, #24]
 8009ac8:	0148      	lsls	r0, r1, #5
 8009aca:	69f9      	ldr	r1, [r7, #28]
 8009acc:	4401      	add	r1, r0
 8009ace:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ae2:	691a      	ldr	r2, [r3, #16]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	691b      	ldr	r3, [r3, #16]
 8009ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aec:	69b9      	ldr	r1, [r7, #24]
 8009aee:	0148      	lsls	r0, r1, #5
 8009af0:	69f9      	ldr	r1, [r7, #28]
 8009af2:	4401      	add	r1, r0
 8009af4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009af8:	4313      	orrs	r3, r2
 8009afa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009afc:	79fb      	ldrb	r3, [r7, #7]
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d14b      	bne.n	8009b9a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	69db      	ldr	r3, [r3, #28]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d009      	beq.n	8009b1e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	015a      	lsls	r2, r3, #5
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	4413      	add	r3, r2
 8009b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b16:	461a      	mov	r2, r3
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	69db      	ldr	r3, [r3, #28]
 8009b1c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	791b      	ldrb	r3, [r3, #4]
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d128      	bne.n	8009b78 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d110      	bne.n	8009b58 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	015a      	lsls	r2, r3, #5
 8009b3a:	69fb      	ldr	r3, [r7, #28]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	69ba      	ldr	r2, [r7, #24]
 8009b46:	0151      	lsls	r1, r2, #5
 8009b48:	69fa      	ldr	r2, [r7, #28]
 8009b4a:	440a      	add	r2, r1
 8009b4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	e00f      	b.n	8009b78 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	69ba      	ldr	r2, [r7, #24]
 8009b68:	0151      	lsls	r1, r2, #5
 8009b6a:	69fa      	ldr	r2, [r7, #28]
 8009b6c:	440a      	add	r2, r1
 8009b6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b76:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	015a      	lsls	r2, r3, #5
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	4413      	add	r3, r2
 8009b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	69ba      	ldr	r2, [r7, #24]
 8009b88:	0151      	lsls	r1, r2, #5
 8009b8a:	69fa      	ldr	r2, [r7, #28]
 8009b8c:	440a      	add	r2, r1
 8009b8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b92:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009b96:	6013      	str	r3, [r2, #0]
 8009b98:	e166      	b.n	8009e68 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	015a      	lsls	r2, r3, #5
 8009b9e:	69fb      	ldr	r3, [r7, #28]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	69ba      	ldr	r2, [r7, #24]
 8009baa:	0151      	lsls	r1, r2, #5
 8009bac:	69fa      	ldr	r2, [r7, #28]
 8009bae:	440a      	add	r2, r1
 8009bb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bb4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009bb8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	791b      	ldrb	r3, [r3, #4]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d015      	beq.n	8009bee <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	691b      	ldr	r3, [r3, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	f000 814e 	beq.w	8009e68 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	f003 030f 	and.w	r3, r3, #15
 8009bdc:	2101      	movs	r1, #1
 8009bde:	fa01 f303 	lsl.w	r3, r1, r3
 8009be2:	69f9      	ldr	r1, [r7, #28]
 8009be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009be8:	4313      	orrs	r3, r2
 8009bea:	634b      	str	r3, [r1, #52]	@ 0x34
 8009bec:	e13c      	b.n	8009e68 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bf4:	689b      	ldr	r3, [r3, #8]
 8009bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d110      	bne.n	8009c20 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	015a      	lsls	r2, r3, #5
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	4413      	add	r3, r2
 8009c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	69ba      	ldr	r2, [r7, #24]
 8009c0e:	0151      	lsls	r1, r2, #5
 8009c10:	69fa      	ldr	r2, [r7, #28]
 8009c12:	440a      	add	r2, r1
 8009c14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c18:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009c1c:	6013      	str	r3, [r2, #0]
 8009c1e:	e00f      	b.n	8009c40 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	69ba      	ldr	r2, [r7, #24]
 8009c30:	0151      	lsls	r1, r2, #5
 8009c32:	69fa      	ldr	r2, [r7, #28]
 8009c34:	440a      	add	r2, r1
 8009c36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c3e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	68d9      	ldr	r1, [r3, #12]
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	781a      	ldrb	r2, [r3, #0]
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	b298      	uxth	r0, r3
 8009c4e:	79fb      	ldrb	r3, [r7, #7]
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	4603      	mov	r3, r0
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	f000 f9b9 	bl	8009fcc <USB_WritePacket>
 8009c5a:	e105      	b.n	8009e68 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	015a      	lsls	r2, r3, #5
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	4413      	add	r3, r2
 8009c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	69ba      	ldr	r2, [r7, #24]
 8009c6c:	0151      	lsls	r1, r2, #5
 8009c6e:	69fa      	ldr	r2, [r7, #28]
 8009c70:	440a      	add	r2, r1
 8009c72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c76:	0cdb      	lsrs	r3, r3, #19
 8009c78:	04db      	lsls	r3, r3, #19
 8009c7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	015a      	lsls	r2, r3, #5
 8009c80:	69fb      	ldr	r3, [r7, #28]
 8009c82:	4413      	add	r3, r2
 8009c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c88:	691b      	ldr	r3, [r3, #16]
 8009c8a:	69ba      	ldr	r2, [r7, #24]
 8009c8c:	0151      	lsls	r1, r2, #5
 8009c8e:	69fa      	ldr	r2, [r7, #28]
 8009c90:	440a      	add	r2, r1
 8009c92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c96:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009c9a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009c9e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009ca0:	69bb      	ldr	r3, [r7, #24]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d132      	bne.n	8009d0c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d003      	beq.n	8009cb6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	689a      	ldr	r2, [r3, #8]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	689a      	ldr	r2, [r3, #8]
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	015a      	lsls	r2, r3, #5
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	4413      	add	r3, r2
 8009cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cd4:	69b9      	ldr	r1, [r7, #24]
 8009cd6:	0148      	lsls	r0, r1, #5
 8009cd8:	69f9      	ldr	r1, [r7, #28]
 8009cda:	4401      	add	r1, r0
 8009cdc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ce4:	69bb      	ldr	r3, [r7, #24]
 8009ce6:	015a      	lsls	r2, r3, #5
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	4413      	add	r3, r2
 8009cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	69ba      	ldr	r2, [r7, #24]
 8009cf4:	0151      	lsls	r1, r2, #5
 8009cf6:	69fa      	ldr	r2, [r7, #28]
 8009cf8:	440a      	add	r2, r1
 8009cfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d02:	6113      	str	r3, [r2, #16]
 8009d04:	e062      	b.n	8009dcc <USB_EPStartXfer+0x490>
 8009d06:	bf00      	nop
 8009d08:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d123      	bne.n	8009d5c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	015a      	lsls	r2, r3, #5
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d20:	691a      	ldr	r2, [r3, #16]
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d2a:	69b9      	ldr	r1, [r7, #24]
 8009d2c:	0148      	lsls	r0, r1, #5
 8009d2e:	69f9      	ldr	r1, [r7, #28]
 8009d30:	4401      	add	r1, r0
 8009d32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009d36:	4313      	orrs	r3, r2
 8009d38:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d3a:	69bb      	ldr	r3, [r7, #24]
 8009d3c:	015a      	lsls	r2, r3, #5
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	4413      	add	r3, r2
 8009d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	69ba      	ldr	r2, [r7, #24]
 8009d4a:	0151      	lsls	r1, r2, #5
 8009d4c:	69fa      	ldr	r2, [r7, #28]
 8009d4e:	440a      	add	r2, r1
 8009d50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d58:	6113      	str	r3, [r2, #16]
 8009d5a:	e037      	b.n	8009dcc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	691a      	ldr	r2, [r3, #16]
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	4413      	add	r3, r2
 8009d66:	1e5a      	subs	r2, r3, #1
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d70:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	8afa      	ldrh	r2, [r7, #22]
 8009d78:	fb03 f202 	mul.w	r2, r3, r2
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	015a      	lsls	r2, r3, #5
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	4413      	add	r3, r2
 8009d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d8c:	691a      	ldr	r2, [r3, #16]
 8009d8e:	8afb      	ldrh	r3, [r7, #22]
 8009d90:	04d9      	lsls	r1, r3, #19
 8009d92:	4b38      	ldr	r3, [pc, #224]	@ (8009e74 <USB_EPStartXfer+0x538>)
 8009d94:	400b      	ands	r3, r1
 8009d96:	69b9      	ldr	r1, [r7, #24]
 8009d98:	0148      	lsls	r0, r1, #5
 8009d9a:	69f9      	ldr	r1, [r7, #28]
 8009d9c:	4401      	add	r1, r0
 8009d9e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009da2:	4313      	orrs	r3, r2
 8009da4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	015a      	lsls	r2, r3, #5
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	4413      	add	r3, r2
 8009dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009db2:	691a      	ldr	r2, [r3, #16]
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	6a1b      	ldr	r3, [r3, #32]
 8009db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dbc:	69b9      	ldr	r1, [r7, #24]
 8009dbe:	0148      	lsls	r0, r1, #5
 8009dc0:	69f9      	ldr	r1, [r7, #28]
 8009dc2:	4401      	add	r1, r0
 8009dc4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009dcc:	79fb      	ldrb	r3, [r7, #7]
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d10d      	bne.n	8009dee <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d009      	beq.n	8009dee <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	68d9      	ldr	r1, [r3, #12]
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	015a      	lsls	r2, r3, #5
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	4413      	add	r3, r2
 8009de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dea:	460a      	mov	r2, r1
 8009dec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	791b      	ldrb	r3, [r3, #4]
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d128      	bne.n	8009e48 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009df6:	69fb      	ldr	r3, [r7, #28]
 8009df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dfc:	689b      	ldr	r3, [r3, #8]
 8009dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d110      	bne.n	8009e28 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009e06:	69bb      	ldr	r3, [r7, #24]
 8009e08:	015a      	lsls	r2, r3, #5
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	4413      	add	r3, r2
 8009e0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	69ba      	ldr	r2, [r7, #24]
 8009e16:	0151      	lsls	r1, r2, #5
 8009e18:	69fa      	ldr	r2, [r7, #28]
 8009e1a:	440a      	add	r2, r1
 8009e1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e24:	6013      	str	r3, [r2, #0]
 8009e26:	e00f      	b.n	8009e48 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009e28:	69bb      	ldr	r3, [r7, #24]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	69ba      	ldr	r2, [r7, #24]
 8009e38:	0151      	lsls	r1, r2, #5
 8009e3a:	69fa      	ldr	r2, [r7, #28]
 8009e3c:	440a      	add	r2, r1
 8009e3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e46:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	015a      	lsls	r2, r3, #5
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	4413      	add	r3, r2
 8009e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	69ba      	ldr	r2, [r7, #24]
 8009e58:	0151      	lsls	r1, r2, #5
 8009e5a:	69fa      	ldr	r2, [r7, #28]
 8009e5c:	440a      	add	r2, r1
 8009e5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009e66:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3720      	adds	r7, #32
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	1ff80000 	.word	0x1ff80000

08009e78 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b087      	sub	sp, #28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e82:	2300      	movs	r3, #0
 8009e84:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	785b      	ldrb	r3, [r3, #1]
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	d14a      	bne.n	8009f2c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	015a      	lsls	r2, r3, #5
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	4413      	add	r3, r2
 8009ea0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009eae:	f040 8086 	bne.w	8009fbe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	7812      	ldrb	r2, [r2, #0]
 8009ec6:	0151      	lsls	r1, r2, #5
 8009ec8:	693a      	ldr	r2, [r7, #16]
 8009eca:	440a      	add	r2, r1
 8009ecc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ed0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009ed4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	015a      	lsls	r2, r3, #5
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	4413      	add	r3, r2
 8009ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	683a      	ldr	r2, [r7, #0]
 8009ee8:	7812      	ldrb	r2, [r2, #0]
 8009eea:	0151      	lsls	r1, r2, #5
 8009eec:	693a      	ldr	r2, [r7, #16]
 8009eee:	440a      	add	r2, r1
 8009ef0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ef4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009ef8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	3301      	adds	r3, #1
 8009efe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d902      	bls.n	8009f10 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	75fb      	strb	r3, [r7, #23]
          break;
 8009f0e:	e056      	b.n	8009fbe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	015a      	lsls	r2, r3, #5
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	4413      	add	r3, r2
 8009f1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f28:	d0e7      	beq.n	8009efa <USB_EPStopXfer+0x82>
 8009f2a:	e048      	b.n	8009fbe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	015a      	lsls	r2, r3, #5
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	4413      	add	r3, r2
 8009f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f44:	d13b      	bne.n	8009fbe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	015a      	lsls	r2, r3, #5
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	4413      	add	r3, r2
 8009f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	683a      	ldr	r2, [r7, #0]
 8009f58:	7812      	ldrb	r2, [r2, #0]
 8009f5a:	0151      	lsls	r1, r2, #5
 8009f5c:	693a      	ldr	r2, [r7, #16]
 8009f5e:	440a      	add	r2, r1
 8009f60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009f68:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	015a      	lsls	r2, r3, #5
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	4413      	add	r3, r2
 8009f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	683a      	ldr	r2, [r7, #0]
 8009f7c:	7812      	ldrb	r2, [r2, #0]
 8009f7e:	0151      	lsls	r1, r2, #5
 8009f80:	693a      	ldr	r2, [r7, #16]
 8009f82:	440a      	add	r2, r1
 8009f84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3301      	adds	r3, #1
 8009f92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d902      	bls.n	8009fa4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	75fb      	strb	r3, [r7, #23]
          break;
 8009fa2:	e00c      	b.n	8009fbe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	015a      	lsls	r2, r3, #5
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	4413      	add	r3, r2
 8009fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fbc:	d0e7      	beq.n	8009f8e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	371c      	adds	r7, #28
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b089      	sub	sp, #36	@ 0x24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	4611      	mov	r1, r2
 8009fd8:	461a      	mov	r2, r3
 8009fda:	460b      	mov	r3, r1
 8009fdc:	71fb      	strb	r3, [r7, #7]
 8009fde:	4613      	mov	r3, r2
 8009fe0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009fea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d123      	bne.n	800a03a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009ff2:	88bb      	ldrh	r3, [r7, #4]
 8009ff4:	3303      	adds	r3, #3
 8009ff6:	089b      	lsrs	r3, r3, #2
 8009ff8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	61bb      	str	r3, [r7, #24]
 8009ffe:	e018      	b.n	800a032 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a000:	79fb      	ldrb	r3, [r7, #7]
 800a002:	031a      	lsls	r2, r3, #12
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	4413      	add	r3, r2
 800a008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a00c:	461a      	mov	r2, r3
 800a00e:	69fb      	ldr	r3, [r7, #28]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a014:	69fb      	ldr	r3, [r7, #28]
 800a016:	3301      	adds	r3, #1
 800a018:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a01a:	69fb      	ldr	r3, [r7, #28]
 800a01c:	3301      	adds	r3, #1
 800a01e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	3301      	adds	r3, #1
 800a024:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a026:	69fb      	ldr	r3, [r7, #28]
 800a028:	3301      	adds	r3, #1
 800a02a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	3301      	adds	r3, #1
 800a030:	61bb      	str	r3, [r7, #24]
 800a032:	69ba      	ldr	r2, [r7, #24]
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	429a      	cmp	r2, r3
 800a038:	d3e2      	bcc.n	800a000 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a03a:	2300      	movs	r3, #0
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3724      	adds	r7, #36	@ 0x24
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr

0800a048 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a048:	b480      	push	{r7}
 800a04a:	b08b      	sub	sp, #44	@ 0x2c
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	4613      	mov	r3, r2
 800a054:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a05e:	88fb      	ldrh	r3, [r7, #6]
 800a060:	089b      	lsrs	r3, r3, #2
 800a062:	b29b      	uxth	r3, r3
 800a064:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a066:	88fb      	ldrh	r3, [r7, #6]
 800a068:	f003 0303 	and.w	r3, r3, #3
 800a06c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a06e:	2300      	movs	r3, #0
 800a070:	623b      	str	r3, [r7, #32]
 800a072:	e014      	b.n	800a09e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a074:	69bb      	ldr	r3, [r7, #24]
 800a076:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a082:	3301      	adds	r3, #1
 800a084:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a088:	3301      	adds	r3, #1
 800a08a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08e:	3301      	adds	r3, #1
 800a090:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a094:	3301      	adds	r3, #1
 800a096:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a098:	6a3b      	ldr	r3, [r7, #32]
 800a09a:	3301      	adds	r3, #1
 800a09c:	623b      	str	r3, [r7, #32]
 800a09e:	6a3a      	ldr	r2, [r7, #32]
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d3e6      	bcc.n	800a074 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a0a6:	8bfb      	ldrh	r3, [r7, #30]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d01e      	beq.n	800a0ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a0b0:	69bb      	ldr	r3, [r7, #24]
 800a0b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	f107 0310 	add.w	r3, r7, #16
 800a0bc:	6812      	ldr	r2, [r2, #0]
 800a0be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a0c0:	693a      	ldr	r2, [r7, #16]
 800a0c2:	6a3b      	ldr	r3, [r7, #32]
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	00db      	lsls	r3, r3, #3
 800a0c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a0cc:	b2da      	uxtb	r2, r3
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d0:	701a      	strb	r2, [r3, #0]
      i++;
 800a0d2:	6a3b      	ldr	r3, [r7, #32]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	623b      	str	r3, [r7, #32]
      pDest++;
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0da:	3301      	adds	r3, #1
 800a0dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a0de:	8bfb      	ldrh	r3, [r7, #30]
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a0e4:	8bfb      	ldrh	r3, [r7, #30]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d1ea      	bne.n	800a0c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	372c      	adds	r7, #44	@ 0x2c
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	785b      	ldrb	r3, [r3, #1]
 800a110:	2b01      	cmp	r3, #1
 800a112:	d12c      	bne.n	800a16e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	015a      	lsls	r2, r3, #5
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	4413      	add	r3, r2
 800a11c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	db12      	blt.n	800a14c <USB_EPSetStall+0x54>
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00f      	beq.n	800a14c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	015a      	lsls	r2, r3, #5
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	4413      	add	r3, r2
 800a134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	68ba      	ldr	r2, [r7, #8]
 800a13c:	0151      	lsls	r1, r2, #5
 800a13e:	68fa      	ldr	r2, [r7, #12]
 800a140:	440a      	add	r2, r1
 800a142:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a146:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a14a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	015a      	lsls	r2, r3, #5
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	4413      	add	r3, r2
 800a154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	0151      	lsls	r1, r2, #5
 800a15e:	68fa      	ldr	r2, [r7, #12]
 800a160:	440a      	add	r2, r1
 800a162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a166:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a16a:	6013      	str	r3, [r2, #0]
 800a16c:	e02b      	b.n	800a1c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	015a      	lsls	r2, r3, #5
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	4413      	add	r3, r2
 800a176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	db12      	blt.n	800a1a6 <USB_EPSetStall+0xae>
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00f      	beq.n	800a1a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	015a      	lsls	r2, r3, #5
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	4413      	add	r3, r2
 800a18e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	0151      	lsls	r1, r2, #5
 800a198:	68fa      	ldr	r2, [r7, #12]
 800a19a:	440a      	add	r2, r1
 800a19c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	015a      	lsls	r2, r3, #5
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	4413      	add	r3, r2
 800a1ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68ba      	ldr	r2, [r7, #8]
 800a1b6:	0151      	lsls	r1, r2, #5
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	440a      	add	r2, r1
 800a1bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a1c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3714      	adds	r7, #20
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	781b      	ldrb	r3, [r3, #0]
 800a1e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	785b      	ldrb	r3, [r3, #1]
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d128      	bne.n	800a242 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	015a      	lsls	r2, r3, #5
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	4413      	add	r3, r2
 800a1f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	0151      	lsls	r1, r2, #5
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	440a      	add	r2, r1
 800a206:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a20a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a20e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	791b      	ldrb	r3, [r3, #4]
 800a214:	2b03      	cmp	r3, #3
 800a216:	d003      	beq.n	800a220 <USB_EPClearStall+0x4c>
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	791b      	ldrb	r3, [r3, #4]
 800a21c:	2b02      	cmp	r3, #2
 800a21e:	d138      	bne.n	800a292 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	015a      	lsls	r2, r3, #5
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	4413      	add	r3, r2
 800a228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	0151      	lsls	r1, r2, #5
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	440a      	add	r2, r1
 800a236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a23a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a23e:	6013      	str	r3, [r2, #0]
 800a240:	e027      	b.n	800a292 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	015a      	lsls	r2, r3, #5
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	4413      	add	r3, r2
 800a24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	0151      	lsls	r1, r2, #5
 800a254:	68fa      	ldr	r2, [r7, #12]
 800a256:	440a      	add	r2, r1
 800a258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a25c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a260:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	791b      	ldrb	r3, [r3, #4]
 800a266:	2b03      	cmp	r3, #3
 800a268:	d003      	beq.n	800a272 <USB_EPClearStall+0x9e>
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	791b      	ldrb	r3, [r3, #4]
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d10f      	bne.n	800a292 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	015a      	lsls	r2, r3, #5
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	0151      	lsls	r1, r2, #5
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	440a      	add	r2, r1
 800a288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a28c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a290:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a292:	2300      	movs	r3, #0
}
 800a294:	4618      	mov	r0, r3
 800a296:	3714      	adds	r7, #20
 800a298:	46bd      	mov	sp, r7
 800a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29e:	4770      	bx	lr

0800a2a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a2c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	78fb      	ldrb	r3, [r7, #3]
 800a2ce:	011b      	lsls	r3, r3, #4
 800a2d0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a2d4:	68f9      	ldr	r1, [r7, #12]
 800a2d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3714      	adds	r7, #20
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ea:	4770      	bx	lr

0800a2ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	68fa      	ldr	r2, [r7, #12]
 800a302:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a306:	f023 0303 	bic.w	r3, r3, #3
 800a30a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	68fa      	ldr	r2, [r7, #12]
 800a316:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a31a:	f023 0302 	bic.w	r3, r3, #2
 800a31e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3714      	adds	r7, #20
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a32e:	b480      	push	{r7}
 800a330:	b085      	sub	sp, #20
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a348:	f023 0303 	bic.w	r3, r3, #3
 800a34c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a35c:	f043 0302 	orr.w	r3, r3, #2
 800a360:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3714      	adds	r7, #20
 800a368:	46bd      	mov	sp, r7
 800a36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36e:	4770      	bx	lr

0800a370 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a370:	b480      	push	{r7}
 800a372:	b085      	sub	sp, #20
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	695b      	ldr	r3, [r3, #20]
 800a37c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	699b      	ldr	r3, [r3, #24]
 800a382:	68fa      	ldr	r2, [r7, #12]
 800a384:	4013      	ands	r3, r2
 800a386:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a388:	68fb      	ldr	r3, [r7, #12]
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3714      	adds	r7, #20
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a396:	b480      	push	{r7}
 800a398:	b085      	sub	sp, #20
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3a8:	699b      	ldr	r3, [r3, #24]
 800a3aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	4013      	ands	r3, r2
 800a3b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	0c1b      	lsrs	r3, r3, #16
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr

0800a3ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3ca:	b480      	push	{r7}
 800a3cc:	b085      	sub	sp, #20
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3dc:	699b      	ldr	r3, [r3, #24]
 800a3de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3e6:	69db      	ldr	r3, [r3, #28]
 800a3e8:	68ba      	ldr	r2, [r7, #8]
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	b29b      	uxth	r3, r3
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3714      	adds	r7, #20
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr

0800a3fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a3fe:	b480      	push	{r7}
 800a400:	b085      	sub	sp, #20
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
 800a406:	460b      	mov	r3, r1
 800a408:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a40e:	78fb      	ldrb	r3, [r7, #3]
 800a410:	015a      	lsls	r2, r3, #5
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	4413      	add	r3, r2
 800a416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a424:	695b      	ldr	r3, [r3, #20]
 800a426:	68ba      	ldr	r2, [r7, #8]
 800a428:	4013      	ands	r3, r2
 800a42a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a42c:	68bb      	ldr	r3, [r7, #8]
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr

0800a43a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a43a:	b480      	push	{r7}
 800a43c:	b087      	sub	sp, #28
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
 800a442:	460b      	mov	r3, r1
 800a444:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a45a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a45e:	78fb      	ldrb	r3, [r7, #3]
 800a460:	f003 030f 	and.w	r3, r3, #15
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	fa22 f303 	lsr.w	r3, r2, r3
 800a46a:	01db      	lsls	r3, r3, #7
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	693a      	ldr	r2, [r7, #16]
 800a470:	4313      	orrs	r3, r2
 800a472:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a474:	78fb      	ldrb	r3, [r7, #3]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a480:	689b      	ldr	r3, [r3, #8]
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	4013      	ands	r3, r2
 800a486:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a488:	68bb      	ldr	r3, [r7, #8]
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	371c      	adds	r7, #28
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr

0800a496 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a496:	b480      	push	{r7}
 800a498:	b083      	sub	sp, #12
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	695b      	ldr	r3, [r3, #20]
 800a4a2:	f003 0301 	and.w	r3, r3, #1
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	370c      	adds	r7, #12
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr

0800a4b2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4b2:	b480      	push	{r7}
 800a4b4:	b085      	sub	sp, #20
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a4d0:	f023 0307 	bic.w	r3, r3, #7
 800a4d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3714      	adds	r7, #20
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b087      	sub	sp, #28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	460b      	mov	r3, r1
 800a502:	607a      	str	r2, [r7, #4]
 800a504:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	333c      	adds	r3, #60	@ 0x3c
 800a50e:	3304      	adds	r3, #4
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	4a26      	ldr	r2, [pc, #152]	@ (800a5b0 <USB_EP0_OutStart+0xb8>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d90a      	bls.n	800a532 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a528:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a52c:	d101      	bne.n	800a532 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	e037      	b.n	800a5a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a538:	461a      	mov	r2, r3
 800a53a:	2300      	movs	r3, #0
 800a53c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	697a      	ldr	r2, [r7, #20]
 800a548:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a54c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a550:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a558:	691b      	ldr	r3, [r3, #16]
 800a55a:	697a      	ldr	r2, [r7, #20]
 800a55c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a560:	f043 0318 	orr.w	r3, r3, #24
 800a564:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	697a      	ldr	r2, [r7, #20]
 800a570:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a574:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a578:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a57a:	7afb      	ldrb	r3, [r7, #11]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d10f      	bne.n	800a5a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a586:	461a      	mov	r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	697a      	ldr	r2, [r7, #20]
 800a596:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a59a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a59e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	371c      	adds	r7, #28
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr
 800a5ae:	bf00      	nop
 800a5b0:	4f54300a 	.word	0x4f54300a

0800a5b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5cc:	d901      	bls.n	800a5d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e01b      	b.n	800a60a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	daf2      	bge.n	800a5c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	f043 0201 	orr.w	r2, r3, #1
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5f6:	d901      	bls.n	800a5fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	e006      	b.n	800a60a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	f003 0301 	and.w	r3, r3, #1
 800a604:	2b01      	cmp	r3, #1
 800a606:	d0f0      	beq.n	800a5ea <USB_CoreReset+0x36>

  return HAL_OK;
 800a608:	2300      	movs	r3, #0
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3714      	adds	r7, #20
 800a60e:	46bd      	mov	sp, r7
 800a610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a614:	4770      	bx	lr
	...

0800a618 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a61c:	4904      	ldr	r1, [pc, #16]	@ (800a630 <MX_FATFS_Init+0x18>)
 800a61e:	4805      	ldr	r0, [pc, #20]	@ (800a634 <MX_FATFS_Init+0x1c>)
 800a620:	f002 f882 	bl	800c728 <FATFS_LinkDriver>
 800a624:	4603      	mov	r3, r0
 800a626:	461a      	mov	r2, r3
 800a628:	4b03      	ldr	r3, [pc, #12]	@ (800a638 <MX_FATFS_Init+0x20>)
 800a62a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a62c:	bf00      	nop
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	20004cec 	.word	0x20004cec
 800a634:	20000038 	.word	0x20000038
 800a638:	20004ce8 	.word	0x20004ce8

0800a63c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	4603      	mov	r3, r0
 800a644:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a646:	4b06      	ldr	r3, [pc, #24]	@ (800a660 <USER_initialize+0x24>)
 800a648:	2201      	movs	r2, #1
 800a64a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a64c:	4b04      	ldr	r3, [pc, #16]	@ (800a660 <USER_initialize+0x24>)
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a652:	4618      	mov	r0, r3
 800a654:	370c      	adds	r7, #12
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	20000035 	.word	0x20000035

0800a664 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	4603      	mov	r3, r0
 800a66c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a66e:	4b06      	ldr	r3, [pc, #24]	@ (800a688 <USER_status+0x24>)
 800a670:	2201      	movs	r2, #1
 800a672:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a674:	4b04      	ldr	r3, [pc, #16]	@ (800a688 <USER_status+0x24>)
 800a676:	781b      	ldrb	r3, [r3, #0]
 800a678:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	370c      	adds	r7, #12
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop
 800a688:	20000035 	.word	0x20000035

0800a68c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b085      	sub	sp, #20
 800a690:	af00      	add	r7, sp, #0
 800a692:	60b9      	str	r1, [r7, #8]
 800a694:	607a      	str	r2, [r7, #4]
 800a696:	603b      	str	r3, [r7, #0]
 800a698:	4603      	mov	r3, r0
 800a69a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a69c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3714      	adds	r7, #20
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr

0800a6aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a6aa:	b480      	push	{r7}
 800a6ac:	b085      	sub	sp, #20
 800a6ae:	af00      	add	r7, sp, #0
 800a6b0:	60b9      	str	r1, [r7, #8]
 800a6b2:	607a      	str	r2, [r7, #4]
 800a6b4:	603b      	str	r3, [r7, #0]
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a6ba:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3714      	adds	r7, #20
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	603a      	str	r2, [r7, #0]
 800a6d2:	71fb      	strb	r3, [r7, #7]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	73fb      	strb	r3, [r7, #15]
    return res;
 800a6dc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3714      	adds	r7, #20
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr
	...

0800a6ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a6f8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a6fc:	f002 fcfa 	bl	800d0f4 <USBD_static_malloc>
 800a700:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d109      	bne.n	800a71c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	32b0      	adds	r2, #176	@ 0xb0
 800a712:	2100      	movs	r1, #0
 800a714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a718:	2302      	movs	r3, #2
 800a71a:	e0d4      	b.n	800a8c6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a71c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a720:	2100      	movs	r1, #0
 800a722:	68f8      	ldr	r0, [r7, #12]
 800a724:	f009 fa8a 	bl	8013c3c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	32b0      	adds	r2, #176	@ 0xb0
 800a732:	68f9      	ldr	r1, [r7, #12]
 800a734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	32b0      	adds	r2, #176	@ 0xb0
 800a742:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	7c1b      	ldrb	r3, [r3, #16]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d138      	bne.n	800a7c6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a754:	4b5e      	ldr	r3, [pc, #376]	@ (800a8d0 <USBD_CDC_Init+0x1e4>)
 800a756:	7819      	ldrb	r1, [r3, #0]
 800a758:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a75c:	2202      	movs	r2, #2
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f002 fba5 	bl	800ceae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a764:	4b5a      	ldr	r3, [pc, #360]	@ (800a8d0 <USBD_CDC_Init+0x1e4>)
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	f003 020f 	and.w	r2, r3, #15
 800a76c:	6879      	ldr	r1, [r7, #4]
 800a76e:	4613      	mov	r3, r2
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	440b      	add	r3, r1
 800a778:	3324      	adds	r3, #36	@ 0x24
 800a77a:	2201      	movs	r2, #1
 800a77c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a77e:	4b55      	ldr	r3, [pc, #340]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a780:	7819      	ldrb	r1, [r3, #0]
 800a782:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a786:	2202      	movs	r2, #2
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f002 fb90 	bl	800ceae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a78e:	4b51      	ldr	r3, [pc, #324]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	f003 020f 	and.w	r2, r3, #15
 800a796:	6879      	ldr	r1, [r7, #4]
 800a798:	4613      	mov	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4413      	add	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	440b      	add	r3, r1
 800a7a2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a7aa:	4b4b      	ldr	r3, [pc, #300]	@ (800a8d8 <USBD_CDC_Init+0x1ec>)
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	f003 020f 	and.w	r2, r3, #15
 800a7b2:	6879      	ldr	r1, [r7, #4]
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	4413      	add	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	440b      	add	r3, r1
 800a7be:	3326      	adds	r3, #38	@ 0x26
 800a7c0:	2210      	movs	r2, #16
 800a7c2:	801a      	strh	r2, [r3, #0]
 800a7c4:	e035      	b.n	800a832 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a7c6:	4b42      	ldr	r3, [pc, #264]	@ (800a8d0 <USBD_CDC_Init+0x1e4>)
 800a7c8:	7819      	ldrb	r1, [r3, #0]
 800a7ca:	2340      	movs	r3, #64	@ 0x40
 800a7cc:	2202      	movs	r2, #2
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f002 fb6d 	bl	800ceae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a7d4:	4b3e      	ldr	r3, [pc, #248]	@ (800a8d0 <USBD_CDC_Init+0x1e4>)
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	f003 020f 	and.w	r2, r3, #15
 800a7dc:	6879      	ldr	r1, [r7, #4]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	4413      	add	r3, r2
 800a7e4:	009b      	lsls	r3, r3, #2
 800a7e6:	440b      	add	r3, r1
 800a7e8:	3324      	adds	r3, #36	@ 0x24
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a7ee:	4b39      	ldr	r3, [pc, #228]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a7f0:	7819      	ldrb	r1, [r3, #0]
 800a7f2:	2340      	movs	r3, #64	@ 0x40
 800a7f4:	2202      	movs	r2, #2
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f002 fb59 	bl	800ceae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a7fc:	4b35      	ldr	r3, [pc, #212]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a7fe:	781b      	ldrb	r3, [r3, #0]
 800a800:	f003 020f 	and.w	r2, r3, #15
 800a804:	6879      	ldr	r1, [r7, #4]
 800a806:	4613      	mov	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	4413      	add	r3, r2
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	440b      	add	r3, r1
 800a810:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a814:	2201      	movs	r2, #1
 800a816:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a818:	4b2f      	ldr	r3, [pc, #188]	@ (800a8d8 <USBD_CDC_Init+0x1ec>)
 800a81a:	781b      	ldrb	r3, [r3, #0]
 800a81c:	f003 020f 	and.w	r2, r3, #15
 800a820:	6879      	ldr	r1, [r7, #4]
 800a822:	4613      	mov	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	4413      	add	r3, r2
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	440b      	add	r3, r1
 800a82c:	3326      	adds	r3, #38	@ 0x26
 800a82e:	2210      	movs	r2, #16
 800a830:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a832:	4b29      	ldr	r3, [pc, #164]	@ (800a8d8 <USBD_CDC_Init+0x1ec>)
 800a834:	7819      	ldrb	r1, [r3, #0]
 800a836:	2308      	movs	r3, #8
 800a838:	2203      	movs	r2, #3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f002 fb37 	bl	800ceae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a840:	4b25      	ldr	r3, [pc, #148]	@ (800a8d8 <USBD_CDC_Init+0x1ec>)
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	f003 020f 	and.w	r2, r3, #15
 800a848:	6879      	ldr	r1, [r7, #4]
 800a84a:	4613      	mov	r3, r2
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	4413      	add	r3, r2
 800a850:	009b      	lsls	r3, r3, #2
 800a852:	440b      	add	r3, r1
 800a854:	3324      	adds	r3, #36	@ 0x24
 800a856:	2201      	movs	r2, #1
 800a858:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	33b0      	adds	r3, #176	@ 0xb0
 800a86c:	009b      	lsls	r3, r3, #2
 800a86e:	4413      	add	r3, r2
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2200      	movs	r2, #0
 800a87a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2200      	movs	r2, #0
 800a882:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d101      	bne.n	800a894 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a890:	2302      	movs	r3, #2
 800a892:	e018      	b.n	800a8c6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	7c1b      	ldrb	r3, [r3, #16]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d10a      	bne.n	800a8b2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a89c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a89e:	7819      	ldrb	r1, [r3, #0]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f002 fbee 	bl	800d08c <USBD_LL_PrepareReceive>
 800a8b0:	e008      	b.n	800a8c4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a8b2:	4b08      	ldr	r3, [pc, #32]	@ (800a8d4 <USBD_CDC_Init+0x1e8>)
 800a8b4:	7819      	ldrb	r1, [r3, #0]
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8bc:	2340      	movs	r3, #64	@ 0x40
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f002 fbe4 	bl	800d08c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a8c4:	2300      	movs	r3, #0
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3710      	adds	r7, #16
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	200000d3 	.word	0x200000d3
 800a8d4:	200000d4 	.word	0x200000d4
 800a8d8:	200000d5 	.word	0x200000d5

0800a8dc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b082      	sub	sp, #8
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a8e8:	4b3a      	ldr	r3, [pc, #232]	@ (800a9d4 <USBD_CDC_DeInit+0xf8>)
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f002 fb03 	bl	800cefa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a8f4:	4b37      	ldr	r3, [pc, #220]	@ (800a9d4 <USBD_CDC_DeInit+0xf8>)
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	f003 020f 	and.w	r2, r3, #15
 800a8fc:	6879      	ldr	r1, [r7, #4]
 800a8fe:	4613      	mov	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4413      	add	r3, r2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	440b      	add	r3, r1
 800a908:	3324      	adds	r3, #36	@ 0x24
 800a90a:	2200      	movs	r2, #0
 800a90c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a90e:	4b32      	ldr	r3, [pc, #200]	@ (800a9d8 <USBD_CDC_DeInit+0xfc>)
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	4619      	mov	r1, r3
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f002 faf0 	bl	800cefa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a91a:	4b2f      	ldr	r3, [pc, #188]	@ (800a9d8 <USBD_CDC_DeInit+0xfc>)
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	f003 020f 	and.w	r2, r3, #15
 800a922:	6879      	ldr	r1, [r7, #4]
 800a924:	4613      	mov	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4413      	add	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	440b      	add	r3, r1
 800a92e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a932:	2200      	movs	r2, #0
 800a934:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a936:	4b29      	ldr	r3, [pc, #164]	@ (800a9dc <USBD_CDC_DeInit+0x100>)
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	4619      	mov	r1, r3
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f002 fadc 	bl	800cefa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a942:	4b26      	ldr	r3, [pc, #152]	@ (800a9dc <USBD_CDC_DeInit+0x100>)
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	f003 020f 	and.w	r2, r3, #15
 800a94a:	6879      	ldr	r1, [r7, #4]
 800a94c:	4613      	mov	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	440b      	add	r3, r1
 800a956:	3324      	adds	r3, #36	@ 0x24
 800a958:	2200      	movs	r2, #0
 800a95a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a95c:	4b1f      	ldr	r3, [pc, #124]	@ (800a9dc <USBD_CDC_DeInit+0x100>)
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	f003 020f 	and.w	r2, r3, #15
 800a964:	6879      	ldr	r1, [r7, #4]
 800a966:	4613      	mov	r3, r2
 800a968:	009b      	lsls	r3, r3, #2
 800a96a:	4413      	add	r3, r2
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	440b      	add	r3, r1
 800a970:	3326      	adds	r3, #38	@ 0x26
 800a972:	2200      	movs	r2, #0
 800a974:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	32b0      	adds	r2, #176	@ 0xb0
 800a980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d01f      	beq.n	800a9c8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	33b0      	adds	r3, #176	@ 0xb0
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	4413      	add	r3, r2
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	32b0      	adds	r2, #176	@ 0xb0
 800a9a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f002 fbb0 	bl	800d110 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	32b0      	adds	r2, #176	@ 0xb0
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3708      	adds	r7, #8
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	bf00      	nop
 800a9d4:	200000d3 	.word	0x200000d3
 800a9d8:	200000d4 	.word	0x200000d4
 800a9dc:	200000d5 	.word	0x200000d5

0800a9e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b086      	sub	sp, #24
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	32b0      	adds	r2, #176	@ 0xb0
 800a9f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa02:	2300      	movs	r3, #0
 800aa04:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d101      	bne.n	800aa10 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800aa0c:	2303      	movs	r3, #3
 800aa0e:	e0bf      	b.n	800ab90 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d050      	beq.n	800aabe <USBD_CDC_Setup+0xde>
 800aa1c:	2b20      	cmp	r3, #32
 800aa1e:	f040 80af 	bne.w	800ab80 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	88db      	ldrh	r3, [r3, #6]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d03a      	beq.n	800aaa0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	781b      	ldrb	r3, [r3, #0]
 800aa2e:	b25b      	sxtb	r3, r3
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	da1b      	bge.n	800aa6c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	33b0      	adds	r3, #176	@ 0xb0
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4413      	add	r3, r2
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	683a      	ldr	r2, [r7, #0]
 800aa48:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aa4a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa4c:	683a      	ldr	r2, [r7, #0]
 800aa4e:	88d2      	ldrh	r2, [r2, #6]
 800aa50:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	88db      	ldrh	r3, [r3, #6]
 800aa56:	2b07      	cmp	r3, #7
 800aa58:	bf28      	it	cs
 800aa5a:	2307      	movcs	r3, #7
 800aa5c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	89fa      	ldrh	r2, [r7, #14]
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 fd93 	bl	800c590 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aa6a:	e090      	b.n	800ab8e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	785a      	ldrb	r2, [r3, #1]
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	88db      	ldrh	r3, [r3, #6]
 800aa7a:	2b3f      	cmp	r3, #63	@ 0x3f
 800aa7c:	d803      	bhi.n	800aa86 <USBD_CDC_Setup+0xa6>
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	88db      	ldrh	r3, [r3, #6]
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	e000      	b.n	800aa88 <USBD_CDC_Setup+0xa8>
 800aa86:	2240      	movs	r2, #64	@ 0x40
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aa8e:	6939      	ldr	r1, [r7, #16]
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800aa96:	461a      	mov	r2, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f001 fda5 	bl	800c5e8 <USBD_CtlPrepareRx>
      break;
 800aa9e:	e076      	b.n	800ab8e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	33b0      	adds	r3, #176	@ 0xb0
 800aaaa:	009b      	lsls	r3, r3, #2
 800aaac:	4413      	add	r3, r2
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	683a      	ldr	r2, [r7, #0]
 800aab4:	7850      	ldrb	r0, [r2, #1]
 800aab6:	2200      	movs	r2, #0
 800aab8:	6839      	ldr	r1, [r7, #0]
 800aaba:	4798      	blx	r3
      break;
 800aabc:	e067      	b.n	800ab8e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	785b      	ldrb	r3, [r3, #1]
 800aac2:	2b0b      	cmp	r3, #11
 800aac4:	d851      	bhi.n	800ab6a <USBD_CDC_Setup+0x18a>
 800aac6:	a201      	add	r2, pc, #4	@ (adr r2, 800aacc <USBD_CDC_Setup+0xec>)
 800aac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aacc:	0800aafd 	.word	0x0800aafd
 800aad0:	0800ab79 	.word	0x0800ab79
 800aad4:	0800ab6b 	.word	0x0800ab6b
 800aad8:	0800ab6b 	.word	0x0800ab6b
 800aadc:	0800ab6b 	.word	0x0800ab6b
 800aae0:	0800ab6b 	.word	0x0800ab6b
 800aae4:	0800ab6b 	.word	0x0800ab6b
 800aae8:	0800ab6b 	.word	0x0800ab6b
 800aaec:	0800ab6b 	.word	0x0800ab6b
 800aaf0:	0800ab6b 	.word	0x0800ab6b
 800aaf4:	0800ab27 	.word	0x0800ab27
 800aaf8:	0800ab51 	.word	0x0800ab51
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	2b03      	cmp	r3, #3
 800ab06:	d107      	bne.n	800ab18 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ab08:	f107 030a 	add.w	r3, r7, #10
 800ab0c:	2202      	movs	r2, #2
 800ab0e:	4619      	mov	r1, r3
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f001 fd3d 	bl	800c590 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab16:	e032      	b.n	800ab7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab18:	6839      	ldr	r1, [r7, #0]
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f001 fcbb 	bl	800c496 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab20:	2303      	movs	r3, #3
 800ab22:	75fb      	strb	r3, [r7, #23]
          break;
 800ab24:	e02b      	b.n	800ab7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b03      	cmp	r3, #3
 800ab30:	d107      	bne.n	800ab42 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ab32:	f107 030d 	add.w	r3, r7, #13
 800ab36:	2201      	movs	r2, #1
 800ab38:	4619      	mov	r1, r3
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f001 fd28 	bl	800c590 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab40:	e01d      	b.n	800ab7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab42:	6839      	ldr	r1, [r7, #0]
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f001 fca6 	bl	800c496 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab4a:	2303      	movs	r3, #3
 800ab4c:	75fb      	strb	r3, [r7, #23]
          break;
 800ab4e:	e016      	b.n	800ab7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab56:	b2db      	uxtb	r3, r3
 800ab58:	2b03      	cmp	r3, #3
 800ab5a:	d00f      	beq.n	800ab7c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ab5c:	6839      	ldr	r1, [r7, #0]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f001 fc99 	bl	800c496 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab64:	2303      	movs	r3, #3
 800ab66:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ab68:	e008      	b.n	800ab7c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ab6a:	6839      	ldr	r1, [r7, #0]
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f001 fc92 	bl	800c496 <USBD_CtlError>
          ret = USBD_FAIL;
 800ab72:	2303      	movs	r3, #3
 800ab74:	75fb      	strb	r3, [r7, #23]
          break;
 800ab76:	e002      	b.n	800ab7e <USBD_CDC_Setup+0x19e>
          break;
 800ab78:	bf00      	nop
 800ab7a:	e008      	b.n	800ab8e <USBD_CDC_Setup+0x1ae>
          break;
 800ab7c:	bf00      	nop
      }
      break;
 800ab7e:	e006      	b.n	800ab8e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800ab80:	6839      	ldr	r1, [r7, #0]
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f001 fc87 	bl	800c496 <USBD_CtlError>
      ret = USBD_FAIL;
 800ab88:	2303      	movs	r3, #3
 800ab8a:	75fb      	strb	r3, [r7, #23]
      break;
 800ab8c:	bf00      	nop
  }

  return (uint8_t)ret;
 800ab8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3718      	adds	r7, #24
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	460b      	mov	r3, r1
 800aba2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800abaa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	32b0      	adds	r2, #176	@ 0xb0
 800abb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d101      	bne.n	800abc2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800abbe:	2303      	movs	r3, #3
 800abc0:	e065      	b.n	800ac8e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	32b0      	adds	r2, #176	@ 0xb0
 800abcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abd0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800abd2:	78fb      	ldrb	r3, [r7, #3]
 800abd4:	f003 020f 	and.w	r2, r3, #15
 800abd8:	6879      	ldr	r1, [r7, #4]
 800abda:	4613      	mov	r3, r2
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	440b      	add	r3, r1
 800abe4:	3318      	adds	r3, #24
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d02f      	beq.n	800ac4c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800abec:	78fb      	ldrb	r3, [r7, #3]
 800abee:	f003 020f 	and.w	r2, r3, #15
 800abf2:	6879      	ldr	r1, [r7, #4]
 800abf4:	4613      	mov	r3, r2
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	440b      	add	r3, r1
 800abfe:	3318      	adds	r3, #24
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	78fb      	ldrb	r3, [r7, #3]
 800ac04:	f003 010f 	and.w	r1, r3, #15
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	00db      	lsls	r3, r3, #3
 800ac0e:	440b      	add	r3, r1
 800ac10:	009b      	lsls	r3, r3, #2
 800ac12:	4403      	add	r3, r0
 800ac14:	331c      	adds	r3, #28
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	fbb2 f1f3 	udiv	r1, r2, r3
 800ac1c:	fb01 f303 	mul.w	r3, r1, r3
 800ac20:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d112      	bne.n	800ac4c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ac26:	78fb      	ldrb	r3, [r7, #3]
 800ac28:	f003 020f 	and.w	r2, r3, #15
 800ac2c:	6879      	ldr	r1, [r7, #4]
 800ac2e:	4613      	mov	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	440b      	add	r3, r1
 800ac38:	3318      	adds	r3, #24
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ac3e:	78f9      	ldrb	r1, [r7, #3]
 800ac40:	2300      	movs	r3, #0
 800ac42:	2200      	movs	r2, #0
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f002 fa00 	bl	800d04a <USBD_LL_Transmit>
 800ac4a:	e01f      	b.n	800ac8c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	33b0      	adds	r3, #176	@ 0xb0
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	4413      	add	r3, r2
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	691b      	ldr	r3, [r3, #16]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d010      	beq.n	800ac8c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	33b0      	adds	r3, #176	@ 0xb0
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	4413      	add	r3, r2
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	691b      	ldr	r3, [r3, #16]
 800ac7c:	68ba      	ldr	r2, [r7, #8]
 800ac7e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ac82:	68ba      	ldr	r2, [r7, #8]
 800ac84:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ac88:	78fa      	ldrb	r2, [r7, #3]
 800ac8a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ac8c:	2300      	movs	r3, #0
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3710      	adds	r7, #16
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b084      	sub	sp, #16
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
 800ac9e:	460b      	mov	r3, r1
 800aca0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	32b0      	adds	r2, #176	@ 0xb0
 800acac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acb0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	32b0      	adds	r2, #176	@ 0xb0
 800acbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d101      	bne.n	800acc8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800acc4:	2303      	movs	r3, #3
 800acc6:	e01a      	b.n	800acfe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800acc8:	78fb      	ldrb	r3, [r7, #3]
 800acca:	4619      	mov	r1, r3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f002 f9fe 	bl	800d0ce <USBD_LL_GetRxDataSize>
 800acd2:	4602      	mov	r2, r0
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	33b0      	adds	r3, #176	@ 0xb0
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	4413      	add	r3, r2
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	68db      	ldr	r3, [r3, #12]
 800acec:	68fa      	ldr	r2, [r7, #12]
 800acee:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800acf8:	4611      	mov	r1, r2
 800acfa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800acfc:	2300      	movs	r3, #0
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}

0800ad06 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ad06:	b580      	push	{r7, lr}
 800ad08:	b084      	sub	sp, #16
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	32b0      	adds	r2, #176	@ 0xb0
 800ad18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d101      	bne.n	800ad28 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ad24:	2303      	movs	r3, #3
 800ad26:	e024      	b.n	800ad72 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	33b0      	adds	r3, #176	@ 0xb0
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	4413      	add	r3, r2
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d019      	beq.n	800ad70 <USBD_CDC_EP0_RxReady+0x6a>
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ad42:	2bff      	cmp	r3, #255	@ 0xff
 800ad44:	d014      	beq.n	800ad70 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	33b0      	adds	r3, #176	@ 0xb0
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	4413      	add	r3, r2
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ad5e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ad60:	68fa      	ldr	r2, [r7, #12]
 800ad62:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad66:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	22ff      	movs	r2, #255	@ 0xff
 800ad6c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ad70:	2300      	movs	r3, #0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3710      	adds	r7, #16
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
	...

0800ad7c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b086      	sub	sp, #24
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ad84:	2182      	movs	r1, #130	@ 0x82
 800ad86:	4818      	ldr	r0, [pc, #96]	@ (800ade8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad88:	f000 fd4f 	bl	800b82a <USBD_GetEpDesc>
 800ad8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad8e:	2101      	movs	r1, #1
 800ad90:	4815      	ldr	r0, [pc, #84]	@ (800ade8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad92:	f000 fd4a 	bl	800b82a <USBD_GetEpDesc>
 800ad96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ad98:	2181      	movs	r1, #129	@ 0x81
 800ad9a:	4813      	ldr	r0, [pc, #76]	@ (800ade8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad9c:	f000 fd45 	bl	800b82a <USBD_GetEpDesc>
 800ada0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d002      	beq.n	800adae <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	2210      	movs	r2, #16
 800adac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d006      	beq.n	800adc2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adbc:	711a      	strb	r2, [r3, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d006      	beq.n	800add6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2200      	movs	r2, #0
 800adcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800add0:	711a      	strb	r2, [r3, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2243      	movs	r2, #67	@ 0x43
 800adda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800addc:	4b02      	ldr	r3, [pc, #8]	@ (800ade8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3718      	adds	r7, #24
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop
 800ade8:	20000090 	.word	0x20000090

0800adec <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b086      	sub	sp, #24
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800adf4:	2182      	movs	r1, #130	@ 0x82
 800adf6:	4818      	ldr	r0, [pc, #96]	@ (800ae58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800adf8:	f000 fd17 	bl	800b82a <USBD_GetEpDesc>
 800adfc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800adfe:	2101      	movs	r1, #1
 800ae00:	4815      	ldr	r0, [pc, #84]	@ (800ae58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae02:	f000 fd12 	bl	800b82a <USBD_GetEpDesc>
 800ae06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae08:	2181      	movs	r1, #129	@ 0x81
 800ae0a:	4813      	ldr	r0, [pc, #76]	@ (800ae58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae0c:	f000 fd0d 	bl	800b82a <USBD_GetEpDesc>
 800ae10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d002      	beq.n	800ae1e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	2210      	movs	r2, #16
 800ae1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d006      	beq.n	800ae32 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	2200      	movs	r2, #0
 800ae28:	711a      	strb	r2, [r3, #4]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f042 0202 	orr.w	r2, r2, #2
 800ae30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d006      	beq.n	800ae46 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	711a      	strb	r2, [r3, #4]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f042 0202 	orr.w	r2, r2, #2
 800ae44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2243      	movs	r2, #67	@ 0x43
 800ae4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae4c:	4b02      	ldr	r3, [pc, #8]	@ (800ae58 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3718      	adds	r7, #24
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
 800ae56:	bf00      	nop
 800ae58:	20000090 	.word	0x20000090

0800ae5c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b086      	sub	sp, #24
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ae64:	2182      	movs	r1, #130	@ 0x82
 800ae66:	4818      	ldr	r0, [pc, #96]	@ (800aec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae68:	f000 fcdf 	bl	800b82a <USBD_GetEpDesc>
 800ae6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ae6e:	2101      	movs	r1, #1
 800ae70:	4815      	ldr	r0, [pc, #84]	@ (800aec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae72:	f000 fcda 	bl	800b82a <USBD_GetEpDesc>
 800ae76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae78:	2181      	movs	r1, #129	@ 0x81
 800ae7a:	4813      	ldr	r0, [pc, #76]	@ (800aec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae7c:	f000 fcd5 	bl	800b82a <USBD_GetEpDesc>
 800ae80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d002      	beq.n	800ae8e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	2210      	movs	r2, #16
 800ae8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d006      	beq.n	800aea2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	2200      	movs	r2, #0
 800ae98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae9c:	711a      	strb	r2, [r3, #4]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d006      	beq.n	800aeb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aeb0:	711a      	strb	r2, [r3, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2243      	movs	r2, #67	@ 0x43
 800aeba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aebc:	4b02      	ldr	r3, [pc, #8]	@ (800aec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3718      	adds	r7, #24
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
 800aec6:	bf00      	nop
 800aec8:	20000090 	.word	0x20000090

0800aecc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	220a      	movs	r2, #10
 800aed8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aeda:	4b03      	ldr	r3, [pc, #12]	@ (800aee8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aedc:	4618      	mov	r0, r3
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr
 800aee8:	2000004c 	.word	0x2000004c

0800aeec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b083      	sub	sp, #12
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
 800aef4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d101      	bne.n	800af00 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800aefc:	2303      	movs	r3, #3
 800aefe:	e009      	b.n	800af14 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	33b0      	adds	r3, #176	@ 0xb0
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	683a      	ldr	r2, [r7, #0]
 800af10:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800af12:	2300      	movs	r3, #0
}
 800af14:	4618      	mov	r0, r3
 800af16:	370c      	adds	r7, #12
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr

0800af20 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800af20:	b480      	push	{r7}
 800af22:	b087      	sub	sp, #28
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	60b9      	str	r1, [r7, #8]
 800af2a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	32b0      	adds	r2, #176	@ 0xb0
 800af36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af3a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d101      	bne.n	800af46 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800af42:	2303      	movs	r3, #3
 800af44:	e008      	b.n	800af58 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	371c      	adds	r7, #28
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800af64:	b480      	push	{r7}
 800af66:	b085      	sub	sp, #20
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	32b0      	adds	r2, #176	@ 0xb0
 800af78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af7c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d101      	bne.n	800af88 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800af84:	2303      	movs	r3, #3
 800af86:	e004      	b.n	800af92 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	683a      	ldr	r2, [r7, #0]
 800af8c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800af90:	2300      	movs	r3, #0
}
 800af92:	4618      	mov	r0, r3
 800af94:	3714      	adds	r7, #20
 800af96:	46bd      	mov	sp, r7
 800af98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9c:	4770      	bx	lr
	...

0800afa0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	32b0      	adds	r2, #176	@ 0xb0
 800afb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afb6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800afb8:	2301      	movs	r3, #1
 800afba:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d101      	bne.n	800afc6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800afc2:	2303      	movs	r3, #3
 800afc4:	e025      	b.n	800b012 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d11f      	bne.n	800b010 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800afd8:	4b10      	ldr	r3, [pc, #64]	@ (800b01c <USBD_CDC_TransmitPacket+0x7c>)
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	f003 020f 	and.w	r2, r3, #15
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	4613      	mov	r3, r2
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	4413      	add	r3, r2
 800afee:	009b      	lsls	r3, r3, #2
 800aff0:	4403      	add	r3, r0
 800aff2:	3318      	adds	r3, #24
 800aff4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800aff6:	4b09      	ldr	r3, [pc, #36]	@ (800b01c <USBD_CDC_TransmitPacket+0x7c>)
 800aff8:	7819      	ldrb	r1, [r3, #0]
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f002 f81f 	bl	800d04a <USBD_LL_Transmit>

    ret = USBD_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b010:	7bfb      	ldrb	r3, [r7, #15]
}
 800b012:	4618      	mov	r0, r3
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	200000d3 	.word	0x200000d3

0800b020 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	32b0      	adds	r2, #176	@ 0xb0
 800b032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b036:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	32b0      	adds	r2, #176	@ 0xb0
 800b042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d101      	bne.n	800b04e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b04a:	2303      	movs	r3, #3
 800b04c:	e018      	b.n	800b080 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	7c1b      	ldrb	r3, [r3, #16]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d10a      	bne.n	800b06c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b056:	4b0c      	ldr	r3, [pc, #48]	@ (800b088 <USBD_CDC_ReceivePacket+0x68>)
 800b058:	7819      	ldrb	r1, [r3, #0]
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b060:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f002 f811 	bl	800d08c <USBD_LL_PrepareReceive>
 800b06a:	e008      	b.n	800b07e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b06c:	4b06      	ldr	r3, [pc, #24]	@ (800b088 <USBD_CDC_ReceivePacket+0x68>)
 800b06e:	7819      	ldrb	r1, [r3, #0]
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b076:	2340      	movs	r3, #64	@ 0x40
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f002 f807 	bl	800d08c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	3710      	adds	r7, #16
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	200000d4 	.word	0x200000d4

0800b08c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	60b9      	str	r1, [r7, #8]
 800b096:	4613      	mov	r3, r2
 800b098:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d101      	bne.n	800b0a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b0a0:	2303      	movs	r3, #3
 800b0a2:	e01f      	b.n	800b0e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d003      	beq.n	800b0ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	68ba      	ldr	r2, [r7, #8]
 800b0c6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	79fa      	ldrb	r2, [r7, #7]
 800b0d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b0d8:	68f8      	ldr	r0, [r7, #12]
 800b0da:	f001 fe81 	bl	800cde0 <USBD_LL_Init>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b0e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3718      	adds	r7, #24
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d101      	bne.n	800b104 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b100:	2303      	movs	r3, #3
 800b102:	e025      	b.n	800b150 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	32ae      	adds	r2, #174	@ 0xae
 800b116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b11a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00f      	beq.n	800b140 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	32ae      	adds	r2, #174	@ 0xae
 800b12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b130:	f107 020e 	add.w	r2, r7, #14
 800b134:	4610      	mov	r0, r2
 800b136:	4798      	blx	r3
 800b138:	4602      	mov	r2, r0
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b146:	1c5a      	adds	r2, r3, #1
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3710      	adds	r7, #16
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b082      	sub	sp, #8
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 fe89 	bl	800ce78 <USBD_LL_Start>
 800b166:	4603      	mov	r3, r0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3708      	adds	r7, #8
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b170:	b480      	push	{r7}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b178:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	370c      	adds	r7, #12
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr

0800b186 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b186:	b580      	push	{r7, lr}
 800b188:	b084      	sub	sp, #16
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
 800b18e:	460b      	mov	r3, r1
 800b190:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d009      	beq.n	800b1b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	78fa      	ldrb	r2, [r7, #3]
 800b1aa:	4611      	mov	r1, r2
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	4798      	blx	r3
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3710      	adds	r7, #16
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}

0800b1be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b084      	sub	sp, #16
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	78fa      	ldrb	r2, [r7, #3]
 800b1d8:	4611      	mov	r1, r2
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	4798      	blx	r3
 800b1de:	4603      	mov	r3, r0
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d001      	beq.n	800b1e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}

0800b1f2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b1f2:	b580      	push	{r7, lr}
 800b1f4:	b084      	sub	sp, #16
 800b1f6:	af00      	add	r7, sp, #0
 800b1f8:	6078      	str	r0, [r7, #4]
 800b1fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b202:	6839      	ldr	r1, [r7, #0]
 800b204:	4618      	mov	r0, r3
 800b206:	f001 f90c 	bl	800c422 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2201      	movs	r2, #1
 800b20e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b218:	461a      	mov	r2, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b226:	f003 031f 	and.w	r3, r3, #31
 800b22a:	2b02      	cmp	r3, #2
 800b22c:	d01a      	beq.n	800b264 <USBD_LL_SetupStage+0x72>
 800b22e:	2b02      	cmp	r3, #2
 800b230:	d822      	bhi.n	800b278 <USBD_LL_SetupStage+0x86>
 800b232:	2b00      	cmp	r3, #0
 800b234:	d002      	beq.n	800b23c <USBD_LL_SetupStage+0x4a>
 800b236:	2b01      	cmp	r3, #1
 800b238:	d00a      	beq.n	800b250 <USBD_LL_SetupStage+0x5e>
 800b23a:	e01d      	b.n	800b278 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b242:	4619      	mov	r1, r3
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 fb63 	bl	800b910 <USBD_StdDevReq>
 800b24a:	4603      	mov	r3, r0
 800b24c:	73fb      	strb	r3, [r7, #15]
      break;
 800b24e:	e020      	b.n	800b292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 fbcb 	bl	800b9f4 <USBD_StdItfReq>
 800b25e:	4603      	mov	r3, r0
 800b260:	73fb      	strb	r3, [r7, #15]
      break;
 800b262:	e016      	b.n	800b292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b26a:	4619      	mov	r1, r3
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 fc2d 	bl	800bacc <USBD_StdEPReq>
 800b272:	4603      	mov	r3, r0
 800b274:	73fb      	strb	r3, [r7, #15]
      break;
 800b276:	e00c      	b.n	800b292 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b27e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b282:	b2db      	uxtb	r3, r3
 800b284:	4619      	mov	r1, r3
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f001 fe56 	bl	800cf38 <USBD_LL_StallEP>
 800b28c:	4603      	mov	r3, r0
 800b28e:	73fb      	strb	r3, [r7, #15]
      break;
 800b290:	bf00      	nop
  }

  return ret;
 800b292:	7bfb      	ldrb	r3, [r7, #15]
}
 800b294:	4618      	mov	r0, r3
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b086      	sub	sp, #24
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	60f8      	str	r0, [r7, #12]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	607a      	str	r2, [r7, #4]
 800b2a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b2ae:	7afb      	ldrb	r3, [r7, #11]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d16e      	bne.n	800b392 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b2ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b2c2:	2b03      	cmp	r3, #3
 800b2c4:	f040 8098 	bne.w	800b3f8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	689a      	ldr	r2, [r3, #8]
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d913      	bls.n	800b2fc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	689a      	ldr	r2, [r3, #8]
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	68db      	ldr	r3, [r3, #12]
 800b2dc:	1ad2      	subs	r2, r2, r3
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	68da      	ldr	r2, [r3, #12]
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	689b      	ldr	r3, [r3, #8]
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	bf28      	it	cs
 800b2ee:	4613      	movcs	r3, r2
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	6879      	ldr	r1, [r7, #4]
 800b2f4:	68f8      	ldr	r0, [r7, #12]
 800b2f6:	f001 f994 	bl	800c622 <USBD_CtlContinueRx>
 800b2fa:	e07d      	b.n	800b3f8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b302:	f003 031f 	and.w	r3, r3, #31
 800b306:	2b02      	cmp	r3, #2
 800b308:	d014      	beq.n	800b334 <USBD_LL_DataOutStage+0x98>
 800b30a:	2b02      	cmp	r3, #2
 800b30c:	d81d      	bhi.n	800b34a <USBD_LL_DataOutStage+0xae>
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d002      	beq.n	800b318 <USBD_LL_DataOutStage+0x7c>
 800b312:	2b01      	cmp	r3, #1
 800b314:	d003      	beq.n	800b31e <USBD_LL_DataOutStage+0x82>
 800b316:	e018      	b.n	800b34a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b318:	2300      	movs	r3, #0
 800b31a:	75bb      	strb	r3, [r7, #22]
            break;
 800b31c:	e018      	b.n	800b350 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b324:	b2db      	uxtb	r3, r3
 800b326:	4619      	mov	r1, r3
 800b328:	68f8      	ldr	r0, [r7, #12]
 800b32a:	f000 fa64 	bl	800b7f6 <USBD_CoreFindIF>
 800b32e:	4603      	mov	r3, r0
 800b330:	75bb      	strb	r3, [r7, #22]
            break;
 800b332:	e00d      	b.n	800b350 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b33a:	b2db      	uxtb	r3, r3
 800b33c:	4619      	mov	r1, r3
 800b33e:	68f8      	ldr	r0, [r7, #12]
 800b340:	f000 fa66 	bl	800b810 <USBD_CoreFindEP>
 800b344:	4603      	mov	r3, r0
 800b346:	75bb      	strb	r3, [r7, #22]
            break;
 800b348:	e002      	b.n	800b350 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b34a:	2300      	movs	r3, #0
 800b34c:	75bb      	strb	r3, [r7, #22]
            break;
 800b34e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b350:	7dbb      	ldrb	r3, [r7, #22]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d119      	bne.n	800b38a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d113      	bne.n	800b38a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b362:	7dba      	ldrb	r2, [r7, #22]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	32ae      	adds	r2, #174	@ 0xae
 800b368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b36c:	691b      	ldr	r3, [r3, #16]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00b      	beq.n	800b38a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b372:	7dba      	ldrb	r2, [r7, #22]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b37a:	7dba      	ldrb	r2, [r7, #22]
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	32ae      	adds	r2, #174	@ 0xae
 800b380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	68f8      	ldr	r0, [r7, #12]
 800b388:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b38a:	68f8      	ldr	r0, [r7, #12]
 800b38c:	f001 f95a 	bl	800c644 <USBD_CtlSendStatus>
 800b390:	e032      	b.n	800b3f8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b392:	7afb      	ldrb	r3, [r7, #11]
 800b394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	4619      	mov	r1, r3
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f000 fa37 	bl	800b810 <USBD_CoreFindEP>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b3a6:	7dbb      	ldrb	r3, [r7, #22]
 800b3a8:	2bff      	cmp	r3, #255	@ 0xff
 800b3aa:	d025      	beq.n	800b3f8 <USBD_LL_DataOutStage+0x15c>
 800b3ac:	7dbb      	ldrb	r3, [r7, #22]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d122      	bne.n	800b3f8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3b8:	b2db      	uxtb	r3, r3
 800b3ba:	2b03      	cmp	r3, #3
 800b3bc:	d117      	bne.n	800b3ee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b3be:	7dba      	ldrb	r2, [r7, #22]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	32ae      	adds	r2, #174	@ 0xae
 800b3c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d00f      	beq.n	800b3ee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b3ce:	7dba      	ldrb	r2, [r7, #22]
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b3d6:	7dba      	ldrb	r2, [r7, #22]
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	32ae      	adds	r2, #174	@ 0xae
 800b3dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3e0:	699b      	ldr	r3, [r3, #24]
 800b3e2:	7afa      	ldrb	r2, [r7, #11]
 800b3e4:	4611      	mov	r1, r2
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	4798      	blx	r3
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b3ee:	7dfb      	ldrb	r3, [r7, #23]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d001      	beq.n	800b3f8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b3f4:	7dfb      	ldrb	r3, [r7, #23]
 800b3f6:	e000      	b.n	800b3fa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b3f8:	2300      	movs	r3, #0
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3718      	adds	r7, #24
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}

0800b402 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b402:	b580      	push	{r7, lr}
 800b404:	b086      	sub	sp, #24
 800b406:	af00      	add	r7, sp, #0
 800b408:	60f8      	str	r0, [r7, #12]
 800b40a:	460b      	mov	r3, r1
 800b40c:	607a      	str	r2, [r7, #4]
 800b40e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b410:	7afb      	ldrb	r3, [r7, #11]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d16f      	bne.n	800b4f6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3314      	adds	r3, #20
 800b41a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b422:	2b02      	cmp	r3, #2
 800b424:	d15a      	bne.n	800b4dc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	689a      	ldr	r2, [r3, #8]
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	429a      	cmp	r2, r3
 800b430:	d914      	bls.n	800b45c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	689a      	ldr	r2, [r3, #8]
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	1ad2      	subs	r2, r2, r3
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	461a      	mov	r2, r3
 800b446:	6879      	ldr	r1, [r7, #4]
 800b448:	68f8      	ldr	r0, [r7, #12]
 800b44a:	f001 f8bc 	bl	800c5c6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b44e:	2300      	movs	r3, #0
 800b450:	2200      	movs	r2, #0
 800b452:	2100      	movs	r1, #0
 800b454:	68f8      	ldr	r0, [r7, #12]
 800b456:	f001 fe19 	bl	800d08c <USBD_LL_PrepareReceive>
 800b45a:	e03f      	b.n	800b4dc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	68da      	ldr	r2, [r3, #12]
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	429a      	cmp	r2, r3
 800b466:	d11c      	bne.n	800b4a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	685a      	ldr	r2, [r3, #4]
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b470:	429a      	cmp	r2, r3
 800b472:	d316      	bcc.n	800b4a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	685a      	ldr	r2, [r3, #4]
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b47e:	429a      	cmp	r2, r3
 800b480:	d20f      	bcs.n	800b4a2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b482:	2200      	movs	r2, #0
 800b484:	2100      	movs	r1, #0
 800b486:	68f8      	ldr	r0, [r7, #12]
 800b488:	f001 f89d 	bl	800c5c6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b494:	2300      	movs	r3, #0
 800b496:	2200      	movs	r2, #0
 800b498:	2100      	movs	r1, #0
 800b49a:	68f8      	ldr	r0, [r7, #12]
 800b49c:	f001 fdf6 	bl	800d08c <USBD_LL_PrepareReceive>
 800b4a0:	e01c      	b.n	800b4dc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	2b03      	cmp	r3, #3
 800b4ac:	d10f      	bne.n	800b4ce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4b4:	68db      	ldr	r3, [r3, #12]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d009      	beq.n	800b4ce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4c8:	68db      	ldr	r3, [r3, #12]
 800b4ca:	68f8      	ldr	r0, [r7, #12]
 800b4cc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4ce:	2180      	movs	r1, #128	@ 0x80
 800b4d0:	68f8      	ldr	r0, [r7, #12]
 800b4d2:	f001 fd31 	bl	800cf38 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f001 f8c7 	bl	800c66a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d03a      	beq.n	800b55c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f7ff fe42 	bl	800b170 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b4f4:	e032      	b.n	800b55c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b4f6:	7afb      	ldrb	r3, [r7, #11]
 800b4f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b4fc:	b2db      	uxtb	r3, r3
 800b4fe:	4619      	mov	r1, r3
 800b500:	68f8      	ldr	r0, [r7, #12]
 800b502:	f000 f985 	bl	800b810 <USBD_CoreFindEP>
 800b506:	4603      	mov	r3, r0
 800b508:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b50a:	7dfb      	ldrb	r3, [r7, #23]
 800b50c:	2bff      	cmp	r3, #255	@ 0xff
 800b50e:	d025      	beq.n	800b55c <USBD_LL_DataInStage+0x15a>
 800b510:	7dfb      	ldrb	r3, [r7, #23]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d122      	bne.n	800b55c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	2b03      	cmp	r3, #3
 800b520:	d11c      	bne.n	800b55c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b522:	7dfa      	ldrb	r2, [r7, #23]
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	32ae      	adds	r2, #174	@ 0xae
 800b528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b52c:	695b      	ldr	r3, [r3, #20]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d014      	beq.n	800b55c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b532:	7dfa      	ldrb	r2, [r7, #23]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b53a:	7dfa      	ldrb	r2, [r7, #23]
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	32ae      	adds	r2, #174	@ 0xae
 800b540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b544:	695b      	ldr	r3, [r3, #20]
 800b546:	7afa      	ldrb	r2, [r7, #11]
 800b548:	4611      	mov	r1, r2
 800b54a:	68f8      	ldr	r0, [r7, #12]
 800b54c:	4798      	blx	r3
 800b54e:	4603      	mov	r3, r0
 800b550:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b552:	7dbb      	ldrb	r3, [r7, #22]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d001      	beq.n	800b55c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b558:	7dbb      	ldrb	r3, [r7, #22]
 800b55a:	e000      	b.n	800b55e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3718      	adds	r7, #24
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b084      	sub	sp, #16
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b56e:	2300      	movs	r3, #0
 800b570:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2200      	movs	r2, #0
 800b586:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2200      	movs	r2, #0
 800b58c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d014      	beq.n	800b5cc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00e      	beq.n	800b5cc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	6852      	ldr	r2, [r2, #4]
 800b5ba:	b2d2      	uxtb	r2, r2
 800b5bc:	4611      	mov	r1, r2
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	4798      	blx	r3
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d001      	beq.n	800b5cc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b5c8:	2303      	movs	r3, #3
 800b5ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b5cc:	2340      	movs	r3, #64	@ 0x40
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	2100      	movs	r1, #0
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f001 fc6b 	bl	800ceae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2240      	movs	r2, #64	@ 0x40
 800b5e4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b5e8:	2340      	movs	r3, #64	@ 0x40
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	2180      	movs	r1, #128	@ 0x80
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f001 fc5d 	bl	800ceae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2240      	movs	r2, #64	@ 0x40
 800b5fe:	621a      	str	r2, [r3, #32]

  return ret;
 800b600:	7bfb      	ldrb	r3, [r7, #15]
}
 800b602:	4618      	mov	r0, r3
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b60a:	b480      	push	{r7}
 800b60c:	b083      	sub	sp, #12
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	460b      	mov	r3, r1
 800b614:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	78fa      	ldrb	r2, [r7, #3]
 800b61a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b61c:	2300      	movs	r3, #0
}
 800b61e:	4618      	mov	r0, r3
 800b620:	370c      	adds	r7, #12
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr

0800b62a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b62a:	b480      	push	{r7}
 800b62c:	b083      	sub	sp, #12
 800b62e:	af00      	add	r7, sp, #0
 800b630:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b638:	b2db      	uxtb	r3, r3
 800b63a:	2b04      	cmp	r3, #4
 800b63c:	d006      	beq.n	800b64c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b644:	b2da      	uxtb	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2204      	movs	r2, #4
 800b650:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b654:	2300      	movs	r3, #0
}
 800b656:	4618      	mov	r0, r3
 800b658:	370c      	adds	r7, #12
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b662:	b480      	push	{r7}
 800b664:	b083      	sub	sp, #12
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b670:	b2db      	uxtb	r3, r3
 800b672:	2b04      	cmp	r3, #4
 800b674:	d106      	bne.n	800b684 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b67c:	b2da      	uxtb	r2, r3
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b684:	2300      	movs	r3, #0
}
 800b686:	4618      	mov	r0, r3
 800b688:	370c      	adds	r7, #12
 800b68a:	46bd      	mov	sp, r7
 800b68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b690:	4770      	bx	lr

0800b692 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b692:	b580      	push	{r7, lr}
 800b694:	b082      	sub	sp, #8
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6a0:	b2db      	uxtb	r3, r3
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d110      	bne.n	800b6c8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00b      	beq.n	800b6c8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6b6:	69db      	ldr	r3, [r3, #28]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d005      	beq.n	800b6c8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6c2:	69db      	ldr	r3, [r3, #28]
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3708      	adds	r7, #8
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b082      	sub	sp, #8
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	460b      	mov	r3, r1
 800b6dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	32ae      	adds	r2, #174	@ 0xae
 800b6e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b6f0:	2303      	movs	r3, #3
 800b6f2:	e01c      	b.n	800b72e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	2b03      	cmp	r3, #3
 800b6fe:	d115      	bne.n	800b72c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	32ae      	adds	r2, #174	@ 0xae
 800b70a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b70e:	6a1b      	ldr	r3, [r3, #32]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d00b      	beq.n	800b72c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	32ae      	adds	r2, #174	@ 0xae
 800b71e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b722:	6a1b      	ldr	r3, [r3, #32]
 800b724:	78fa      	ldrb	r2, [r7, #3]
 800b726:	4611      	mov	r1, r2
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b72c:	2300      	movs	r3, #0
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3708      	adds	r7, #8
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}

0800b736 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b736:	b580      	push	{r7, lr}
 800b738:	b082      	sub	sp, #8
 800b73a:	af00      	add	r7, sp, #0
 800b73c:	6078      	str	r0, [r7, #4]
 800b73e:	460b      	mov	r3, r1
 800b740:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	32ae      	adds	r2, #174	@ 0xae
 800b74c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d101      	bne.n	800b758 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b754:	2303      	movs	r3, #3
 800b756:	e01c      	b.n	800b792 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b75e:	b2db      	uxtb	r3, r3
 800b760:	2b03      	cmp	r3, #3
 800b762:	d115      	bne.n	800b790 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	32ae      	adds	r2, #174	@ 0xae
 800b76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	2b00      	cmp	r3, #0
 800b776:	d00b      	beq.n	800b790 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	32ae      	adds	r2, #174	@ 0xae
 800b782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b788:	78fa      	ldrb	r2, [r7, #3]
 800b78a:	4611      	mov	r1, r2
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3708      	adds	r7, #8
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}

0800b79a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b79a:	b480      	push	{r7}
 800b79c:	b083      	sub	sp, #12
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b7a2:	2300      	movs	r3, #0
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	370c      	adds	r7, #12
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b084      	sub	sp, #16
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00e      	beq.n	800b7ec <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	687a      	ldr	r2, [r7, #4]
 800b7d8:	6852      	ldr	r2, [r2, #4]
 800b7da:	b2d2      	uxtb	r2, r2
 800b7dc:	4611      	mov	r1, r2
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	4798      	blx	r3
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d001      	beq.n	800b7ec <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b7e8:	2303      	movs	r3, #3
 800b7ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b7ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3710      	adds	r7, #16
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b7f6:	b480      	push	{r7}
 800b7f8:	b083      	sub	sp, #12
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
 800b7fe:	460b      	mov	r3, r1
 800b800:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b802:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b804:	4618      	mov	r0, r3
 800b806:	370c      	adds	r7, #12
 800b808:	46bd      	mov	sp, r7
 800b80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80e:	4770      	bx	lr

0800b810 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b810:	b480      	push	{r7}
 800b812:	b083      	sub	sp, #12
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	460b      	mov	r3, r1
 800b81a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b81c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b81e:	4618      	mov	r0, r3
 800b820:	370c      	adds	r7, #12
 800b822:	46bd      	mov	sp, r7
 800b824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b828:	4770      	bx	lr

0800b82a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b086      	sub	sp, #24
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
 800b832:	460b      	mov	r3, r1
 800b834:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b83e:	2300      	movs	r3, #0
 800b840:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	885b      	ldrh	r3, [r3, #2]
 800b846:	b29b      	uxth	r3, r3
 800b848:	68fa      	ldr	r2, [r7, #12]
 800b84a:	7812      	ldrb	r2, [r2, #0]
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d91f      	bls.n	800b890 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b856:	e013      	b.n	800b880 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b858:	f107 030a 	add.w	r3, r7, #10
 800b85c:	4619      	mov	r1, r3
 800b85e:	6978      	ldr	r0, [r7, #20]
 800b860:	f000 f81b 	bl	800b89a <USBD_GetNextDesc>
 800b864:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	785b      	ldrb	r3, [r3, #1]
 800b86a:	2b05      	cmp	r3, #5
 800b86c:	d108      	bne.n	800b880 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	789b      	ldrb	r3, [r3, #2]
 800b876:	78fa      	ldrb	r2, [r7, #3]
 800b878:	429a      	cmp	r2, r3
 800b87a:	d008      	beq.n	800b88e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b87c:	2300      	movs	r3, #0
 800b87e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	885b      	ldrh	r3, [r3, #2]
 800b884:	b29a      	uxth	r2, r3
 800b886:	897b      	ldrh	r3, [r7, #10]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d8e5      	bhi.n	800b858 <USBD_GetEpDesc+0x2e>
 800b88c:	e000      	b.n	800b890 <USBD_GetEpDesc+0x66>
          break;
 800b88e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b890:	693b      	ldr	r3, [r7, #16]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3718      	adds	r7, #24
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b89a:	b480      	push	{r7}
 800b89c:	b085      	sub	sp, #20
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
 800b8a2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	881b      	ldrh	r3, [r3, #0]
 800b8ac:	68fa      	ldr	r2, [r7, #12]
 800b8ae:	7812      	ldrb	r2, [r2, #0]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	b29a      	uxth	r2, r3
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	461a      	mov	r2, r3
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	4413      	add	r3, r2
 800b8c2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3714      	adds	r7, #20
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr

0800b8d2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b8d2:	b480      	push	{r7}
 800b8d4:	b087      	sub	sp, #28
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b8e4:	697b      	ldr	r3, [r7, #20]
 800b8e6:	3301      	adds	r3, #1
 800b8e8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8f0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b8f4:	021b      	lsls	r3, r3, #8
 800b8f6:	b21a      	sxth	r2, r3
 800b8f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	b21b      	sxth	r3, r3
 800b900:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b902:	89fb      	ldrh	r3, [r7, #14]
}
 800b904:	4618      	mov	r0, r3
 800b906:	371c      	adds	r7, #28
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b91a:	2300      	movs	r3, #0
 800b91c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b926:	2b40      	cmp	r3, #64	@ 0x40
 800b928:	d005      	beq.n	800b936 <USBD_StdDevReq+0x26>
 800b92a:	2b40      	cmp	r3, #64	@ 0x40
 800b92c:	d857      	bhi.n	800b9de <USBD_StdDevReq+0xce>
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d00f      	beq.n	800b952 <USBD_StdDevReq+0x42>
 800b932:	2b20      	cmp	r3, #32
 800b934:	d153      	bne.n	800b9de <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	32ae      	adds	r2, #174	@ 0xae
 800b940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b944:	689b      	ldr	r3, [r3, #8]
 800b946:	6839      	ldr	r1, [r7, #0]
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	4798      	blx	r3
 800b94c:	4603      	mov	r3, r0
 800b94e:	73fb      	strb	r3, [r7, #15]
      break;
 800b950:	e04a      	b.n	800b9e8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	785b      	ldrb	r3, [r3, #1]
 800b956:	2b09      	cmp	r3, #9
 800b958:	d83b      	bhi.n	800b9d2 <USBD_StdDevReq+0xc2>
 800b95a:	a201      	add	r2, pc, #4	@ (adr r2, 800b960 <USBD_StdDevReq+0x50>)
 800b95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b960:	0800b9b5 	.word	0x0800b9b5
 800b964:	0800b9c9 	.word	0x0800b9c9
 800b968:	0800b9d3 	.word	0x0800b9d3
 800b96c:	0800b9bf 	.word	0x0800b9bf
 800b970:	0800b9d3 	.word	0x0800b9d3
 800b974:	0800b993 	.word	0x0800b993
 800b978:	0800b989 	.word	0x0800b989
 800b97c:	0800b9d3 	.word	0x0800b9d3
 800b980:	0800b9ab 	.word	0x0800b9ab
 800b984:	0800b99d 	.word	0x0800b99d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b988:	6839      	ldr	r1, [r7, #0]
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f000 fa3c 	bl	800be08 <USBD_GetDescriptor>
          break;
 800b990:	e024      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b992:	6839      	ldr	r1, [r7, #0]
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 fba1 	bl	800c0dc <USBD_SetAddress>
          break;
 800b99a:	e01f      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b99c:	6839      	ldr	r1, [r7, #0]
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 fbe0 	bl	800c164 <USBD_SetConfig>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	73fb      	strb	r3, [r7, #15]
          break;
 800b9a8:	e018      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9aa:	6839      	ldr	r1, [r7, #0]
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 fc83 	bl	800c2b8 <USBD_GetConfig>
          break;
 800b9b2:	e013      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 fcb4 	bl	800c324 <USBD_GetStatus>
          break;
 800b9bc:	e00e      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9be:	6839      	ldr	r1, [r7, #0]
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fce3 	bl	800c38c <USBD_SetFeature>
          break;
 800b9c6:	e009      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b9c8:	6839      	ldr	r1, [r7, #0]
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 fd07 	bl	800c3de <USBD_ClrFeature>
          break;
 800b9d0:	e004      	b.n	800b9dc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b9d2:	6839      	ldr	r1, [r7, #0]
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f000 fd5e 	bl	800c496 <USBD_CtlError>
          break;
 800b9da:	bf00      	nop
      }
      break;
 800b9dc:	e004      	b.n	800b9e8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b9de:	6839      	ldr	r1, [r7, #0]
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fd58 	bl	800c496 <USBD_CtlError>
      break;
 800b9e6:	bf00      	nop
  }

  return ret;
 800b9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3710      	adds	r7, #16
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}
 800b9f2:	bf00      	nop

0800b9f4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
 800b9fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba0a:	2b40      	cmp	r3, #64	@ 0x40
 800ba0c:	d005      	beq.n	800ba1a <USBD_StdItfReq+0x26>
 800ba0e:	2b40      	cmp	r3, #64	@ 0x40
 800ba10:	d852      	bhi.n	800bab8 <USBD_StdItfReq+0xc4>
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d001      	beq.n	800ba1a <USBD_StdItfReq+0x26>
 800ba16:	2b20      	cmp	r3, #32
 800ba18:	d14e      	bne.n	800bab8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	3b01      	subs	r3, #1
 800ba24:	2b02      	cmp	r3, #2
 800ba26:	d840      	bhi.n	800baaa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	889b      	ldrh	r3, [r3, #4]
 800ba2c:	b2db      	uxtb	r3, r3
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d836      	bhi.n	800baa0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	889b      	ldrh	r3, [r3, #4]
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	4619      	mov	r1, r3
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f7ff fedb 	bl	800b7f6 <USBD_CoreFindIF>
 800ba40:	4603      	mov	r3, r0
 800ba42:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba44:	7bbb      	ldrb	r3, [r7, #14]
 800ba46:	2bff      	cmp	r3, #255	@ 0xff
 800ba48:	d01d      	beq.n	800ba86 <USBD_StdItfReq+0x92>
 800ba4a:	7bbb      	ldrb	r3, [r7, #14]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d11a      	bne.n	800ba86 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ba50:	7bba      	ldrb	r2, [r7, #14]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	32ae      	adds	r2, #174	@ 0xae
 800ba56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba5a:	689b      	ldr	r3, [r3, #8]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00f      	beq.n	800ba80 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ba60:	7bba      	ldrb	r2, [r7, #14]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ba68:	7bba      	ldrb	r2, [r7, #14]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	32ae      	adds	r2, #174	@ 0xae
 800ba6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	6839      	ldr	r1, [r7, #0]
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	4798      	blx	r3
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba7e:	e004      	b.n	800ba8a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ba80:	2303      	movs	r3, #3
 800ba82:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba84:	e001      	b.n	800ba8a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ba86:	2303      	movs	r3, #3
 800ba88:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	88db      	ldrh	r3, [r3, #6]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d110      	bne.n	800bab4 <USBD_StdItfReq+0xc0>
 800ba92:	7bfb      	ldrb	r3, [r7, #15]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d10d      	bne.n	800bab4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 fdd3 	bl	800c644 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ba9e:	e009      	b.n	800bab4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800baa0:	6839      	ldr	r1, [r7, #0]
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f000 fcf7 	bl	800c496 <USBD_CtlError>
          break;
 800baa8:	e004      	b.n	800bab4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 fcf2 	bl	800c496 <USBD_CtlError>
          break;
 800bab2:	e000      	b.n	800bab6 <USBD_StdItfReq+0xc2>
          break;
 800bab4:	bf00      	nop
      }
      break;
 800bab6:	e004      	b.n	800bac2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bab8:	6839      	ldr	r1, [r7, #0]
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 fceb 	bl	800c496 <USBD_CtlError>
      break;
 800bac0:	bf00      	nop
  }

  return ret;
 800bac2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3710      	adds	r7, #16
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bad6:	2300      	movs	r3, #0
 800bad8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	889b      	ldrh	r3, [r3, #4]
 800bade:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bae8:	2b40      	cmp	r3, #64	@ 0x40
 800baea:	d007      	beq.n	800bafc <USBD_StdEPReq+0x30>
 800baec:	2b40      	cmp	r3, #64	@ 0x40
 800baee:	f200 817f 	bhi.w	800bdf0 <USBD_StdEPReq+0x324>
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d02a      	beq.n	800bb4c <USBD_StdEPReq+0x80>
 800baf6:	2b20      	cmp	r3, #32
 800baf8:	f040 817a 	bne.w	800bdf0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bafc:	7bbb      	ldrb	r3, [r7, #14]
 800bafe:	4619      	mov	r1, r3
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f7ff fe85 	bl	800b810 <USBD_CoreFindEP>
 800bb06:	4603      	mov	r3, r0
 800bb08:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bb0a:	7b7b      	ldrb	r3, [r7, #13]
 800bb0c:	2bff      	cmp	r3, #255	@ 0xff
 800bb0e:	f000 8174 	beq.w	800bdfa <USBD_StdEPReq+0x32e>
 800bb12:	7b7b      	ldrb	r3, [r7, #13]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f040 8170 	bne.w	800bdfa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800bb1a:	7b7a      	ldrb	r2, [r7, #13]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bb22:	7b7a      	ldrb	r2, [r7, #13]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	32ae      	adds	r2, #174	@ 0xae
 800bb28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb2c:	689b      	ldr	r3, [r3, #8]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 8163 	beq.w	800bdfa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bb34:	7b7a      	ldrb	r2, [r7, #13]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	32ae      	adds	r2, #174	@ 0xae
 800bb3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	6839      	ldr	r1, [r7, #0]
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	4798      	blx	r3
 800bb46:	4603      	mov	r3, r0
 800bb48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bb4a:	e156      	b.n	800bdfa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	785b      	ldrb	r3, [r3, #1]
 800bb50:	2b03      	cmp	r3, #3
 800bb52:	d008      	beq.n	800bb66 <USBD_StdEPReq+0x9a>
 800bb54:	2b03      	cmp	r3, #3
 800bb56:	f300 8145 	bgt.w	800bde4 <USBD_StdEPReq+0x318>
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	f000 809b 	beq.w	800bc96 <USBD_StdEPReq+0x1ca>
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	d03c      	beq.n	800bbde <USBD_StdEPReq+0x112>
 800bb64:	e13e      	b.n	800bde4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	2b02      	cmp	r3, #2
 800bb70:	d002      	beq.n	800bb78 <USBD_StdEPReq+0xac>
 800bb72:	2b03      	cmp	r3, #3
 800bb74:	d016      	beq.n	800bba4 <USBD_StdEPReq+0xd8>
 800bb76:	e02c      	b.n	800bbd2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb78:	7bbb      	ldrb	r3, [r7, #14]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00d      	beq.n	800bb9a <USBD_StdEPReq+0xce>
 800bb7e:	7bbb      	ldrb	r3, [r7, #14]
 800bb80:	2b80      	cmp	r3, #128	@ 0x80
 800bb82:	d00a      	beq.n	800bb9a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb84:	7bbb      	ldrb	r3, [r7, #14]
 800bb86:	4619      	mov	r1, r3
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f001 f9d5 	bl	800cf38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb8e:	2180      	movs	r1, #128	@ 0x80
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f001 f9d1 	bl	800cf38 <USBD_LL_StallEP>
 800bb96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb98:	e020      	b.n	800bbdc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bb9a:	6839      	ldr	r1, [r7, #0]
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 fc7a 	bl	800c496 <USBD_CtlError>
              break;
 800bba2:	e01b      	b.n	800bbdc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bba4:	683b      	ldr	r3, [r7, #0]
 800bba6:	885b      	ldrh	r3, [r3, #2]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d10e      	bne.n	800bbca <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bbac:	7bbb      	ldrb	r3, [r7, #14]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d00b      	beq.n	800bbca <USBD_StdEPReq+0xfe>
 800bbb2:	7bbb      	ldrb	r3, [r7, #14]
 800bbb4:	2b80      	cmp	r3, #128	@ 0x80
 800bbb6:	d008      	beq.n	800bbca <USBD_StdEPReq+0xfe>
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	88db      	ldrh	r3, [r3, #6]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d104      	bne.n	800bbca <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bbc0:	7bbb      	ldrb	r3, [r7, #14]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f001 f9b7 	bl	800cf38 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 fd3a 	bl	800c644 <USBD_CtlSendStatus>

              break;
 800bbd0:	e004      	b.n	800bbdc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bbd2:	6839      	ldr	r1, [r7, #0]
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f000 fc5e 	bl	800c496 <USBD_CtlError>
              break;
 800bbda:	bf00      	nop
          }
          break;
 800bbdc:	e107      	b.n	800bdee <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbe4:	b2db      	uxtb	r3, r3
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	d002      	beq.n	800bbf0 <USBD_StdEPReq+0x124>
 800bbea:	2b03      	cmp	r3, #3
 800bbec:	d016      	beq.n	800bc1c <USBD_StdEPReq+0x150>
 800bbee:	e04b      	b.n	800bc88 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbf0:	7bbb      	ldrb	r3, [r7, #14]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d00d      	beq.n	800bc12 <USBD_StdEPReq+0x146>
 800bbf6:	7bbb      	ldrb	r3, [r7, #14]
 800bbf8:	2b80      	cmp	r3, #128	@ 0x80
 800bbfa:	d00a      	beq.n	800bc12 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bbfc:	7bbb      	ldrb	r3, [r7, #14]
 800bbfe:	4619      	mov	r1, r3
 800bc00:	6878      	ldr	r0, [r7, #4]
 800bc02:	f001 f999 	bl	800cf38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc06:	2180      	movs	r1, #128	@ 0x80
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f001 f995 	bl	800cf38 <USBD_LL_StallEP>
 800bc0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc10:	e040      	b.n	800bc94 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bc12:	6839      	ldr	r1, [r7, #0]
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f000 fc3e 	bl	800c496 <USBD_CtlError>
              break;
 800bc1a:	e03b      	b.n	800bc94 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	885b      	ldrh	r3, [r3, #2]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d136      	bne.n	800bc92 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bc24:	7bbb      	ldrb	r3, [r7, #14]
 800bc26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d004      	beq.n	800bc38 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bc2e:	7bbb      	ldrb	r3, [r7, #14]
 800bc30:	4619      	mov	r1, r3
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f001 f99f 	bl	800cf76 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 fd03 	bl	800c644 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bc3e:	7bbb      	ldrb	r3, [r7, #14]
 800bc40:	4619      	mov	r1, r3
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f7ff fde4 	bl	800b810 <USBD_CoreFindEP>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc4c:	7b7b      	ldrb	r3, [r7, #13]
 800bc4e:	2bff      	cmp	r3, #255	@ 0xff
 800bc50:	d01f      	beq.n	800bc92 <USBD_StdEPReq+0x1c6>
 800bc52:	7b7b      	ldrb	r3, [r7, #13]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d11c      	bne.n	800bc92 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bc58:	7b7a      	ldrb	r2, [r7, #13]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bc60:	7b7a      	ldrb	r2, [r7, #13]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	32ae      	adds	r2, #174	@ 0xae
 800bc66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d010      	beq.n	800bc92 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bc70:	7b7a      	ldrb	r2, [r7, #13]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	32ae      	adds	r2, #174	@ 0xae
 800bc76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	6839      	ldr	r1, [r7, #0]
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	4798      	blx	r3
 800bc82:	4603      	mov	r3, r0
 800bc84:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bc86:	e004      	b.n	800bc92 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bc88:	6839      	ldr	r1, [r7, #0]
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 fc03 	bl	800c496 <USBD_CtlError>
              break;
 800bc90:	e000      	b.n	800bc94 <USBD_StdEPReq+0x1c8>
              break;
 800bc92:	bf00      	nop
          }
          break;
 800bc94:	e0ab      	b.n	800bdee <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	2b02      	cmp	r3, #2
 800bca0:	d002      	beq.n	800bca8 <USBD_StdEPReq+0x1dc>
 800bca2:	2b03      	cmp	r3, #3
 800bca4:	d032      	beq.n	800bd0c <USBD_StdEPReq+0x240>
 800bca6:	e097      	b.n	800bdd8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bca8:	7bbb      	ldrb	r3, [r7, #14]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d007      	beq.n	800bcbe <USBD_StdEPReq+0x1f2>
 800bcae:	7bbb      	ldrb	r3, [r7, #14]
 800bcb0:	2b80      	cmp	r3, #128	@ 0x80
 800bcb2:	d004      	beq.n	800bcbe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bcb4:	6839      	ldr	r1, [r7, #0]
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f000 fbed 	bl	800c496 <USBD_CtlError>
                break;
 800bcbc:	e091      	b.n	800bde2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	da0b      	bge.n	800bcde <USBD_StdEPReq+0x212>
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
 800bcc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bccc:	4613      	mov	r3, r2
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	4413      	add	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	3310      	adds	r3, #16
 800bcd6:	687a      	ldr	r2, [r7, #4]
 800bcd8:	4413      	add	r3, r2
 800bcda:	3304      	adds	r3, #4
 800bcdc:	e00b      	b.n	800bcf6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bcde:	7bbb      	ldrb	r3, [r7, #14]
 800bce0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bce4:	4613      	mov	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	4413      	add	r3, r2
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bcf0:	687a      	ldr	r2, [r7, #4]
 800bcf2:	4413      	add	r3, r2
 800bcf4:	3304      	adds	r3, #4
 800bcf6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	2202      	movs	r2, #2
 800bd02:	4619      	mov	r1, r3
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 fc43 	bl	800c590 <USBD_CtlSendData>
              break;
 800bd0a:	e06a      	b.n	800bde2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bd0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	da11      	bge.n	800bd38 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bd14:	7bbb      	ldrb	r3, [r7, #14]
 800bd16:	f003 020f 	and.w	r2, r3, #15
 800bd1a:	6879      	ldr	r1, [r7, #4]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	009b      	lsls	r3, r3, #2
 800bd20:	4413      	add	r3, r2
 800bd22:	009b      	lsls	r3, r3, #2
 800bd24:	440b      	add	r3, r1
 800bd26:	3324      	adds	r3, #36	@ 0x24
 800bd28:	881b      	ldrh	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d117      	bne.n	800bd5e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bd2e:	6839      	ldr	r1, [r7, #0]
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 fbb0 	bl	800c496 <USBD_CtlError>
                  break;
 800bd36:	e054      	b.n	800bde2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bd38:	7bbb      	ldrb	r3, [r7, #14]
 800bd3a:	f003 020f 	and.w	r2, r3, #15
 800bd3e:	6879      	ldr	r1, [r7, #4]
 800bd40:	4613      	mov	r3, r2
 800bd42:	009b      	lsls	r3, r3, #2
 800bd44:	4413      	add	r3, r2
 800bd46:	009b      	lsls	r3, r3, #2
 800bd48:	440b      	add	r3, r1
 800bd4a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bd4e:	881b      	ldrh	r3, [r3, #0]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d104      	bne.n	800bd5e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bd54:	6839      	ldr	r1, [r7, #0]
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 fb9d 	bl	800c496 <USBD_CtlError>
                  break;
 800bd5c:	e041      	b.n	800bde2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	da0b      	bge.n	800bd7e <USBD_StdEPReq+0x2b2>
 800bd66:	7bbb      	ldrb	r3, [r7, #14]
 800bd68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	4413      	add	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	3310      	adds	r3, #16
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	4413      	add	r3, r2
 800bd7a:	3304      	adds	r3, #4
 800bd7c:	e00b      	b.n	800bd96 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd7e:	7bbb      	ldrb	r3, [r7, #14]
 800bd80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd84:	4613      	mov	r3, r2
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4413      	add	r3, r2
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bd90:	687a      	ldr	r2, [r7, #4]
 800bd92:	4413      	add	r3, r2
 800bd94:	3304      	adds	r3, #4
 800bd96:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bd98:	7bbb      	ldrb	r3, [r7, #14]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d002      	beq.n	800bda4 <USBD_StdEPReq+0x2d8>
 800bd9e:	7bbb      	ldrb	r3, [r7, #14]
 800bda0:	2b80      	cmp	r3, #128	@ 0x80
 800bda2:	d103      	bne.n	800bdac <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	2200      	movs	r2, #0
 800bda8:	601a      	str	r2, [r3, #0]
 800bdaa:	e00e      	b.n	800bdca <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bdac:	7bbb      	ldrb	r3, [r7, #14]
 800bdae:	4619      	mov	r1, r3
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f001 f8ff 	bl	800cfb4 <USBD_LL_IsStallEP>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d003      	beq.n	800bdc4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	601a      	str	r2, [r3, #0]
 800bdc2:	e002      	b.n	800bdca <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bdca:	68bb      	ldr	r3, [r7, #8]
 800bdcc:	2202      	movs	r2, #2
 800bdce:	4619      	mov	r1, r3
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f000 fbdd 	bl	800c590 <USBD_CtlSendData>
              break;
 800bdd6:	e004      	b.n	800bde2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800bdd8:	6839      	ldr	r1, [r7, #0]
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f000 fb5b 	bl	800c496 <USBD_CtlError>
              break;
 800bde0:	bf00      	nop
          }
          break;
 800bde2:	e004      	b.n	800bdee <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800bde4:	6839      	ldr	r1, [r7, #0]
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 fb55 	bl	800c496 <USBD_CtlError>
          break;
 800bdec:	bf00      	nop
      }
      break;
 800bdee:	e005      	b.n	800bdfc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 fb4f 	bl	800c496 <USBD_CtlError>
      break;
 800bdf8:	e000      	b.n	800bdfc <USBD_StdEPReq+0x330>
      break;
 800bdfa:	bf00      	nop
  }

  return ret;
 800bdfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3710      	adds	r7, #16
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
	...

0800be08 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
 800be10:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be12:	2300      	movs	r3, #0
 800be14:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800be16:	2300      	movs	r3, #0
 800be18:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800be1a:	2300      	movs	r3, #0
 800be1c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	885b      	ldrh	r3, [r3, #2]
 800be22:	0a1b      	lsrs	r3, r3, #8
 800be24:	b29b      	uxth	r3, r3
 800be26:	3b01      	subs	r3, #1
 800be28:	2b06      	cmp	r3, #6
 800be2a:	f200 8128 	bhi.w	800c07e <USBD_GetDescriptor+0x276>
 800be2e:	a201      	add	r2, pc, #4	@ (adr r2, 800be34 <USBD_GetDescriptor+0x2c>)
 800be30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be34:	0800be51 	.word	0x0800be51
 800be38:	0800be69 	.word	0x0800be69
 800be3c:	0800bea9 	.word	0x0800bea9
 800be40:	0800c07f 	.word	0x0800c07f
 800be44:	0800c07f 	.word	0x0800c07f
 800be48:	0800c01f 	.word	0x0800c01f
 800be4c:	0800c04b 	.word	0x0800c04b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	7c12      	ldrb	r2, [r2, #16]
 800be5c:	f107 0108 	add.w	r1, r7, #8
 800be60:	4610      	mov	r0, r2
 800be62:	4798      	blx	r3
 800be64:	60f8      	str	r0, [r7, #12]
      break;
 800be66:	e112      	b.n	800c08e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	7c1b      	ldrb	r3, [r3, #16]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d10d      	bne.n	800be8c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be78:	f107 0208 	add.w	r2, r7, #8
 800be7c:	4610      	mov	r0, r2
 800be7e:	4798      	blx	r3
 800be80:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	3301      	adds	r3, #1
 800be86:	2202      	movs	r2, #2
 800be88:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800be8a:	e100      	b.n	800c08e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be94:	f107 0208 	add.w	r2, r7, #8
 800be98:	4610      	mov	r0, r2
 800be9a:	4798      	blx	r3
 800be9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	3301      	adds	r3, #1
 800bea2:	2202      	movs	r2, #2
 800bea4:	701a      	strb	r2, [r3, #0]
      break;
 800bea6:	e0f2      	b.n	800c08e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	885b      	ldrh	r3, [r3, #2]
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b05      	cmp	r3, #5
 800beb0:	f200 80ac 	bhi.w	800c00c <USBD_GetDescriptor+0x204>
 800beb4:	a201      	add	r2, pc, #4	@ (adr r2, 800bebc <USBD_GetDescriptor+0xb4>)
 800beb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beba:	bf00      	nop
 800bebc:	0800bed5 	.word	0x0800bed5
 800bec0:	0800bf09 	.word	0x0800bf09
 800bec4:	0800bf3d 	.word	0x0800bf3d
 800bec8:	0800bf71 	.word	0x0800bf71
 800becc:	0800bfa5 	.word	0x0800bfa5
 800bed0:	0800bfd9 	.word	0x0800bfd9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800beda:	685b      	ldr	r3, [r3, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00b      	beq.n	800bef8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bee6:	685b      	ldr	r3, [r3, #4]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	7c12      	ldrb	r2, [r2, #16]
 800beec:	f107 0108 	add.w	r1, r7, #8
 800bef0:	4610      	mov	r0, r2
 800bef2:	4798      	blx	r3
 800bef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bef6:	e091      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bef8:	6839      	ldr	r1, [r7, #0]
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 facb 	bl	800c496 <USBD_CtlError>
            err++;
 800bf00:	7afb      	ldrb	r3, [r7, #11]
 800bf02:	3301      	adds	r3, #1
 800bf04:	72fb      	strb	r3, [r7, #11]
          break;
 800bf06:	e089      	b.n	800c01c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf0e:	689b      	ldr	r3, [r3, #8]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00b      	beq.n	800bf2c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	7c12      	ldrb	r2, [r2, #16]
 800bf20:	f107 0108 	add.w	r1, r7, #8
 800bf24:	4610      	mov	r0, r2
 800bf26:	4798      	blx	r3
 800bf28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf2a:	e077      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf2c:	6839      	ldr	r1, [r7, #0]
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 fab1 	bl	800c496 <USBD_CtlError>
            err++;
 800bf34:	7afb      	ldrb	r3, [r7, #11]
 800bf36:	3301      	adds	r3, #1
 800bf38:	72fb      	strb	r3, [r7, #11]
          break;
 800bf3a:	e06f      	b.n	800c01c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf42:	68db      	ldr	r3, [r3, #12]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d00b      	beq.n	800bf60 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf4e:	68db      	ldr	r3, [r3, #12]
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	7c12      	ldrb	r2, [r2, #16]
 800bf54:	f107 0108 	add.w	r1, r7, #8
 800bf58:	4610      	mov	r0, r2
 800bf5a:	4798      	blx	r3
 800bf5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf5e:	e05d      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf60:	6839      	ldr	r1, [r7, #0]
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f000 fa97 	bl	800c496 <USBD_CtlError>
            err++;
 800bf68:	7afb      	ldrb	r3, [r7, #11]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	72fb      	strb	r3, [r7, #11]
          break;
 800bf6e:	e055      	b.n	800c01c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf76:	691b      	ldr	r3, [r3, #16]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d00b      	beq.n	800bf94 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf82:	691b      	ldr	r3, [r3, #16]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	7c12      	ldrb	r2, [r2, #16]
 800bf88:	f107 0108 	add.w	r1, r7, #8
 800bf8c:	4610      	mov	r0, r2
 800bf8e:	4798      	blx	r3
 800bf90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf92:	e043      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf94:	6839      	ldr	r1, [r7, #0]
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f000 fa7d 	bl	800c496 <USBD_CtlError>
            err++;
 800bf9c:	7afb      	ldrb	r3, [r7, #11]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	72fb      	strb	r3, [r7, #11]
          break;
 800bfa2:	e03b      	b.n	800c01c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfaa:	695b      	ldr	r3, [r3, #20]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d00b      	beq.n	800bfc8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfb6:	695b      	ldr	r3, [r3, #20]
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	7c12      	ldrb	r2, [r2, #16]
 800bfbc:	f107 0108 	add.w	r1, r7, #8
 800bfc0:	4610      	mov	r0, r2
 800bfc2:	4798      	blx	r3
 800bfc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfc6:	e029      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfc8:	6839      	ldr	r1, [r7, #0]
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f000 fa63 	bl	800c496 <USBD_CtlError>
            err++;
 800bfd0:	7afb      	ldrb	r3, [r7, #11]
 800bfd2:	3301      	adds	r3, #1
 800bfd4:	72fb      	strb	r3, [r7, #11]
          break;
 800bfd6:	e021      	b.n	800c01c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfde:	699b      	ldr	r3, [r3, #24]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00b      	beq.n	800bffc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfea:	699b      	ldr	r3, [r3, #24]
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	7c12      	ldrb	r2, [r2, #16]
 800bff0:	f107 0108 	add.w	r1, r7, #8
 800bff4:	4610      	mov	r0, r2
 800bff6:	4798      	blx	r3
 800bff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bffa:	e00f      	b.n	800c01c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bffc:	6839      	ldr	r1, [r7, #0]
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 fa49 	bl	800c496 <USBD_CtlError>
            err++;
 800c004:	7afb      	ldrb	r3, [r7, #11]
 800c006:	3301      	adds	r3, #1
 800c008:	72fb      	strb	r3, [r7, #11]
          break;
 800c00a:	e007      	b.n	800c01c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c00c:	6839      	ldr	r1, [r7, #0]
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 fa41 	bl	800c496 <USBD_CtlError>
          err++;
 800c014:	7afb      	ldrb	r3, [r7, #11]
 800c016:	3301      	adds	r3, #1
 800c018:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c01a:	bf00      	nop
      }
      break;
 800c01c:	e037      	b.n	800c08e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	7c1b      	ldrb	r3, [r3, #16]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d109      	bne.n	800c03a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c02c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c02e:	f107 0208 	add.w	r2, r7, #8
 800c032:	4610      	mov	r0, r2
 800c034:	4798      	blx	r3
 800c036:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c038:	e029      	b.n	800c08e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c03a:	6839      	ldr	r1, [r7, #0]
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 fa2a 	bl	800c496 <USBD_CtlError>
        err++;
 800c042:	7afb      	ldrb	r3, [r7, #11]
 800c044:	3301      	adds	r3, #1
 800c046:	72fb      	strb	r3, [r7, #11]
      break;
 800c048:	e021      	b.n	800c08e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	7c1b      	ldrb	r3, [r3, #16]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d10d      	bne.n	800c06e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c05a:	f107 0208 	add.w	r2, r7, #8
 800c05e:	4610      	mov	r0, r2
 800c060:	4798      	blx	r3
 800c062:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	3301      	adds	r3, #1
 800c068:	2207      	movs	r2, #7
 800c06a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c06c:	e00f      	b.n	800c08e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f000 fa10 	bl	800c496 <USBD_CtlError>
        err++;
 800c076:	7afb      	ldrb	r3, [r7, #11]
 800c078:	3301      	adds	r3, #1
 800c07a:	72fb      	strb	r3, [r7, #11]
      break;
 800c07c:	e007      	b.n	800c08e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c07e:	6839      	ldr	r1, [r7, #0]
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 fa08 	bl	800c496 <USBD_CtlError>
      err++;
 800c086:	7afb      	ldrb	r3, [r7, #11]
 800c088:	3301      	adds	r3, #1
 800c08a:	72fb      	strb	r3, [r7, #11]
      break;
 800c08c:	bf00      	nop
  }

  if (err != 0U)
 800c08e:	7afb      	ldrb	r3, [r7, #11]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d11e      	bne.n	800c0d2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	88db      	ldrh	r3, [r3, #6]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d016      	beq.n	800c0ca <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c09c:	893b      	ldrh	r3, [r7, #8]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d00e      	beq.n	800c0c0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	88da      	ldrh	r2, [r3, #6]
 800c0a6:	893b      	ldrh	r3, [r7, #8]
 800c0a8:	4293      	cmp	r3, r2
 800c0aa:	bf28      	it	cs
 800c0ac:	4613      	movcs	r3, r2
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c0b2:	893b      	ldrh	r3, [r7, #8]
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	68f9      	ldr	r1, [r7, #12]
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 fa69 	bl	800c590 <USBD_CtlSendData>
 800c0be:	e009      	b.n	800c0d4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c0c0:	6839      	ldr	r1, [r7, #0]
 800c0c2:	6878      	ldr	r0, [r7, #4]
 800c0c4:	f000 f9e7 	bl	800c496 <USBD_CtlError>
 800c0c8:	e004      	b.n	800c0d4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 faba 	bl	800c644 <USBD_CtlSendStatus>
 800c0d0:	e000      	b.n	800c0d4 <USBD_GetDescriptor+0x2cc>
    return;
 800c0d2:	bf00      	nop
  }
}
 800c0d4:	3710      	adds	r7, #16
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}
 800c0da:	bf00      	nop

0800c0dc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b084      	sub	sp, #16
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
 800c0e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	889b      	ldrh	r3, [r3, #4]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d131      	bne.n	800c152 <USBD_SetAddress+0x76>
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	88db      	ldrh	r3, [r3, #6]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d12d      	bne.n	800c152 <USBD_SetAddress+0x76>
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	885b      	ldrh	r3, [r3, #2]
 800c0fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800c0fc:	d829      	bhi.n	800c152 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	885b      	ldrh	r3, [r3, #2]
 800c102:	b2db      	uxtb	r3, r3
 800c104:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c108:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c110:	b2db      	uxtb	r3, r3
 800c112:	2b03      	cmp	r3, #3
 800c114:	d104      	bne.n	800c120 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c116:	6839      	ldr	r1, [r7, #0]
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f000 f9bc 	bl	800c496 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c11e:	e01d      	b.n	800c15c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	7bfa      	ldrb	r2, [r7, #15]
 800c124:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c128:	7bfb      	ldrb	r3, [r7, #15]
 800c12a:	4619      	mov	r1, r3
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 ff6d 	bl	800d00c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fa86 	bl	800c644 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c138:	7bfb      	ldrb	r3, [r7, #15]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d004      	beq.n	800c148 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2202      	movs	r2, #2
 800c142:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c146:	e009      	b.n	800c15c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2201      	movs	r2, #1
 800c14c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c150:	e004      	b.n	800c15c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c152:	6839      	ldr	r1, [r7, #0]
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f000 f99e 	bl	800c496 <USBD_CtlError>
  }
}
 800c15a:	bf00      	nop
 800c15c:	bf00      	nop
 800c15e:	3710      	adds	r7, #16
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b084      	sub	sp, #16
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c16e:	2300      	movs	r3, #0
 800c170:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	885b      	ldrh	r3, [r3, #2]
 800c176:	b2da      	uxtb	r2, r3
 800c178:	4b4e      	ldr	r3, [pc, #312]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c17a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c17c:	4b4d      	ldr	r3, [pc, #308]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c17e:	781b      	ldrb	r3, [r3, #0]
 800c180:	2b01      	cmp	r3, #1
 800c182:	d905      	bls.n	800c190 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c184:	6839      	ldr	r1, [r7, #0]
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f000 f985 	bl	800c496 <USBD_CtlError>
    return USBD_FAIL;
 800c18c:	2303      	movs	r3, #3
 800c18e:	e08c      	b.n	800c2aa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c196:	b2db      	uxtb	r3, r3
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d002      	beq.n	800c1a2 <USBD_SetConfig+0x3e>
 800c19c:	2b03      	cmp	r3, #3
 800c19e:	d029      	beq.n	800c1f4 <USBD_SetConfig+0x90>
 800c1a0:	e075      	b.n	800c28e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c1a2:	4b44      	ldr	r3, [pc, #272]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d020      	beq.n	800c1ec <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c1aa:	4b42      	ldr	r3, [pc, #264]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1b4:	4b3f      	ldr	r3, [pc, #252]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	4619      	mov	r1, r3
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f7fe ffe3 	bl	800b186 <USBD_SetClassConfig>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d008      	beq.n	800c1dc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c1ca:	6839      	ldr	r1, [r7, #0]
 800c1cc:	6878      	ldr	r0, [r7, #4]
 800c1ce:	f000 f962 	bl	800c496 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2202      	movs	r2, #2
 800c1d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c1da:	e065      	b.n	800c2a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f000 fa31 	bl	800c644 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2203      	movs	r2, #3
 800c1e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c1ea:	e05d      	b.n	800c2a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 fa29 	bl	800c644 <USBD_CtlSendStatus>
      break;
 800c1f2:	e059      	b.n	800c2a8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c1f4:	4b2f      	ldr	r3, [pc, #188]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d112      	bne.n	800c222 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2202      	movs	r2, #2
 800c200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c204:	4b2b      	ldr	r3, [pc, #172]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	461a      	mov	r2, r3
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c20e:	4b29      	ldr	r3, [pc, #164]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	4619      	mov	r1, r3
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f7fe ffd2 	bl	800b1be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 fa12 	bl	800c644 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c220:	e042      	b.n	800c2a8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c222:	4b24      	ldr	r3, [pc, #144]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	461a      	mov	r2, r3
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	429a      	cmp	r2, r3
 800c22e:	d02a      	beq.n	800c286 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	b2db      	uxtb	r3, r3
 800c236:	4619      	mov	r1, r3
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	f7fe ffc0 	bl	800b1be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c23e:	4b1d      	ldr	r3, [pc, #116]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	461a      	mov	r2, r3
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c248:	4b1a      	ldr	r3, [pc, #104]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c24a:	781b      	ldrb	r3, [r3, #0]
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f7fe ff99 	bl	800b186 <USBD_SetClassConfig>
 800c254:	4603      	mov	r3, r0
 800c256:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c258:	7bfb      	ldrb	r3, [r7, #15]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00f      	beq.n	800c27e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c25e:	6839      	ldr	r1, [r7, #0]
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 f918 	bl	800c496 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	4619      	mov	r1, r3
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f7fe ffa5 	bl	800b1be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2202      	movs	r2, #2
 800c278:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c27c:	e014      	b.n	800c2a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f000 f9e0 	bl	800c644 <USBD_CtlSendStatus>
      break;
 800c284:	e010      	b.n	800c2a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f000 f9dc 	bl	800c644 <USBD_CtlSendStatus>
      break;
 800c28c:	e00c      	b.n	800c2a8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c28e:	6839      	ldr	r1, [r7, #0]
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f000 f900 	bl	800c496 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c296:	4b07      	ldr	r3, [pc, #28]	@ (800c2b4 <USBD_SetConfig+0x150>)
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	4619      	mov	r1, r3
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f7fe ff8e 	bl	800b1be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c2a2:	2303      	movs	r3, #3
 800c2a4:	73fb      	strb	r3, [r7, #15]
      break;
 800c2a6:	bf00      	nop
  }

  return ret;
 800c2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20004cf0 	.word	0x20004cf0

0800c2b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	88db      	ldrh	r3, [r3, #6]
 800c2c6:	2b01      	cmp	r3, #1
 800c2c8:	d004      	beq.n	800c2d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c2ca:	6839      	ldr	r1, [r7, #0]
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 f8e2 	bl	800c496 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c2d2:	e023      	b.n	800c31c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	2b02      	cmp	r3, #2
 800c2de:	dc02      	bgt.n	800c2e6 <USBD_GetConfig+0x2e>
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	dc03      	bgt.n	800c2ec <USBD_GetConfig+0x34>
 800c2e4:	e015      	b.n	800c312 <USBD_GetConfig+0x5a>
 800c2e6:	2b03      	cmp	r3, #3
 800c2e8:	d00b      	beq.n	800c302 <USBD_GetConfig+0x4a>
 800c2ea:	e012      	b.n	800c312 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	3308      	adds	r3, #8
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	4619      	mov	r1, r3
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f000 f948 	bl	800c590 <USBD_CtlSendData>
        break;
 800c300:	e00c      	b.n	800c31c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	3304      	adds	r3, #4
 800c306:	2201      	movs	r2, #1
 800c308:	4619      	mov	r1, r3
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 f940 	bl	800c590 <USBD_CtlSendData>
        break;
 800c310:	e004      	b.n	800c31c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c312:	6839      	ldr	r1, [r7, #0]
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 f8be 	bl	800c496 <USBD_CtlError>
        break;
 800c31a:	bf00      	nop
}
 800c31c:	bf00      	nop
 800c31e:	3708      	adds	r7, #8
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b082      	sub	sp, #8
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c334:	b2db      	uxtb	r3, r3
 800c336:	3b01      	subs	r3, #1
 800c338:	2b02      	cmp	r3, #2
 800c33a:	d81e      	bhi.n	800c37a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	88db      	ldrh	r3, [r3, #6]
 800c340:	2b02      	cmp	r3, #2
 800c342:	d004      	beq.n	800c34e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c344:	6839      	ldr	r1, [r7, #0]
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 f8a5 	bl	800c496 <USBD_CtlError>
        break;
 800c34c:	e01a      	b.n	800c384 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2201      	movs	r2, #1
 800c352:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d005      	beq.n	800c36a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	68db      	ldr	r3, [r3, #12]
 800c362:	f043 0202 	orr.w	r2, r3, #2
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	330c      	adds	r3, #12
 800c36e:	2202      	movs	r2, #2
 800c370:	4619      	mov	r1, r3
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f000 f90c 	bl	800c590 <USBD_CtlSendData>
      break;
 800c378:	e004      	b.n	800c384 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c37a:	6839      	ldr	r1, [r7, #0]
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 f88a 	bl	800c496 <USBD_CtlError>
      break;
 800c382:	bf00      	nop
  }
}
 800c384:	bf00      	nop
 800c386:	3708      	adds	r7, #8
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b082      	sub	sp, #8
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	885b      	ldrh	r3, [r3, #2]
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d107      	bne.n	800c3ae <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 f94c 	bl	800c644 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c3ac:	e013      	b.n	800c3d6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	885b      	ldrh	r3, [r3, #2]
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	d10b      	bne.n	800c3ce <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	889b      	ldrh	r3, [r3, #4]
 800c3ba:	0a1b      	lsrs	r3, r3, #8
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	b2da      	uxtb	r2, r3
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c3c6:	6878      	ldr	r0, [r7, #4]
 800c3c8:	f000 f93c 	bl	800c644 <USBD_CtlSendStatus>
}
 800c3cc:	e003      	b.n	800c3d6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c3ce:	6839      	ldr	r1, [r7, #0]
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f000 f860 	bl	800c496 <USBD_CtlError>
}
 800c3d6:	bf00      	nop
 800c3d8:	3708      	adds	r7, #8
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}

0800c3de <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b082      	sub	sp, #8
 800c3e2:	af00      	add	r7, sp, #0
 800c3e4:	6078      	str	r0, [r7, #4]
 800c3e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	3b01      	subs	r3, #1
 800c3f2:	2b02      	cmp	r3, #2
 800c3f4:	d80b      	bhi.n	800c40e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	885b      	ldrh	r3, [r3, #2]
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d10c      	bne.n	800c418 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2200      	movs	r2, #0
 800c402:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 f91c 	bl	800c644 <USBD_CtlSendStatus>
      }
      break;
 800c40c:	e004      	b.n	800c418 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c40e:	6839      	ldr	r1, [r7, #0]
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f000 f840 	bl	800c496 <USBD_CtlError>
      break;
 800c416:	e000      	b.n	800c41a <USBD_ClrFeature+0x3c>
      break;
 800c418:	bf00      	nop
  }
}
 800c41a:	bf00      	nop
 800c41c:	3708      	adds	r7, #8
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b084      	sub	sp, #16
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
 800c42a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	781a      	ldrb	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	3301      	adds	r3, #1
 800c43c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	781a      	ldrb	r2, [r3, #0]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	3301      	adds	r3, #1
 800c44a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f7ff fa40 	bl	800b8d2 <SWAPBYTE>
 800c452:	4603      	mov	r3, r0
 800c454:	461a      	mov	r2, r3
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	3301      	adds	r3, #1
 800c45e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	3301      	adds	r3, #1
 800c464:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c466:	68f8      	ldr	r0, [r7, #12]
 800c468:	f7ff fa33 	bl	800b8d2 <SWAPBYTE>
 800c46c:	4603      	mov	r3, r0
 800c46e:	461a      	mov	r2, r3
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	3301      	adds	r3, #1
 800c478:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	3301      	adds	r3, #1
 800c47e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f7ff fa26 	bl	800b8d2 <SWAPBYTE>
 800c486:	4603      	mov	r3, r0
 800c488:	461a      	mov	r2, r3
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	80da      	strh	r2, [r3, #6]
}
 800c48e:	bf00      	nop
 800c490:	3710      	adds	r7, #16
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}

0800c496 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c496:	b580      	push	{r7, lr}
 800c498:	b082      	sub	sp, #8
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
 800c49e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4a0:	2180      	movs	r1, #128	@ 0x80
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f000 fd48 	bl	800cf38 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	f000 fd44 	bl	800cf38 <USBD_LL_StallEP>
}
 800c4b0:	bf00      	nop
 800c4b2:	3708      	adds	r7, #8
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}

0800c4b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b086      	sub	sp, #24
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d042      	beq.n	800c554 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c4d2:	6938      	ldr	r0, [r7, #16]
 800c4d4:	f000 f842 	bl	800c55c <USBD_GetLen>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	3301      	adds	r3, #1
 800c4dc:	005b      	lsls	r3, r3, #1
 800c4de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4e2:	d808      	bhi.n	800c4f6 <USBD_GetString+0x3e>
 800c4e4:	6938      	ldr	r0, [r7, #16]
 800c4e6:	f000 f839 	bl	800c55c <USBD_GetLen>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	b29b      	uxth	r3, r3
 800c4f0:	005b      	lsls	r3, r3, #1
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	e001      	b.n	800c4fa <USBD_GetString+0x42>
 800c4f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c4fe:	7dfb      	ldrb	r3, [r7, #23]
 800c500:	68ba      	ldr	r2, [r7, #8]
 800c502:	4413      	add	r3, r2
 800c504:	687a      	ldr	r2, [r7, #4]
 800c506:	7812      	ldrb	r2, [r2, #0]
 800c508:	701a      	strb	r2, [r3, #0]
  idx++;
 800c50a:	7dfb      	ldrb	r3, [r7, #23]
 800c50c:	3301      	adds	r3, #1
 800c50e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c510:	7dfb      	ldrb	r3, [r7, #23]
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	4413      	add	r3, r2
 800c516:	2203      	movs	r2, #3
 800c518:	701a      	strb	r2, [r3, #0]
  idx++;
 800c51a:	7dfb      	ldrb	r3, [r7, #23]
 800c51c:	3301      	adds	r3, #1
 800c51e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c520:	e013      	b.n	800c54a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c522:	7dfb      	ldrb	r3, [r7, #23]
 800c524:	68ba      	ldr	r2, [r7, #8]
 800c526:	4413      	add	r3, r2
 800c528:	693a      	ldr	r2, [r7, #16]
 800c52a:	7812      	ldrb	r2, [r2, #0]
 800c52c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	3301      	adds	r3, #1
 800c532:	613b      	str	r3, [r7, #16]
    idx++;
 800c534:	7dfb      	ldrb	r3, [r7, #23]
 800c536:	3301      	adds	r3, #1
 800c538:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c53a:	7dfb      	ldrb	r3, [r7, #23]
 800c53c:	68ba      	ldr	r2, [r7, #8]
 800c53e:	4413      	add	r3, r2
 800c540:	2200      	movs	r2, #0
 800c542:	701a      	strb	r2, [r3, #0]
    idx++;
 800c544:	7dfb      	ldrb	r3, [r7, #23]
 800c546:	3301      	adds	r3, #1
 800c548:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1e7      	bne.n	800c522 <USBD_GetString+0x6a>
 800c552:	e000      	b.n	800c556 <USBD_GetString+0x9e>
    return;
 800c554:	bf00      	nop
  }
}
 800c556:	3718      	adds	r7, #24
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b085      	sub	sp, #20
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c564:	2300      	movs	r3, #0
 800c566:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c56c:	e005      	b.n	800c57a <USBD_GetLen+0x1e>
  {
    len++;
 800c56e:	7bfb      	ldrb	r3, [r7, #15]
 800c570:	3301      	adds	r3, #1
 800c572:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	3301      	adds	r3, #1
 800c578:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d1f5      	bne.n	800c56e <USBD_GetLen+0x12>
  }

  return len;
 800c582:	7bfb      	ldrb	r3, [r7, #15]
}
 800c584:	4618      	mov	r0, r3
 800c586:	3714      	adds	r7, #20
 800c588:	46bd      	mov	sp, r7
 800c58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58e:	4770      	bx	lr

0800c590 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b084      	sub	sp, #16
 800c594:	af00      	add	r7, sp, #0
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	2202      	movs	r2, #2
 800c5a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	687a      	ldr	r2, [r7, #4]
 800c5ae:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	68ba      	ldr	r2, [r7, #8]
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	68f8      	ldr	r0, [r7, #12]
 800c5b8:	f000 fd47 	bl	800d04a <USBD_LL_Transmit>

  return USBD_OK;
 800c5bc:	2300      	movs	r3, #0
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3710      	adds	r7, #16
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}

0800c5c6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c5c6:	b580      	push	{r7, lr}
 800c5c8:	b084      	sub	sp, #16
 800c5ca:	af00      	add	r7, sp, #0
 800c5cc:	60f8      	str	r0, [r7, #12]
 800c5ce:	60b9      	str	r1, [r7, #8]
 800c5d0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68ba      	ldr	r2, [r7, #8]
 800c5d6:	2100      	movs	r1, #0
 800c5d8:	68f8      	ldr	r0, [r7, #12]
 800c5da:	f000 fd36 	bl	800d04a <USBD_LL_Transmit>

  return USBD_OK;
 800c5de:	2300      	movs	r3, #0
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	3710      	adds	r7, #16
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}

0800c5e8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b084      	sub	sp, #16
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	60f8      	str	r0, [r7, #12]
 800c5f0:	60b9      	str	r1, [r7, #8]
 800c5f2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2203      	movs	r2, #3
 800c5f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	687a      	ldr	r2, [r7, #4]
 800c608:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	68ba      	ldr	r2, [r7, #8]
 800c610:	2100      	movs	r1, #0
 800c612:	68f8      	ldr	r0, [r7, #12]
 800c614:	f000 fd3a 	bl	800d08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c618:	2300      	movs	r3, #0
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3710      	adds	r7, #16
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c622:	b580      	push	{r7, lr}
 800c624:	b084      	sub	sp, #16
 800c626:	af00      	add	r7, sp, #0
 800c628:	60f8      	str	r0, [r7, #12]
 800c62a:	60b9      	str	r1, [r7, #8]
 800c62c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	68ba      	ldr	r2, [r7, #8]
 800c632:	2100      	movs	r1, #0
 800c634:	68f8      	ldr	r0, [r7, #12]
 800c636:	f000 fd29 	bl	800d08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3710      	adds	r7, #16
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2204      	movs	r2, #4
 800c650:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c654:	2300      	movs	r3, #0
 800c656:	2200      	movs	r2, #0
 800c658:	2100      	movs	r1, #0
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 fcf5 	bl	800d04a <USBD_LL_Transmit>

  return USBD_OK;
 800c660:	2300      	movs	r3, #0
}
 800c662:	4618      	mov	r0, r3
 800c664:	3708      	adds	r7, #8
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}

0800c66a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c66a:	b580      	push	{r7, lr}
 800c66c:	b082      	sub	sp, #8
 800c66e:	af00      	add	r7, sp, #0
 800c670:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2205      	movs	r2, #5
 800c676:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c67a:	2300      	movs	r3, #0
 800c67c:	2200      	movs	r2, #0
 800c67e:	2100      	movs	r1, #0
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f000 fd03 	bl	800d08c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c686:	2300      	movs	r3, #0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3708      	adds	r7, #8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c690:	b480      	push	{r7}
 800c692:	b087      	sub	sp, #28
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	60b9      	str	r1, [r7, #8]
 800c69a:	4613      	mov	r3, r2
 800c69c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c69e:	2301      	movs	r3, #1
 800c6a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c6a6:	4b1f      	ldr	r3, [pc, #124]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6a8:	7a5b      	ldrb	r3, [r3, #9]
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d131      	bne.n	800c714 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c6b0:	4b1c      	ldr	r3, [pc, #112]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6b2:	7a5b      	ldrb	r3, [r3, #9]
 800c6b4:	b2db      	uxtb	r3, r3
 800c6b6:	461a      	mov	r2, r3
 800c6b8:	4b1a      	ldr	r3, [pc, #104]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c6be:	4b19      	ldr	r3, [pc, #100]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6c0:	7a5b      	ldrb	r3, [r3, #9]
 800c6c2:	b2db      	uxtb	r3, r3
 800c6c4:	4a17      	ldr	r2, [pc, #92]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	4413      	add	r3, r2
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c6ce:	4b15      	ldr	r3, [pc, #84]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6d0:	7a5b      	ldrb	r3, [r3, #9]
 800c6d2:	b2db      	uxtb	r3, r3
 800c6d4:	461a      	mov	r2, r3
 800c6d6:	4b13      	ldr	r3, [pc, #76]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6d8:	4413      	add	r3, r2
 800c6da:	79fa      	ldrb	r2, [r7, #7]
 800c6dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c6de:	4b11      	ldr	r3, [pc, #68]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6e0:	7a5b      	ldrb	r3, [r3, #9]
 800c6e2:	b2db      	uxtb	r3, r3
 800c6e4:	1c5a      	adds	r2, r3, #1
 800c6e6:	b2d1      	uxtb	r1, r2
 800c6e8:	4a0e      	ldr	r2, [pc, #56]	@ (800c724 <FATFS_LinkDriverEx+0x94>)
 800c6ea:	7251      	strb	r1, [r2, #9]
 800c6ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c6ee:	7dbb      	ldrb	r3, [r7, #22]
 800c6f0:	3330      	adds	r3, #48	@ 0x30
 800c6f2:	b2da      	uxtb	r2, r3
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	223a      	movs	r2, #58	@ 0x3a
 800c6fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c700:	68bb      	ldr	r3, [r7, #8]
 800c702:	3302      	adds	r3, #2
 800c704:	222f      	movs	r2, #47	@ 0x2f
 800c706:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	3303      	adds	r3, #3
 800c70c:	2200      	movs	r2, #0
 800c70e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c710:	2300      	movs	r3, #0
 800c712:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c714:	7dfb      	ldrb	r3, [r7, #23]
}
 800c716:	4618      	mov	r0, r3
 800c718:	371c      	adds	r7, #28
 800c71a:	46bd      	mov	sp, r7
 800c71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c720:	4770      	bx	lr
 800c722:	bf00      	nop
 800c724:	20004cf4 	.word	0x20004cf4

0800c728 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
 800c730:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c732:	2200      	movs	r2, #0
 800c734:	6839      	ldr	r1, [r7, #0]
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f7ff ffaa 	bl	800c690 <FATFS_LinkDriverEx>
 800c73c:	4603      	mov	r3, r0
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3708      	adds	r7, #8
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}
	...

0800c748 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c74c:	2200      	movs	r2, #0
 800c74e:	4912      	ldr	r1, [pc, #72]	@ (800c798 <MX_USB_DEVICE_Init+0x50>)
 800c750:	4812      	ldr	r0, [pc, #72]	@ (800c79c <MX_USB_DEVICE_Init+0x54>)
 800c752:	f7fe fc9b 	bl	800b08c <USBD_Init>
 800c756:	4603      	mov	r3, r0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d001      	beq.n	800c760 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c75c:	f7f5 f892 	bl	8001884 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c760:	490f      	ldr	r1, [pc, #60]	@ (800c7a0 <MX_USB_DEVICE_Init+0x58>)
 800c762:	480e      	ldr	r0, [pc, #56]	@ (800c79c <MX_USB_DEVICE_Init+0x54>)
 800c764:	f7fe fcc2 	bl	800b0ec <USBD_RegisterClass>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d001      	beq.n	800c772 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c76e:	f7f5 f889 	bl	8001884 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c772:	490c      	ldr	r1, [pc, #48]	@ (800c7a4 <MX_USB_DEVICE_Init+0x5c>)
 800c774:	4809      	ldr	r0, [pc, #36]	@ (800c79c <MX_USB_DEVICE_Init+0x54>)
 800c776:	f7fe fbb9 	bl	800aeec <USBD_CDC_RegisterInterface>
 800c77a:	4603      	mov	r3, r0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d001      	beq.n	800c784 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c780:	f7f5 f880 	bl	8001884 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c784:	4805      	ldr	r0, [pc, #20]	@ (800c79c <MX_USB_DEVICE_Init+0x54>)
 800c786:	f7fe fce7 	bl	800b158 <USBD_Start>
 800c78a:	4603      	mov	r3, r0
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d001      	beq.n	800c794 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c790:	f7f5 f878 	bl	8001884 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c794:	bf00      	nop
 800c796:	bd80      	pop	{r7, pc}
 800c798:	200000ec 	.word	0x200000ec
 800c79c:	20004d00 	.word	0x20004d00
 800c7a0:	20000058 	.word	0x20000058
 800c7a4:	200000d8 	.word	0x200000d8

0800c7a8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	4905      	ldr	r1, [pc, #20]	@ (800c7c4 <CDC_Init_FS+0x1c>)
 800c7b0:	4805      	ldr	r0, [pc, #20]	@ (800c7c8 <CDC_Init_FS+0x20>)
 800c7b2:	f7fe fbb5 	bl	800af20 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c7b6:	4905      	ldr	r1, [pc, #20]	@ (800c7cc <CDC_Init_FS+0x24>)
 800c7b8:	4803      	ldr	r0, [pc, #12]	@ (800c7c8 <CDC_Init_FS+0x20>)
 800c7ba:	f7fe fbd3 	bl	800af64 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c7be:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	bd80      	pop	{r7, pc}
 800c7c4:	200057dc 	.word	0x200057dc
 800c7c8:	20004d00 	.word	0x20004d00
 800c7cc:	20004fdc 	.word	0x20004fdc

0800c7d0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c7d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr

0800c7e0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b083      	sub	sp, #12
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	6039      	str	r1, [r7, #0]
 800c7ea:	71fb      	strb	r3, [r7, #7]
 800c7ec:	4613      	mov	r3, r2
 800c7ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c7f0:	79fb      	ldrb	r3, [r7, #7]
 800c7f2:	2b23      	cmp	r3, #35	@ 0x23
 800c7f4:	d84a      	bhi.n	800c88c <CDC_Control_FS+0xac>
 800c7f6:	a201      	add	r2, pc, #4	@ (adr r2, 800c7fc <CDC_Control_FS+0x1c>)
 800c7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7fc:	0800c88d 	.word	0x0800c88d
 800c800:	0800c88d 	.word	0x0800c88d
 800c804:	0800c88d 	.word	0x0800c88d
 800c808:	0800c88d 	.word	0x0800c88d
 800c80c:	0800c88d 	.word	0x0800c88d
 800c810:	0800c88d 	.word	0x0800c88d
 800c814:	0800c88d 	.word	0x0800c88d
 800c818:	0800c88d 	.word	0x0800c88d
 800c81c:	0800c88d 	.word	0x0800c88d
 800c820:	0800c88d 	.word	0x0800c88d
 800c824:	0800c88d 	.word	0x0800c88d
 800c828:	0800c88d 	.word	0x0800c88d
 800c82c:	0800c88d 	.word	0x0800c88d
 800c830:	0800c88d 	.word	0x0800c88d
 800c834:	0800c88d 	.word	0x0800c88d
 800c838:	0800c88d 	.word	0x0800c88d
 800c83c:	0800c88d 	.word	0x0800c88d
 800c840:	0800c88d 	.word	0x0800c88d
 800c844:	0800c88d 	.word	0x0800c88d
 800c848:	0800c88d 	.word	0x0800c88d
 800c84c:	0800c88d 	.word	0x0800c88d
 800c850:	0800c88d 	.word	0x0800c88d
 800c854:	0800c88d 	.word	0x0800c88d
 800c858:	0800c88d 	.word	0x0800c88d
 800c85c:	0800c88d 	.word	0x0800c88d
 800c860:	0800c88d 	.word	0x0800c88d
 800c864:	0800c88d 	.word	0x0800c88d
 800c868:	0800c88d 	.word	0x0800c88d
 800c86c:	0800c88d 	.word	0x0800c88d
 800c870:	0800c88d 	.word	0x0800c88d
 800c874:	0800c88d 	.word	0x0800c88d
 800c878:	0800c88d 	.word	0x0800c88d
 800c87c:	0800c88d 	.word	0x0800c88d
 800c880:	0800c88d 	.word	0x0800c88d
 800c884:	0800c88d 	.word	0x0800c88d
 800c888:	0800c88d 	.word	0x0800c88d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c88c:	bf00      	nop
  }

  return (USBD_OK);
 800c88e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c890:	4618      	mov	r0, r3
 800c892:	370c      	adds	r7, #12
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr

0800c89c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c8a6:	6879      	ldr	r1, [r7, #4]
 800c8a8:	4805      	ldr	r0, [pc, #20]	@ (800c8c0 <CDC_Receive_FS+0x24>)
 800c8aa:	f7fe fb5b 	bl	800af64 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c8ae:	4804      	ldr	r0, [pc, #16]	@ (800c8c0 <CDC_Receive_FS+0x24>)
 800c8b0:	f7fe fbb6 	bl	800b020 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c8b4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3708      	adds	r7, #8
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
 800c8be:	bf00      	nop
 800c8c0:	20004d00 	.word	0x20004d00

0800c8c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b084      	sub	sp, #16
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c8d4:	4b0d      	ldr	r3, [pc, #52]	@ (800c90c <CDC_Transmit_FS+0x48>)
 800c8d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8da:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d001      	beq.n	800c8ea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	e00b      	b.n	800c902 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c8ea:	887b      	ldrh	r3, [r7, #2]
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	6879      	ldr	r1, [r7, #4]
 800c8f0:	4806      	ldr	r0, [pc, #24]	@ (800c90c <CDC_Transmit_FS+0x48>)
 800c8f2:	f7fe fb15 	bl	800af20 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c8f6:	4805      	ldr	r0, [pc, #20]	@ (800c90c <CDC_Transmit_FS+0x48>)
 800c8f8:	f7fe fb52 	bl	800afa0 <USBD_CDC_TransmitPacket>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c900:	7bfb      	ldrb	r3, [r7, #15]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3710      	adds	r7, #16
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	20004d00 	.word	0x20004d00

0800c910 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c910:	b480      	push	{r7}
 800c912:	b087      	sub	sp, #28
 800c914:	af00      	add	r7, sp, #0
 800c916:	60f8      	str	r0, [r7, #12]
 800c918:	60b9      	str	r1, [r7, #8]
 800c91a:	4613      	mov	r3, r2
 800c91c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c91e:	2300      	movs	r3, #0
 800c920:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c922:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c926:	4618      	mov	r0, r3
 800c928:	371c      	adds	r7, #28
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
	...

0800c934 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c934:	b480      	push	{r7}
 800c936:	b083      	sub	sp, #12
 800c938:	af00      	add	r7, sp, #0
 800c93a:	4603      	mov	r3, r0
 800c93c:	6039      	str	r1, [r7, #0]
 800c93e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	2212      	movs	r2, #18
 800c944:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c946:	4b03      	ldr	r3, [pc, #12]	@ (800c954 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c948:	4618      	mov	r0, r3
 800c94a:	370c      	adds	r7, #12
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr
 800c954:	20000108 	.word	0x20000108

0800c958 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c958:	b480      	push	{r7}
 800c95a:	b083      	sub	sp, #12
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	4603      	mov	r3, r0
 800c960:	6039      	str	r1, [r7, #0]
 800c962:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	2204      	movs	r2, #4
 800c968:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c96a:	4b03      	ldr	r3, [pc, #12]	@ (800c978 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr
 800c978:	2000011c 	.word	0x2000011c

0800c97c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b082      	sub	sp, #8
 800c980:	af00      	add	r7, sp, #0
 800c982:	4603      	mov	r3, r0
 800c984:	6039      	str	r1, [r7, #0]
 800c986:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c988:	79fb      	ldrb	r3, [r7, #7]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d105      	bne.n	800c99a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c98e:	683a      	ldr	r2, [r7, #0]
 800c990:	4907      	ldr	r1, [pc, #28]	@ (800c9b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800c992:	4808      	ldr	r0, [pc, #32]	@ (800c9b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800c994:	f7ff fd90 	bl	800c4b8 <USBD_GetString>
 800c998:	e004      	b.n	800c9a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c99a:	683a      	ldr	r2, [r7, #0]
 800c99c:	4904      	ldr	r1, [pc, #16]	@ (800c9b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800c99e:	4805      	ldr	r0, [pc, #20]	@ (800c9b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800c9a0:	f7ff fd8a 	bl	800c4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c9a4:	4b02      	ldr	r3, [pc, #8]	@ (800c9b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3708      	adds	r7, #8
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	20005fdc 	.word	0x20005fdc
 800c9b4:	080157c0 	.word	0x080157c0

0800c9b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b082      	sub	sp, #8
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	4603      	mov	r3, r0
 800c9c0:	6039      	str	r1, [r7, #0]
 800c9c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c9c4:	683a      	ldr	r2, [r7, #0]
 800c9c6:	4904      	ldr	r1, [pc, #16]	@ (800c9d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c9c8:	4804      	ldr	r0, [pc, #16]	@ (800c9dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c9ca:	f7ff fd75 	bl	800c4b8 <USBD_GetString>
  return USBD_StrDesc;
 800c9ce:	4b02      	ldr	r3, [pc, #8]	@ (800c9d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3708      	adds	r7, #8
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}
 800c9d8:	20005fdc 	.word	0x20005fdc
 800c9dc:	080157d8 	.word	0x080157d8

0800c9e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	6039      	str	r1, [r7, #0]
 800c9ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	221a      	movs	r2, #26
 800c9f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c9f2:	f000 f843 	bl	800ca7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c9f6:	4b02      	ldr	r3, [pc, #8]	@ (800ca00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3708      	adds	r7, #8
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}
 800ca00:	20000120 	.word	0x20000120

0800ca04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b082      	sub	sp, #8
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	6039      	str	r1, [r7, #0]
 800ca0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ca10:	79fb      	ldrb	r3, [r7, #7]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d105      	bne.n	800ca22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ca16:	683a      	ldr	r2, [r7, #0]
 800ca18:	4907      	ldr	r1, [pc, #28]	@ (800ca38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ca1a:	4808      	ldr	r0, [pc, #32]	@ (800ca3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ca1c:	f7ff fd4c 	bl	800c4b8 <USBD_GetString>
 800ca20:	e004      	b.n	800ca2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ca22:	683a      	ldr	r2, [r7, #0]
 800ca24:	4904      	ldr	r1, [pc, #16]	@ (800ca38 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ca26:	4805      	ldr	r0, [pc, #20]	@ (800ca3c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ca28:	f7ff fd46 	bl	800c4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca2c:	4b02      	ldr	r3, [pc, #8]	@ (800ca38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3708      	adds	r7, #8
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
 800ca36:	bf00      	nop
 800ca38:	20005fdc 	.word	0x20005fdc
 800ca3c:	080157ec 	.word	0x080157ec

0800ca40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	4603      	mov	r3, r0
 800ca48:	6039      	str	r1, [r7, #0]
 800ca4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ca4c:	79fb      	ldrb	r3, [r7, #7]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d105      	bne.n	800ca5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ca52:	683a      	ldr	r2, [r7, #0]
 800ca54:	4907      	ldr	r1, [pc, #28]	@ (800ca74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ca56:	4808      	ldr	r0, [pc, #32]	@ (800ca78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ca58:	f7ff fd2e 	bl	800c4b8 <USBD_GetString>
 800ca5c:	e004      	b.n	800ca68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ca5e:	683a      	ldr	r2, [r7, #0]
 800ca60:	4904      	ldr	r1, [pc, #16]	@ (800ca74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ca62:	4805      	ldr	r0, [pc, #20]	@ (800ca78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ca64:	f7ff fd28 	bl	800c4b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca68:	4b02      	ldr	r3, [pc, #8]	@ (800ca74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3708      	adds	r7, #8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop
 800ca74:	20005fdc 	.word	0x20005fdc
 800ca78:	080157f8 	.word	0x080157f8

0800ca7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ca82:	4b0f      	ldr	r3, [pc, #60]	@ (800cac0 <Get_SerialNum+0x44>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ca88:	4b0e      	ldr	r3, [pc, #56]	@ (800cac4 <Get_SerialNum+0x48>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ca8e:	4b0e      	ldr	r3, [pc, #56]	@ (800cac8 <Get_SerialNum+0x4c>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ca94:	68fa      	ldr	r2, [r7, #12]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	4413      	add	r3, r2
 800ca9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d009      	beq.n	800cab6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800caa2:	2208      	movs	r2, #8
 800caa4:	4909      	ldr	r1, [pc, #36]	@ (800cacc <Get_SerialNum+0x50>)
 800caa6:	68f8      	ldr	r0, [r7, #12]
 800caa8:	f000 f814 	bl	800cad4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800caac:	2204      	movs	r2, #4
 800caae:	4908      	ldr	r1, [pc, #32]	@ (800cad0 <Get_SerialNum+0x54>)
 800cab0:	68b8      	ldr	r0, [r7, #8]
 800cab2:	f000 f80f 	bl	800cad4 <IntToUnicode>
  }
}
 800cab6:	bf00      	nop
 800cab8:	3710      	adds	r7, #16
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}
 800cabe:	bf00      	nop
 800cac0:	1fff7a10 	.word	0x1fff7a10
 800cac4:	1fff7a14 	.word	0x1fff7a14
 800cac8:	1fff7a18 	.word	0x1fff7a18
 800cacc:	20000122 	.word	0x20000122
 800cad0:	20000132 	.word	0x20000132

0800cad4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b087      	sub	sp, #28
 800cad8:	af00      	add	r7, sp, #0
 800cada:	60f8      	str	r0, [r7, #12]
 800cadc:	60b9      	str	r1, [r7, #8]
 800cade:	4613      	mov	r3, r2
 800cae0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cae2:	2300      	movs	r3, #0
 800cae4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cae6:	2300      	movs	r3, #0
 800cae8:	75fb      	strb	r3, [r7, #23]
 800caea:	e027      	b.n	800cb3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	0f1b      	lsrs	r3, r3, #28
 800caf0:	2b09      	cmp	r3, #9
 800caf2:	d80b      	bhi.n	800cb0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	0f1b      	lsrs	r3, r3, #28
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	7dfb      	ldrb	r3, [r7, #23]
 800cafc:	005b      	lsls	r3, r3, #1
 800cafe:	4619      	mov	r1, r3
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	440b      	add	r3, r1
 800cb04:	3230      	adds	r2, #48	@ 0x30
 800cb06:	b2d2      	uxtb	r2, r2
 800cb08:	701a      	strb	r2, [r3, #0]
 800cb0a:	e00a      	b.n	800cb22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	0f1b      	lsrs	r3, r3, #28
 800cb10:	b2da      	uxtb	r2, r3
 800cb12:	7dfb      	ldrb	r3, [r7, #23]
 800cb14:	005b      	lsls	r3, r3, #1
 800cb16:	4619      	mov	r1, r3
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	440b      	add	r3, r1
 800cb1c:	3237      	adds	r2, #55	@ 0x37
 800cb1e:	b2d2      	uxtb	r2, r2
 800cb20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	011b      	lsls	r3, r3, #4
 800cb26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cb28:	7dfb      	ldrb	r3, [r7, #23]
 800cb2a:	005b      	lsls	r3, r3, #1
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	68ba      	ldr	r2, [r7, #8]
 800cb30:	4413      	add	r3, r2
 800cb32:	2200      	movs	r2, #0
 800cb34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cb36:	7dfb      	ldrb	r3, [r7, #23]
 800cb38:	3301      	adds	r3, #1
 800cb3a:	75fb      	strb	r3, [r7, #23]
 800cb3c:	7dfa      	ldrb	r2, [r7, #23]
 800cb3e:	79fb      	ldrb	r3, [r7, #7]
 800cb40:	429a      	cmp	r2, r3
 800cb42:	d3d3      	bcc.n	800caec <IntToUnicode+0x18>
  }
}
 800cb44:	bf00      	nop
 800cb46:	bf00      	nop
 800cb48:	371c      	adds	r7, #28
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
	...

0800cb54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b08a      	sub	sp, #40	@ 0x28
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb5c:	f107 0314 	add.w	r3, r7, #20
 800cb60:	2200      	movs	r2, #0
 800cb62:	601a      	str	r2, [r3, #0]
 800cb64:	605a      	str	r2, [r3, #4]
 800cb66:	609a      	str	r2, [r3, #8]
 800cb68:	60da      	str	r2, [r3, #12]
 800cb6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cb74:	d13a      	bne.n	800cbec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb76:	2300      	movs	r3, #0
 800cb78:	613b      	str	r3, [r7, #16]
 800cb7a:	4b1e      	ldr	r3, [pc, #120]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cb7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb7e:	4a1d      	ldr	r2, [pc, #116]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cb80:	f043 0301 	orr.w	r3, r3, #1
 800cb84:	6313      	str	r3, [r2, #48]	@ 0x30
 800cb86:	4b1b      	ldr	r3, [pc, #108]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cb88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb8a:	f003 0301 	and.w	r3, r3, #1
 800cb8e:	613b      	str	r3, [r7, #16]
 800cb90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cb92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cb96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb98:	2302      	movs	r3, #2
 800cb9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cba0:	2303      	movs	r3, #3
 800cba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cba4:	230a      	movs	r3, #10
 800cba6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cba8:	f107 0314 	add.w	r3, r7, #20
 800cbac:	4619      	mov	r1, r3
 800cbae:	4812      	ldr	r0, [pc, #72]	@ (800cbf8 <HAL_PCD_MspInit+0xa4>)
 800cbb0:	f7f6 fac8 	bl	8003144 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cbb4:	4b0f      	ldr	r3, [pc, #60]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cbb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbb8:	4a0e      	ldr	r2, [pc, #56]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cbba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbbe:	6353      	str	r3, [r2, #52]	@ 0x34
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	60fb      	str	r3, [r7, #12]
 800cbc4:	4b0b      	ldr	r3, [pc, #44]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cbc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbc8:	4a0a      	ldr	r2, [pc, #40]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cbca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cbce:	6453      	str	r3, [r2, #68]	@ 0x44
 800cbd0:	4b08      	ldr	r3, [pc, #32]	@ (800cbf4 <HAL_PCD_MspInit+0xa0>)
 800cbd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbd8:	60fb      	str	r3, [r7, #12]
 800cbda:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cbdc:	2200      	movs	r2, #0
 800cbde:	2100      	movs	r1, #0
 800cbe0:	2043      	movs	r0, #67	@ 0x43
 800cbe2:	f7f5 fe0e 	bl	8002802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cbe6:	2043      	movs	r0, #67	@ 0x43
 800cbe8:	f7f5 fe27 	bl	800283a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cbec:	bf00      	nop
 800cbee:	3728      	adds	r7, #40	@ 0x28
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	40023800 	.word	0x40023800
 800cbf8:	40020000 	.word	0x40020000

0800cbfc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b082      	sub	sp, #8
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cc10:	4619      	mov	r1, r3
 800cc12:	4610      	mov	r0, r2
 800cc14:	f7fe faed 	bl	800b1f2 <USBD_LL_SetupStage>
}
 800cc18:	bf00      	nop
 800cc1a:	3708      	adds	r7, #8
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b082      	sub	sp, #8
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	460b      	mov	r3, r1
 800cc2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cc32:	78fa      	ldrb	r2, [r7, #3]
 800cc34:	6879      	ldr	r1, [r7, #4]
 800cc36:	4613      	mov	r3, r2
 800cc38:	00db      	lsls	r3, r3, #3
 800cc3a:	4413      	add	r3, r2
 800cc3c:	009b      	lsls	r3, r3, #2
 800cc3e:	440b      	add	r3, r1
 800cc40:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	78fb      	ldrb	r3, [r7, #3]
 800cc48:	4619      	mov	r1, r3
 800cc4a:	f7fe fb27 	bl	800b29c <USBD_LL_DataOutStage>
}
 800cc4e:	bf00      	nop
 800cc50:	3708      	adds	r7, #8
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc56:	b580      	push	{r7, lr}
 800cc58:	b082      	sub	sp, #8
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
 800cc5e:	460b      	mov	r3, r1
 800cc60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cc68:	78fa      	ldrb	r2, [r7, #3]
 800cc6a:	6879      	ldr	r1, [r7, #4]
 800cc6c:	4613      	mov	r3, r2
 800cc6e:	00db      	lsls	r3, r3, #3
 800cc70:	4413      	add	r3, r2
 800cc72:	009b      	lsls	r3, r3, #2
 800cc74:	440b      	add	r3, r1
 800cc76:	3320      	adds	r3, #32
 800cc78:	681a      	ldr	r2, [r3, #0]
 800cc7a:	78fb      	ldrb	r3, [r7, #3]
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	f7fe fbc0 	bl	800b402 <USBD_LL_DataInStage>
}
 800cc82:	bf00      	nop
 800cc84:	3708      	adds	r7, #8
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}

0800cc8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc8a:	b580      	push	{r7, lr}
 800cc8c:	b082      	sub	sp, #8
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f7fe fcfa 	bl	800b692 <USBD_LL_SOF>
}
 800cc9e:	bf00      	nop
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}

0800cca6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cca6:	b580      	push	{r7, lr}
 800cca8:	b084      	sub	sp, #16
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ccae:	2301      	movs	r3, #1
 800ccb0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	79db      	ldrb	r3, [r3, #7]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d102      	bne.n	800ccc0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	73fb      	strb	r3, [r7, #15]
 800ccbe:	e008      	b.n	800ccd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	79db      	ldrb	r3, [r3, #7]
 800ccc4:	2b02      	cmp	r3, #2
 800ccc6:	d102      	bne.n	800ccce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ccc8:	2301      	movs	r3, #1
 800ccca:	73fb      	strb	r3, [r7, #15]
 800cccc:	e001      	b.n	800ccd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ccce:	f7f4 fdd9 	bl	8001884 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccd8:	7bfa      	ldrb	r2, [r7, #15]
 800ccda:	4611      	mov	r1, r2
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f7fe fc94 	bl	800b60a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7fe fc3c 	bl	800b566 <USBD_LL_Reset>
}
 800ccee:	bf00      	nop
 800ccf0:	3710      	adds	r7, #16
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
	...

0800ccf8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7fe fc8f 	bl	800b62a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	687a      	ldr	r2, [r7, #4]
 800cd18:	6812      	ldr	r2, [r2, #0]
 800cd1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cd1e:	f043 0301 	orr.w	r3, r3, #1
 800cd22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	7adb      	ldrb	r3, [r3, #11]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d005      	beq.n	800cd38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd2c:	4b04      	ldr	r3, [pc, #16]	@ (800cd40 <HAL_PCD_SuspendCallback+0x48>)
 800cd2e:	691b      	ldr	r3, [r3, #16]
 800cd30:	4a03      	ldr	r2, [pc, #12]	@ (800cd40 <HAL_PCD_SuspendCallback+0x48>)
 800cd32:	f043 0306 	orr.w	r3, r3, #6
 800cd36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cd38:	bf00      	nop
 800cd3a:	3708      	adds	r7, #8
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}
 800cd40:	e000ed00 	.word	0xe000ed00

0800cd44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd52:	4618      	mov	r0, r3
 800cd54:	f7fe fc85 	bl	800b662 <USBD_LL_Resume>
}
 800cd58:	bf00      	nop
 800cd5a:	3708      	adds	r7, #8
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b082      	sub	sp, #8
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
 800cd68:	460b      	mov	r3, r1
 800cd6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd72:	78fa      	ldrb	r2, [r7, #3]
 800cd74:	4611      	mov	r1, r2
 800cd76:	4618      	mov	r0, r3
 800cd78:	f7fe fcdd 	bl	800b736 <USBD_LL_IsoOUTIncomplete>
}
 800cd7c:	bf00      	nop
 800cd7e:	3708      	adds	r7, #8
 800cd80:	46bd      	mov	sp, r7
 800cd82:	bd80      	pop	{r7, pc}

0800cd84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	460b      	mov	r3, r1
 800cd8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd96:	78fa      	ldrb	r2, [r7, #3]
 800cd98:	4611      	mov	r1, r2
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f7fe fc99 	bl	800b6d2 <USBD_LL_IsoINIncomplete>
}
 800cda0:	bf00      	nop
 800cda2:	3708      	adds	r7, #8
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f7fe fcef 	bl	800b79a <USBD_LL_DevConnected>
}
 800cdbc:	bf00      	nop
 800cdbe:	3708      	adds	r7, #8
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7fe fcec 	bl	800b7b0 <USBD_LL_DevDisconnected>
}
 800cdd8:	bf00      	nop
 800cdda:	3708      	adds	r7, #8
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}

0800cde0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b082      	sub	sp, #8
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d13c      	bne.n	800ce6a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cdf0:	4a20      	ldr	r2, [pc, #128]	@ (800ce74 <USBD_LL_Init+0x94>)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ce74 <USBD_LL_Init+0x94>)
 800cdfc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ce00:	4b1c      	ldr	r3, [pc, #112]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ce06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ce08:	4b1a      	ldr	r3, [pc, #104]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce0a:	2204      	movs	r2, #4
 800ce0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ce0e:	4b19      	ldr	r3, [pc, #100]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce10:	2202      	movs	r2, #2
 800ce12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ce14:	4b17      	ldr	r3, [pc, #92]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce16:	2200      	movs	r2, #0
 800ce18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ce1a:	4b16      	ldr	r3, [pc, #88]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce1c:	2202      	movs	r2, #2
 800ce1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ce20:	4b14      	ldr	r3, [pc, #80]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce22:	2200      	movs	r2, #0
 800ce24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ce26:	4b13      	ldr	r3, [pc, #76]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce28:	2200      	movs	r2, #0
 800ce2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ce2c:	4b11      	ldr	r3, [pc, #68]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce2e:	2200      	movs	r2, #0
 800ce30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ce32:	4b10      	ldr	r3, [pc, #64]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce34:	2200      	movs	r2, #0
 800ce36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ce38:	4b0e      	ldr	r3, [pc, #56]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ce3e:	480d      	ldr	r0, [pc, #52]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce40:	f7f8 f86f 	bl	8004f22 <HAL_PCD_Init>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d001      	beq.n	800ce4e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ce4a:	f7f4 fd1b 	bl	8001884 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ce4e:	2180      	movs	r1, #128	@ 0x80
 800ce50:	4808      	ldr	r0, [pc, #32]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce52:	f7f9 fa9c 	bl	800638e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ce56:	2240      	movs	r2, #64	@ 0x40
 800ce58:	2100      	movs	r1, #0
 800ce5a:	4806      	ldr	r0, [pc, #24]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce5c:	f7f9 fa50 	bl	8006300 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ce60:	2280      	movs	r2, #128	@ 0x80
 800ce62:	2101      	movs	r1, #1
 800ce64:	4803      	ldr	r0, [pc, #12]	@ (800ce74 <USBD_LL_Init+0x94>)
 800ce66:	f7f9 fa4b 	bl	8006300 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ce6a:	2300      	movs	r3, #0
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3708      	adds	r7, #8
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}
 800ce74:	200061dc 	.word	0x200061dc

0800ce78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b084      	sub	sp, #16
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce80:	2300      	movs	r3, #0
 800ce82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce84:	2300      	movs	r3, #0
 800ce86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7f8 f956 	bl	8005140 <HAL_PCD_Start>
 800ce94:	4603      	mov	r3, r0
 800ce96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce98:	7bfb      	ldrb	r3, [r7, #15]
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f000 f942 	bl	800d124 <USBD_Get_USB_Status>
 800cea0:	4603      	mov	r3, r0
 800cea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cea4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}

0800ceae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b084      	sub	sp, #16
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	6078      	str	r0, [r7, #4]
 800ceb6:	4608      	mov	r0, r1
 800ceb8:	4611      	mov	r1, r2
 800ceba:	461a      	mov	r2, r3
 800cebc:	4603      	mov	r3, r0
 800cebe:	70fb      	strb	r3, [r7, #3]
 800cec0:	460b      	mov	r3, r1
 800cec2:	70bb      	strb	r3, [r7, #2]
 800cec4:	4613      	mov	r3, r2
 800cec6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cec8:	2300      	movs	r3, #0
 800ceca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cecc:	2300      	movs	r3, #0
 800cece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ced6:	78bb      	ldrb	r3, [r7, #2]
 800ced8:	883a      	ldrh	r2, [r7, #0]
 800ceda:	78f9      	ldrb	r1, [r7, #3]
 800cedc:	f7f8 fe2a 	bl	8005b34 <HAL_PCD_EP_Open>
 800cee0:	4603      	mov	r3, r0
 800cee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cee4:	7bfb      	ldrb	r3, [r7, #15]
 800cee6:	4618      	mov	r0, r3
 800cee8:	f000 f91c 	bl	800d124 <USBD_Get_USB_Status>
 800ceec:	4603      	mov	r3, r0
 800ceee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cef0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}

0800cefa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cefa:	b580      	push	{r7, lr}
 800cefc:	b084      	sub	sp, #16
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
 800cf02:	460b      	mov	r3, r1
 800cf04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf06:	2300      	movs	r3, #0
 800cf08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf14:	78fa      	ldrb	r2, [r7, #3]
 800cf16:	4611      	mov	r1, r2
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f7f8 fe75 	bl	8005c08 <HAL_PCD_EP_Close>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf22:	7bfb      	ldrb	r3, [r7, #15]
 800cf24:	4618      	mov	r0, r3
 800cf26:	f000 f8fd 	bl	800d124 <USBD_Get_USB_Status>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3710      	adds	r7, #16
 800cf34:	46bd      	mov	sp, r7
 800cf36:	bd80      	pop	{r7, pc}

0800cf38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
 800cf40:	460b      	mov	r3, r1
 800cf42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf44:	2300      	movs	r3, #0
 800cf46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf52:	78fa      	ldrb	r2, [r7, #3]
 800cf54:	4611      	mov	r1, r2
 800cf56:	4618      	mov	r0, r3
 800cf58:	f7f8 ff2d 	bl	8005db6 <HAL_PCD_EP_SetStall>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf60:	7bfb      	ldrb	r3, [r7, #15]
 800cf62:	4618      	mov	r0, r3
 800cf64:	f000 f8de 	bl	800d124 <USBD_Get_USB_Status>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3710      	adds	r7, #16
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}

0800cf76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf76:	b580      	push	{r7, lr}
 800cf78:	b084      	sub	sp, #16
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	6078      	str	r0, [r7, #4]
 800cf7e:	460b      	mov	r3, r1
 800cf80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf82:	2300      	movs	r3, #0
 800cf84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf86:	2300      	movs	r3, #0
 800cf88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf90:	78fa      	ldrb	r2, [r7, #3]
 800cf92:	4611      	mov	r1, r2
 800cf94:	4618      	mov	r0, r3
 800cf96:	f7f8 ff71 	bl	8005e7c <HAL_PCD_EP_ClrStall>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf9e:	7bfb      	ldrb	r3, [r7, #15]
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f000 f8bf 	bl	800d124 <USBD_Get_USB_Status>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cfaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}

0800cfb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b085      	sub	sp, #20
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cfc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cfc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	da0b      	bge.n	800cfe8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cfd0:	78fb      	ldrb	r3, [r7, #3]
 800cfd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cfd6:	68f9      	ldr	r1, [r7, #12]
 800cfd8:	4613      	mov	r3, r2
 800cfda:	00db      	lsls	r3, r3, #3
 800cfdc:	4413      	add	r3, r2
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	440b      	add	r3, r1
 800cfe2:	3316      	adds	r3, #22
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	e00b      	b.n	800d000 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cfe8:	78fb      	ldrb	r3, [r7, #3]
 800cfea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cfee:	68f9      	ldr	r1, [r7, #12]
 800cff0:	4613      	mov	r3, r2
 800cff2:	00db      	lsls	r3, r3, #3
 800cff4:	4413      	add	r3, r2
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	440b      	add	r3, r1
 800cffa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cffe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d000:	4618      	mov	r0, r3
 800d002:	3714      	adds	r7, #20
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr

0800d00c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b084      	sub	sp, #16
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
 800d014:	460b      	mov	r3, r1
 800d016:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d018:	2300      	movs	r3, #0
 800d01a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d01c:	2300      	movs	r3, #0
 800d01e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d026:	78fa      	ldrb	r2, [r7, #3]
 800d028:	4611      	mov	r1, r2
 800d02a:	4618      	mov	r0, r3
 800d02c:	f7f8 fd5e 	bl	8005aec <HAL_PCD_SetAddress>
 800d030:	4603      	mov	r3, r0
 800d032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d034:	7bfb      	ldrb	r3, [r7, #15]
 800d036:	4618      	mov	r0, r3
 800d038:	f000 f874 	bl	800d124 <USBD_Get_USB_Status>
 800d03c:	4603      	mov	r3, r0
 800d03e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d040:	7bbb      	ldrb	r3, [r7, #14]
}
 800d042:	4618      	mov	r0, r3
 800d044:	3710      	adds	r7, #16
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}

0800d04a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d04a:	b580      	push	{r7, lr}
 800d04c:	b086      	sub	sp, #24
 800d04e:	af00      	add	r7, sp, #0
 800d050:	60f8      	str	r0, [r7, #12]
 800d052:	607a      	str	r2, [r7, #4]
 800d054:	603b      	str	r3, [r7, #0]
 800d056:	460b      	mov	r3, r1
 800d058:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d05a:	2300      	movs	r3, #0
 800d05c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d05e:	2300      	movs	r3, #0
 800d060:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d068:	7af9      	ldrb	r1, [r7, #11]
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	687a      	ldr	r2, [r7, #4]
 800d06e:	f7f8 fe68 	bl	8005d42 <HAL_PCD_EP_Transmit>
 800d072:	4603      	mov	r3, r0
 800d074:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d076:	7dfb      	ldrb	r3, [r7, #23]
 800d078:	4618      	mov	r0, r3
 800d07a:	f000 f853 	bl	800d124 <USBD_Get_USB_Status>
 800d07e:	4603      	mov	r3, r0
 800d080:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d082:	7dbb      	ldrb	r3, [r7, #22]
}
 800d084:	4618      	mov	r0, r3
 800d086:	3718      	adds	r7, #24
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b086      	sub	sp, #24
 800d090:	af00      	add	r7, sp, #0
 800d092:	60f8      	str	r0, [r7, #12]
 800d094:	607a      	str	r2, [r7, #4]
 800d096:	603b      	str	r3, [r7, #0]
 800d098:	460b      	mov	r3, r1
 800d09a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d09c:	2300      	movs	r3, #0
 800d09e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d0aa:	7af9      	ldrb	r1, [r7, #11]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	f7f8 fdf4 	bl	8005c9c <HAL_PCD_EP_Receive>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0b8:	7dfb      	ldrb	r3, [r7, #23]
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f000 f832 	bl	800d124 <USBD_Get_USB_Status>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d0c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3718      	adds	r7, #24
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b082      	sub	sp, #8
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	460b      	mov	r3, r1
 800d0d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d0e0:	78fa      	ldrb	r2, [r7, #3]
 800d0e2:	4611      	mov	r1, r2
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	f7f8 fe14 	bl	8005d12 <HAL_PCD_EP_GetRxCount>
 800d0ea:	4603      	mov	r3, r0
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b083      	sub	sp, #12
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d0fc:	4b03      	ldr	r3, [pc, #12]	@ (800d10c <USBD_static_malloc+0x18>)
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	370c      	adds	r7, #12
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	200066c0 	.word	0x200066c0

0800d110 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d110:	b480      	push	{r7}
 800d112:	b083      	sub	sp, #12
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]

}
 800d118:	bf00      	nop
 800d11a:	370c      	adds	r7, #12
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d124:	b480      	push	{r7}
 800d126:	b085      	sub	sp, #20
 800d128:	af00      	add	r7, sp, #0
 800d12a:	4603      	mov	r3, r0
 800d12c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d12e:	2300      	movs	r3, #0
 800d130:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d132:	79fb      	ldrb	r3, [r7, #7]
 800d134:	2b03      	cmp	r3, #3
 800d136:	d817      	bhi.n	800d168 <USBD_Get_USB_Status+0x44>
 800d138:	a201      	add	r2, pc, #4	@ (adr r2, 800d140 <USBD_Get_USB_Status+0x1c>)
 800d13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d13e:	bf00      	nop
 800d140:	0800d151 	.word	0x0800d151
 800d144:	0800d157 	.word	0x0800d157
 800d148:	0800d15d 	.word	0x0800d15d
 800d14c:	0800d163 	.word	0x0800d163
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d150:	2300      	movs	r3, #0
 800d152:	73fb      	strb	r3, [r7, #15]
    break;
 800d154:	e00b      	b.n	800d16e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d156:	2303      	movs	r3, #3
 800d158:	73fb      	strb	r3, [r7, #15]
    break;
 800d15a:	e008      	b.n	800d16e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d15c:	2301      	movs	r3, #1
 800d15e:	73fb      	strb	r3, [r7, #15]
    break;
 800d160:	e005      	b.n	800d16e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d162:	2303      	movs	r3, #3
 800d164:	73fb      	strb	r3, [r7, #15]
    break;
 800d166:	e002      	b.n	800d16e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d168:	2303      	movs	r3, #3
 800d16a:	73fb      	strb	r3, [r7, #15]
    break;
 800d16c:	bf00      	nop
  }
  return usb_status;
 800d16e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d170:	4618      	mov	r0, r3
 800d172:	3714      	adds	r7, #20
 800d174:	46bd      	mov	sp, r7
 800d176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17a:	4770      	bx	lr

0800d17c <DataHist_parameters>:
 800d17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d180:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800d182:	9f06      	ldr	r7, [sp, #24]
 800d184:	7020      	strb	r0, [r4, #0]
 800d186:	6808      	ldr	r0, [r1, #0]
 800d188:	6060      	str	r0, [r4, #4]
 800d18a:	6848      	ldr	r0, [r1, #4]
 800d18c:	60a0      	str	r0, [r4, #8]
 800d18e:	6888      	ldr	r0, [r1, #8]
 800d190:	60e0      	str	r0, [r4, #12]
 800d192:	68c8      	ldr	r0, [r1, #12]
 800d194:	6120      	str	r0, [r4, #16]
 800d196:	6908      	ldr	r0, [r1, #16]
 800d198:	6160      	str	r0, [r4, #20]
 800d19a:	6948      	ldr	r0, [r1, #20]
 800d19c:	61a0      	str	r0, [r4, #24]
 800d19e:	6988      	ldr	r0, [r1, #24]
 800d1a0:	61e0      	str	r0, [r4, #28]
 800d1a2:	69c8      	ldr	r0, [r1, #28]
 800d1a4:	6220      	str	r0, [r4, #32]
 800d1a6:	6a09      	ldr	r1, [r1, #32]
 800d1a8:	6261      	str	r1, [r4, #36]	@ 0x24
 800d1aa:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800d1ae:	8811      	ldrh	r1, [r2, #0]
 800d1b0:	edd2 7a01 	vldr	s15, [r2, #4]
 800d1b4:	8521      	strh	r1, [r4, #40]	@ 0x28
 800d1b6:	3280      	adds	r2, #128	@ 0x80
 800d1b8:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800d1bc:	f04f 0e00 	mov.w	lr, #0
 800d1c0:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800d1c4:	4640      	mov	r0, r8
 800d1c6:	f851 cb04 	ldr.w	ip, [r1], #4
 800d1ca:	f840 cb04 	str.w	ip, [r0], #4
 800d1ce:	4291      	cmp	r1, r2
 800d1d0:	d1f9      	bne.n	800d1c6 <DataHist_parameters+0x4a>
 800d1d2:	f10e 0e1e 	add.w	lr, lr, #30
 800d1d6:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800d1da:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800d1de:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800d1e2:	d1ed      	bne.n	800d1c0 <DataHist_parameters+0x44>
 800d1e4:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800d1e8:	881a      	ldrh	r2, [r3, #0]
 800d1ea:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800d1ee:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800d1f2:	3380      	adds	r3, #128	@ 0x80
 800d1f4:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800d1f8:	f04f 0c00 	mov.w	ip, #0
 800d1fc:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800d200:	4671      	mov	r1, lr
 800d202:	f852 0b04 	ldr.w	r0, [r2], #4
 800d206:	f841 0b04 	str.w	r0, [r1], #4
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d1f9      	bne.n	800d202 <DataHist_parameters+0x86>
 800d20e:	f10c 0c1e 	add.w	ip, ip, #30
 800d212:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800d216:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800d21a:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800d21e:	d1ed      	bne.n	800d1fc <DataHist_parameters+0x80>
 800d220:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800d224:	883b      	ldrh	r3, [r7, #0]
 800d226:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800d22a:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800d22e:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800d232:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800d236:	2700      	movs	r7, #0
 800d238:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800d23c:	4662      	mov	r2, ip
 800d23e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d242:	f842 1b04 	str.w	r1, [r2], #4
 800d246:	4298      	cmp	r0, r3
 800d248:	d1f9      	bne.n	800d23e <DataHist_parameters+0xc2>
 800d24a:	371e      	adds	r7, #30
 800d24c:	2f5a      	cmp	r7, #90	@ 0x5a
 800d24e:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800d252:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800d256:	d1ef      	bne.n	800d238 <DataHist_parameters+0xbc>
 800d258:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800d25c:	8833      	ldrh	r3, [r6, #0]
 800d25e:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800d262:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800d266:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800d26a:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800d26e:	2600      	movs	r6, #0
 800d270:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800d274:	463a      	mov	r2, r7
 800d276:	f853 1b04 	ldr.w	r1, [r3], #4
 800d27a:	f842 1b04 	str.w	r1, [r2], #4
 800d27e:	4298      	cmp	r0, r3
 800d280:	d1f9      	bne.n	800d276 <DataHist_parameters+0xfa>
 800d282:	361e      	adds	r6, #30
 800d284:	2e5a      	cmp	r6, #90	@ 0x5a
 800d286:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800d28a:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800d28e:	d1ef      	bne.n	800d270 <DataHist_parameters+0xf4>
 800d290:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800d294:	69aa      	ldr	r2, [r5, #24]
 800d296:	f8c3 c004 	str.w	ip, [r3, #4]
 800d29a:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800d29e:	7829      	ldrb	r1, [r5, #0]
 800d2a0:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800d2a4:	619a      	str	r2, [r3, #24]
 800d2a6:	686a      	ldr	r2, [r5, #4]
 800d2a8:	605a      	str	r2, [r3, #4]
 800d2aa:	68aa      	ldr	r2, [r5, #8]
 800d2ac:	609a      	str	r2, [r3, #8]
 800d2ae:	68ea      	ldr	r2, [r5, #12]
 800d2b0:	60da      	str	r2, [r3, #12]
 800d2b2:	692a      	ldr	r2, [r5, #16]
 800d2b4:	611a      	str	r2, [r3, #16]
 800d2b6:	696a      	ldr	r2, [r5, #20]
 800d2b8:	615a      	str	r2, [r3, #20]
 800d2ba:	69ea      	ldr	r2, [r5, #28]
 800d2bc:	61da      	str	r2, [r3, #28]
 800d2be:	6a2a      	ldr	r2, [r5, #32]
 800d2c0:	621a      	str	r2, [r3, #32]
 800d2c2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800d2c4:	625a      	str	r2, [r3, #36]	@ 0x24
 800d2c6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800d2c8:	629a      	str	r2, [r3, #40]	@ 0x28
 800d2ca:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800d2cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d2ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2d2:	bf00      	nop

0800d2d4 <rotVect>:
 800d2d4:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800d2d8:	ed92 7a01 	vldr	s14, [r2, #4]
 800d2dc:	ed92 6a00 	vldr	s12, [r2]
 800d2e0:	ee07 3a90 	vmov	s15, r3
 800d2e4:	f991 3000 	ldrsb.w	r3, [r1]
 800d2e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2ec:	ee06 3a90 	vmov	s13, r3
 800d2f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d2f4:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800d2f8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d2fc:	ee07 3a10 	vmov	s14, r3
 800d300:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d304:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d308:	edd2 6a02 	vldr	s13, [r2, #8]
 800d30c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d310:	edc0 7a00 	vstr	s15, [r0]
 800d314:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800d318:	ed92 7a01 	vldr	s14, [r2, #4]
 800d31c:	ed92 6a00 	vldr	s12, [r2]
 800d320:	ee07 3a90 	vmov	s15, r3
 800d324:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800d328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d32c:	ee06 3a90 	vmov	s13, r3
 800d330:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d334:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800d338:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d33c:	ee07 3a10 	vmov	s14, r3
 800d340:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d344:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d348:	edd2 6a02 	vldr	s13, [r2, #8]
 800d34c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d350:	edc0 7a01 	vstr	s15, [r0, #4]
 800d354:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800d358:	ed92 7a01 	vldr	s14, [r2, #4]
 800d35c:	ed92 6a00 	vldr	s12, [r2]
 800d360:	ee07 3a90 	vmov	s15, r3
 800d364:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800d368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d36c:	ee06 3a90 	vmov	s13, r3
 800d370:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d374:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d378:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800d37c:	eee6 7a86 	vfma.f32	s15, s13, s12
 800d380:	ee07 3a10 	vmov	s14, r3
 800d384:	edd2 6a02 	vldr	s13, [r2, #8]
 800d388:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d38c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800d390:	edc0 7a02 	vstr	s15, [r0, #8]
 800d394:	4770      	bx	lr
 800d396:	bf00      	nop

0800d398 <findAxis>:
 800d398:	f990 3000 	ldrsb.w	r3, [r0]
 800d39c:	2b01      	cmp	r3, #1
 800d39e:	d027      	beq.n	800d3f0 <findAxis+0x58>
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	d00e      	beq.n	800d3c2 <findAxis+0x2a>
 800d3a4:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d053      	beq.n	800d454 <findAxis+0xbc>
 800d3ac:	3301      	adds	r3, #1
 800d3ae:	d048      	beq.n	800d442 <findAxis+0xaa>
 800d3b0:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d053      	beq.n	800d460 <findAxis+0xc8>
 800d3b8:	3301      	adds	r3, #1
 800d3ba:	d104      	bne.n	800d3c6 <findAxis+0x2e>
 800d3bc:	2364      	movs	r3, #100	@ 0x64
 800d3be:	700b      	strb	r3, [r1, #0]
 800d3c0:	e001      	b.n	800d3c6 <findAxis+0x2e>
 800d3c2:	2377      	movs	r3, #119	@ 0x77
 800d3c4:	700b      	strb	r3, [r1, #0]
 800d3c6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	d016      	beq.n	800d3fc <findAxis+0x64>
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	d02e      	beq.n	800d430 <findAxis+0x98>
 800d3d2:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800d3d6:	2b01      	cmp	r3, #1
 800d3d8:	d039      	beq.n	800d44e <findAxis+0xb6>
 800d3da:	3301      	adds	r3, #1
 800d3dc:	d034      	beq.n	800d448 <findAxis+0xb0>
 800d3de:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800d3e2:	2b01      	cmp	r3, #1
 800d3e4:	d03f      	beq.n	800d466 <findAxis+0xce>
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	d10a      	bne.n	800d400 <findAxis+0x68>
 800d3ea:	2364      	movs	r3, #100	@ 0x64
 800d3ec:	704b      	strb	r3, [r1, #1]
 800d3ee:	e007      	b.n	800d400 <findAxis+0x68>
 800d3f0:	2365      	movs	r3, #101	@ 0x65
 800d3f2:	700b      	strb	r3, [r1, #0]
 800d3f4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d1e8      	bne.n	800d3ce <findAxis+0x36>
 800d3fc:	2365      	movs	r3, #101	@ 0x65
 800d3fe:	704b      	strb	r3, [r1, #1]
 800d400:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800d404:	2b01      	cmp	r3, #1
 800d406:	d010      	beq.n	800d42a <findAxis+0x92>
 800d408:	3301      	adds	r3, #1
 800d40a:	d014      	beq.n	800d436 <findAxis+0x9e>
 800d40c:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800d410:	2b01      	cmp	r3, #1
 800d412:	d022      	beq.n	800d45a <findAxis+0xc2>
 800d414:	3301      	adds	r3, #1
 800d416:	d011      	beq.n	800d43c <findAxis+0xa4>
 800d418:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800d41c:	2b01      	cmp	r3, #1
 800d41e:	d025      	beq.n	800d46c <findAxis+0xd4>
 800d420:	3301      	adds	r3, #1
 800d422:	bf04      	itt	eq
 800d424:	2364      	moveq	r3, #100	@ 0x64
 800d426:	708b      	strbeq	r3, [r1, #2]
 800d428:	4770      	bx	lr
 800d42a:	2365      	movs	r3, #101	@ 0x65
 800d42c:	708b      	strb	r3, [r1, #2]
 800d42e:	4770      	bx	lr
 800d430:	2377      	movs	r3, #119	@ 0x77
 800d432:	704b      	strb	r3, [r1, #1]
 800d434:	e7e4      	b.n	800d400 <findAxis+0x68>
 800d436:	2377      	movs	r3, #119	@ 0x77
 800d438:	708b      	strb	r3, [r1, #2]
 800d43a:	4770      	bx	lr
 800d43c:	2373      	movs	r3, #115	@ 0x73
 800d43e:	708b      	strb	r3, [r1, #2]
 800d440:	4770      	bx	lr
 800d442:	2373      	movs	r3, #115	@ 0x73
 800d444:	700b      	strb	r3, [r1, #0]
 800d446:	e7be      	b.n	800d3c6 <findAxis+0x2e>
 800d448:	2373      	movs	r3, #115	@ 0x73
 800d44a:	704b      	strb	r3, [r1, #1]
 800d44c:	e7d8      	b.n	800d400 <findAxis+0x68>
 800d44e:	236e      	movs	r3, #110	@ 0x6e
 800d450:	704b      	strb	r3, [r1, #1]
 800d452:	e7d5      	b.n	800d400 <findAxis+0x68>
 800d454:	236e      	movs	r3, #110	@ 0x6e
 800d456:	700b      	strb	r3, [r1, #0]
 800d458:	e7b5      	b.n	800d3c6 <findAxis+0x2e>
 800d45a:	236e      	movs	r3, #110	@ 0x6e
 800d45c:	708b      	strb	r3, [r1, #2]
 800d45e:	4770      	bx	lr
 800d460:	2375      	movs	r3, #117	@ 0x75
 800d462:	700b      	strb	r3, [r1, #0]
 800d464:	e7af      	b.n	800d3c6 <findAxis+0x2e>
 800d466:	2375      	movs	r3, #117	@ 0x75
 800d468:	704b      	strb	r3, [r1, #1]
 800d46a:	e7c9      	b.n	800d400 <findAxis+0x68>
 800d46c:	2375      	movs	r3, #117	@ 0x75
 800d46e:	708b      	strb	r3, [r1, #2]
 800d470:	4770      	bx	lr
 800d472:	bf00      	nop
 800d474:	0000      	movs	r0, r0
	...

0800d478 <findDirection>:
 800d478:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800d47c:	ed2d 8b06 	vpush	{d8-d10}
 800d480:	eef0 9ae0 	vabs.f32	s19, s1
 800d484:	eeb0 9a40 	vmov.f32	s18, s0
 800d488:	4604      	mov	r4, r0
 800d48a:	ee19 0a90 	vmov	r0, s19
 800d48e:	eeb0 8a41 	vmov.f32	s16, s2
 800d492:	eef0 8a60 	vmov.f32	s17, s1
 800d496:	eeb0 aac9 	vabs.f32	s20, s18
 800d49a:	f7f2 fff9 	bl	8000490 <__aeabi_f2d>
 800d49e:	eeb4 aae9 	vcmpe.f32	s20, s19
 800d4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a6:	4606      	mov	r6, r0
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	eef0 aac8 	vabs.f32	s21, s16
 800d4ae:	dd32      	ble.n	800d516 <findDirection+0x9e>
 800d4b0:	eeb4 aaea 	vcmpe.f32	s20, s21
 800d4b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4b8:	dd2d      	ble.n	800d516 <findDirection+0x9e>
 800d4ba:	a36b      	add	r3, pc, #428	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c0:	f7f3 f83e 	bl	8000540 <__aeabi_dmul>
 800d4c4:	4680      	mov	r8, r0
 800d4c6:	ee1a 0a10 	vmov	r0, s20
 800d4ca:	4689      	mov	r9, r1
 800d4cc:	f7f2 ffe0 	bl	8000490 <__aeabi_f2d>
 800d4d0:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800d4d4:	4606      	mov	r6, r0
 800d4d6:	460f      	mov	r7, r1
 800d4d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4dc:	4640      	mov	r0, r8
 800d4de:	4649      	mov	r1, r9
 800d4e0:	4632      	mov	r2, r6
 800d4e2:	463b      	mov	r3, r7
 800d4e4:	dd76      	ble.n	800d5d4 <findDirection+0x15c>
 800d4e6:	f7f3 fa9d 	bl	8000a24 <__aeabi_dcmplt>
 800d4ea:	b178      	cbz	r0, 800d50c <findDirection+0x94>
 800d4ec:	ee1a 0a90 	vmov	r0, s21
 800d4f0:	f7f2 ffce 	bl	8000490 <__aeabi_f2d>
 800d4f4:	a35c      	add	r3, pc, #368	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fa:	f7f3 f821 	bl	8000540 <__aeabi_dmul>
 800d4fe:	4632      	mov	r2, r6
 800d500:	463b      	mov	r3, r7
 800d502:	f7f3 fa8f 	bl	8000a24 <__aeabi_dcmplt>
 800d506:	2800      	cmp	r0, #0
 800d508:	bf18      	it	ne
 800d50a:	2404      	movne	r4, #4
 800d50c:	ecbd 8b06 	vpop	{d8-d10}
 800d510:	4620      	mov	r0, r4
 800d512:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d516:	eef4 9aea 	vcmpe.f32	s19, s21
 800d51a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d51e:	dd28      	ble.n	800d572 <findDirection+0xfa>
 800d520:	ee1a 0a10 	vmov	r0, s20
 800d524:	f7f2 ffb4 	bl	8000490 <__aeabi_f2d>
 800d528:	a34f      	add	r3, pc, #316	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52e:	f7f3 f807 	bl	8000540 <__aeabi_dmul>
 800d532:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800d536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d53a:	4632      	mov	r2, r6
 800d53c:	463b      	mov	r3, r7
 800d53e:	dd5e      	ble.n	800d5fe <findDirection+0x186>
 800d540:	f7f3 fa70 	bl	8000a24 <__aeabi_dcmplt>
 800d544:	2800      	cmp	r0, #0
 800d546:	d0e1      	beq.n	800d50c <findDirection+0x94>
 800d548:	ee1a 0a90 	vmov	r0, s21
 800d54c:	f7f2 ffa0 	bl	8000490 <__aeabi_f2d>
 800d550:	a345      	add	r3, pc, #276	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d556:	f7f2 fff3 	bl	8000540 <__aeabi_dmul>
 800d55a:	4632      	mov	r2, r6
 800d55c:	463b      	mov	r3, r7
 800d55e:	f7f3 fa61 	bl	8000a24 <__aeabi_dcmplt>
 800d562:	ecbd 8b06 	vpop	{d8-d10}
 800d566:	2800      	cmp	r0, #0
 800d568:	bf18      	it	ne
 800d56a:	2401      	movne	r4, #1
 800d56c:	4620      	mov	r0, r4
 800d56e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d572:	ee1a 0a90 	vmov	r0, s21
 800d576:	f7f2 ff8b 	bl	8000490 <__aeabi_f2d>
 800d57a:	4602      	mov	r2, r0
 800d57c:	460b      	mov	r3, r1
 800d57e:	4630      	mov	r0, r6
 800d580:	4639      	mov	r1, r7
 800d582:	4616      	mov	r6, r2
 800d584:	461f      	mov	r7, r3
 800d586:	a338      	add	r3, pc, #224	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d58c:	f7f2 ffd8 	bl	8000540 <__aeabi_dmul>
 800d590:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d598:	4602      	mov	r2, r0
 800d59a:	460b      	mov	r3, r1
 800d59c:	4630      	mov	r0, r6
 800d59e:	4639      	mov	r1, r7
 800d5a0:	dd46      	ble.n	800d630 <findDirection+0x1b8>
 800d5a2:	f7f3 fa5d 	bl	8000a60 <__aeabi_dcmpgt>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	d0b0      	beq.n	800d50c <findDirection+0x94>
 800d5aa:	ee1a 0a10 	vmov	r0, s20
 800d5ae:	f7f2 ff6f 	bl	8000490 <__aeabi_f2d>
 800d5b2:	a32d      	add	r3, pc, #180	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5b8:	f7f2 ffc2 	bl	8000540 <__aeabi_dmul>
 800d5bc:	4632      	mov	r2, r6
 800d5be:	463b      	mov	r3, r7
 800d5c0:	f7f3 fa30 	bl	8000a24 <__aeabi_dcmplt>
 800d5c4:	ecbd 8b06 	vpop	{d8-d10}
 800d5c8:	2800      	cmp	r0, #0
 800d5ca:	bf18      	it	ne
 800d5cc:	2400      	movne	r4, #0
 800d5ce:	4620      	mov	r0, r4
 800d5d0:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d5d4:	f7f3 fa26 	bl	8000a24 <__aeabi_dcmplt>
 800d5d8:	2800      	cmp	r0, #0
 800d5da:	d097      	beq.n	800d50c <findDirection+0x94>
 800d5dc:	ee1a 0a90 	vmov	r0, s21
 800d5e0:	f7f2 ff56 	bl	8000490 <__aeabi_f2d>
 800d5e4:	a320      	add	r3, pc, #128	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ea:	f7f2 ffa9 	bl	8000540 <__aeabi_dmul>
 800d5ee:	4632      	mov	r2, r6
 800d5f0:	463b      	mov	r3, r7
 800d5f2:	f7f3 fa17 	bl	8000a24 <__aeabi_dcmplt>
 800d5f6:	2800      	cmp	r0, #0
 800d5f8:	bf18      	it	ne
 800d5fa:	2405      	movne	r4, #5
 800d5fc:	e786      	b.n	800d50c <findDirection+0x94>
 800d5fe:	f7f3 fa11 	bl	8000a24 <__aeabi_dcmplt>
 800d602:	2800      	cmp	r0, #0
 800d604:	d082      	beq.n	800d50c <findDirection+0x94>
 800d606:	ee1a 0a90 	vmov	r0, s21
 800d60a:	f7f2 ff41 	bl	8000490 <__aeabi_f2d>
 800d60e:	a316      	add	r3, pc, #88	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f2 ff94 	bl	8000540 <__aeabi_dmul>
 800d618:	4632      	mov	r2, r6
 800d61a:	463b      	mov	r3, r7
 800d61c:	f7f3 fa02 	bl	8000a24 <__aeabi_dcmplt>
 800d620:	ecbd 8b06 	vpop	{d8-d10}
 800d624:	2800      	cmp	r0, #0
 800d626:	bf18      	it	ne
 800d628:	2403      	movne	r4, #3
 800d62a:	4620      	mov	r0, r4
 800d62c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d630:	f7f3 fa16 	bl	8000a60 <__aeabi_dcmpgt>
 800d634:	2800      	cmp	r0, #0
 800d636:	f43f af69 	beq.w	800d50c <findDirection+0x94>
 800d63a:	ee1a 0a10 	vmov	r0, s20
 800d63e:	f7f2 ff27 	bl	8000490 <__aeabi_f2d>
 800d642:	a309      	add	r3, pc, #36	@ (adr r3, 800d668 <findDirection+0x1f0>)
 800d644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d648:	f7f2 ff7a 	bl	8000540 <__aeabi_dmul>
 800d64c:	4632      	mov	r2, r6
 800d64e:	463b      	mov	r3, r7
 800d650:	f7f3 f9e8 	bl	8000a24 <__aeabi_dcmplt>
 800d654:	ecbd 8b06 	vpop	{d8-d10}
 800d658:	2800      	cmp	r0, #0
 800d65a:	bf18      	it	ne
 800d65c:	2402      	movne	r4, #2
 800d65e:	4620      	mov	r0, r4
 800d660:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d664:	f3af 8000 	nop.w
 800d668:	e0000000 	.word	0xe0000000
 800d66c:	3ff6b851 	.word	0x3ff6b851

0800d670 <updateOrientation>:
 800d670:	2300      	movs	r3, #0
 800d672:	6003      	str	r3, [r0, #0]
 800d674:	6043      	str	r3, [r0, #4]
 800d676:	7203      	strb	r3, [r0, #8]
 800d678:	780b      	ldrb	r3, [r1, #0]
 800d67a:	f891 c001 	ldrb.w	ip, [r1, #1]
 800d67e:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800d682:	2a17      	cmp	r2, #23
 800d684:	bf98      	it	ls
 800d686:	3320      	addls	r3, #32
 800d688:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800d68c:	bf98      	it	ls
 800d68e:	b2db      	uxtbls	r3, r3
 800d690:	2a17      	cmp	r2, #23
 800d692:	788a      	ldrb	r2, [r1, #2]
 800d694:	bf98      	it	ls
 800d696:	f10c 0c20 	addls.w	ip, ip, #32
 800d69a:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800d69e:	bf98      	it	ls
 800d6a0:	fa5f fc8c 	uxtbls.w	ip, ip
 800d6a4:	2917      	cmp	r1, #23
 800d6a6:	bf98      	it	ls
 800d6a8:	3220      	addls	r2, #32
 800d6aa:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800d6ae:	bf98      	it	ls
 800d6b0:	b2d2      	uxtbls	r2, r2
 800d6b2:	2b13      	cmp	r3, #19
 800d6b4:	d80d      	bhi.n	800d6d2 <updateOrientation+0x62>
 800d6b6:	e8df f003 	tbb	[pc, r3]
 800d6ba:	3734      	.short	0x3734
 800d6bc:	0c0c0c0c 	.word	0x0c0c0c0c
 800d6c0:	0c0c0c0c 	.word	0x0c0c0c0c
 800d6c4:	0c0c0c0a 	.word	0x0c0c0c0a
 800d6c8:	3d0c3a0c 	.word	0x3d0c3a0c
 800d6cc:	310c      	.short	0x310c
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	70c3      	strb	r3, [r0, #3]
 800d6d2:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800d6d6:	f1bc 0f13 	cmp.w	ip, #19
 800d6da:	d80d      	bhi.n	800d6f8 <updateOrientation+0x88>
 800d6dc:	e8df f00c 	tbb	[pc, ip]
 800d6e0:	0c0c392d 	.word	0x0c0c392d
 800d6e4:	0c0c0c0c 	.word	0x0c0c0c0c
 800d6e8:	0c0a0c0c 	.word	0x0c0a0c0c
 800d6ec:	3c0c0c0c 	.word	0x3c0c0c0c
 800d6f0:	420c3f0c 	.word	0x420c3f0c
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	7103      	strb	r3, [r0, #4]
 800d6f8:	3a64      	subs	r2, #100	@ 0x64
 800d6fa:	2a13      	cmp	r2, #19
 800d6fc:	d80d      	bhi.n	800d71a <updateOrientation+0xaa>
 800d6fe:	e8df f002 	tbb	[pc, r2]
 800d702:	340a      	.short	0x340a
 800d704:	0c0c0c0c 	.word	0x0c0c0c0c
 800d708:	0c0c0c0c 	.word	0x0c0c0c0c
 800d70c:	0c0c0c37 	.word	0x0c0c0c37
 800d710:	250c220c 	.word	0x250c220c
 800d714:	1f0c      	.short	0x1f0c
 800d716:	23ff      	movs	r3, #255	@ 0xff
 800d718:	7203      	strb	r3, [r0, #8]
 800d71a:	4770      	bx	lr
 800d71c:	23ff      	movs	r3, #255	@ 0xff
 800d71e:	7003      	strb	r3, [r0, #0]
 800d720:	e7d7      	b.n	800d6d2 <updateOrientation+0x62>
 800d722:	23ff      	movs	r3, #255	@ 0xff
 800d724:	7183      	strb	r3, [r0, #6]
 800d726:	e7d4      	b.n	800d6d2 <updateOrientation+0x62>
 800d728:	2301      	movs	r3, #1
 800d72a:	7003      	strb	r3, [r0, #0]
 800d72c:	e7d1      	b.n	800d6d2 <updateOrientation+0x62>
 800d72e:	23ff      	movs	r3, #255	@ 0xff
 800d730:	70c3      	strb	r3, [r0, #3]
 800d732:	e7ce      	b.n	800d6d2 <updateOrientation+0x62>
 800d734:	2301      	movs	r3, #1
 800d736:	7183      	strb	r3, [r0, #6]
 800d738:	e7cb      	b.n	800d6d2 <updateOrientation+0x62>
 800d73a:	23ff      	movs	r3, #255	@ 0xff
 800d73c:	71c3      	strb	r3, [r0, #7]
 800d73e:	e7db      	b.n	800d6f8 <updateOrientation+0x88>
 800d740:	23ff      	movs	r3, #255	@ 0xff
 800d742:	7083      	strb	r3, [r0, #2]
 800d744:	4770      	bx	lr
 800d746:	23ff      	movs	r3, #255	@ 0xff
 800d748:	7143      	strb	r3, [r0, #5]
 800d74a:	4770      	bx	lr
 800d74c:	2301      	movs	r3, #1
 800d74e:	7203      	strb	r3, [r0, #8]
 800d750:	4770      	bx	lr
 800d752:	2301      	movs	r3, #1
 800d754:	7043      	strb	r3, [r0, #1]
 800d756:	e7cf      	b.n	800d6f8 <updateOrientation+0x88>
 800d758:	23ff      	movs	r3, #255	@ 0xff
 800d75a:	7103      	strb	r3, [r0, #4]
 800d75c:	e7cc      	b.n	800d6f8 <updateOrientation+0x88>
 800d75e:	2301      	movs	r3, #1
 800d760:	71c3      	strb	r3, [r0, #7]
 800d762:	e7c9      	b.n	800d6f8 <updateOrientation+0x88>
 800d764:	23ff      	movs	r3, #255	@ 0xff
 800d766:	7043      	strb	r3, [r0, #1]
 800d768:	e7c6      	b.n	800d6f8 <updateOrientation+0x88>
 800d76a:	2301      	movs	r3, #1
 800d76c:	7083      	strb	r3, [r0, #2]
 800d76e:	4770      	bx	lr
 800d770:	2301      	movs	r3, #1
 800d772:	7143      	strb	r3, [r0, #5]
 800d774:	4770      	bx	lr
 800d776:	bf00      	nop

0800d778 <qmult>:
 800d778:	ed91 2a03 	vldr	s4, [r1, #12]
 800d77c:	ed90 3a01 	vldr	s6, [r0, #4]
 800d780:	edd0 5a02 	vldr	s11, [r0, #8]
 800d784:	edd1 4a01 	vldr	s9, [r1, #4]
 800d788:	ed90 4a00 	vldr	s8, [r0]
 800d78c:	ed91 5a02 	vldr	s10, [r1, #8]
 800d790:	edd1 3a00 	vldr	s7, [r1]
 800d794:	edd0 2a03 	vldr	s5, [r0, #12]
 800d798:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d79c:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d7a0:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d7a4:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d7a8:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d7ac:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d7b0:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d7b4:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d7b8:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d7bc:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d7c0:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d7c4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d7c8:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d7cc:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d7d0:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d7d4:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d7d8:	ed82 6a00 	vstr	s12, [r2]
 800d7dc:	edc2 6a01 	vstr	s13, [r2, #4]
 800d7e0:	ed82 7a02 	vstr	s14, [r2, #8]
 800d7e4:	edc2 7a03 	vstr	s15, [r2, #12]
 800d7e8:	4770      	bx	lr
 800d7ea:	bf00      	nop

0800d7ec <dataDerivative5>:
 800d7ec:	ed90 7a02 	vldr	s14, [r0, #8]
 800d7f0:	edd0 7a05 	vldr	s15, [r0, #20]
 800d7f4:	ed90 5a04 	vldr	s10, [r0, #16]
 800d7f8:	edd0 3a00 	vldr	s7, [r0]
 800d7fc:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d800:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d804:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d808:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d80c:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d810:	ed90 7a01 	vldr	s14, [r0, #4]
 800d814:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d818:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d81c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d820:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d824:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d874 <dataDerivative5+0x88>
 800d828:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d82c:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d830:	eeb0 6a66 	vmov.f32	s12, s13
 800d834:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d838:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d83c:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d840:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d844:	edd0 4a03 	vldr	s9, [r0, #12]
 800d848:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d84c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d850:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d854:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d858:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d85c:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d860:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d864:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d868:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d86c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d870:	4770      	bx	lr
 800d872:	bf00      	nop
 800d874:	3dcccccd 	.word	0x3dcccccd

0800d878 <b_dcm2q>:
 800d878:	ed90 5a08 	vldr	s10, [r0, #32]
 800d87c:	edd0 7a00 	vldr	s15, [r0]
 800d880:	edd0 6a04 	vldr	s13, [r0, #16]
 800d884:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d888:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d88c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d890:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d894:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d89c:	bfc5      	ittet	gt
 800d89e:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d8a2:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d8a6:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d9b4 <b_dcm2q+0x13c>
 800d8aa:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d8ae:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d8b2:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d8b6:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d8ba:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c2:	bfc5      	ittet	gt
 800d8c4:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d8c8:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d8cc:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d9b4 <b_dcm2q+0x13c>
 800d8d0:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d8d4:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d8d8:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d8dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e0:	dd5b      	ble.n	800d99a <b_dcm2q+0x122>
 800d8e2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d8e6:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d8ea:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d8ee:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d8f2:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d8f6:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d8fa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d8fe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d902:	edd0 6a07 	vldr	s13, [r0, #28]
 800d906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d90e:	bf85      	ittet	hi
 800d910:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d914:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d918:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d9b4 <b_dcm2q+0x13c>
 800d91c:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d920:	edd0 7a05 	vldr	s15, [r0, #20]
 800d924:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d928:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d930:	d43c      	bmi.n	800d9ac <b_dcm2q+0x134>
 800d932:	bfd8      	it	le
 800d934:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d938:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d93c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d940:	ed81 7a00 	vstr	s14, [r1]
 800d944:	edd0 7a06 	vldr	s15, [r0, #24]
 800d948:	ed90 7a02 	vldr	s14, [r0, #8]
 800d94c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d950:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d958:	d425      	bmi.n	800d9a6 <b_dcm2q+0x12e>
 800d95a:	bfd8      	it	le
 800d95c:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d960:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d964:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d968:	edc1 5a01 	vstr	s11, [r1, #4]
 800d96c:	edd0 7a01 	vldr	s15, [r0, #4]
 800d970:	ed90 7a03 	vldr	s14, [r0, #12]
 800d974:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d978:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d980:	d40e      	bmi.n	800d9a0 <b_dcm2q+0x128>
 800d982:	bfd8      	it	le
 800d984:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d988:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d98c:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d990:	edc1 4a03 	vstr	s9, [r1, #12]
 800d994:	ed81 6a02 	vstr	s12, [r1, #8]
 800d998:	4770      	bx	lr
 800d99a:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d9b4 <b_dcm2q+0x13c>
 800d99e:	e7aa      	b.n	800d8f6 <b_dcm2q+0x7e>
 800d9a0:	eeb1 6a46 	vneg.f32	s12, s12
 800d9a4:	e7f0      	b.n	800d988 <b_dcm2q+0x110>
 800d9a6:	eef1 5a65 	vneg.f32	s11, s11
 800d9aa:	e7d9      	b.n	800d960 <b_dcm2q+0xe8>
 800d9ac:	eeb1 7a47 	vneg.f32	s14, s14
 800d9b0:	e7c2      	b.n	800d938 <b_dcm2q+0xc0>
 800d9b2:	bf00      	nop
 800d9b4:	00000000 	.word	0x00000000

0800d9b8 <getRotationMatrix>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	4613      	mov	r3, r2
 800d9bc:	4605      	mov	r5, r0
 800d9be:	460c      	mov	r4, r1
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	2224      	movs	r2, #36	@ 0x24
 800d9c4:	2100      	movs	r1, #0
 800d9c6:	f006 f939 	bl	8013c3c <memset>
 800d9ca:	edd5 5a00 	vldr	s11, [r5]
 800d9ce:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800daf4 <getRotationMatrix+0x13c>
 800d9d2:	edc0 5a02 	vstr	s11, [r0, #8]
 800d9d6:	edd5 4a01 	vldr	s9, [r5, #4]
 800d9da:	edc0 4a05 	vstr	s9, [r0, #20]
 800d9de:	ed95 5a02 	vldr	s10, [r5, #8]
 800d9e2:	ed80 5a08 	vstr	s10, [r0, #32]
 800d9e6:	ed94 4a02 	vldr	s8, [r4, #8]
 800d9ea:	edd4 3a01 	vldr	s7, [r4, #4]
 800d9ee:	ed94 6a00 	vldr	s12, [r4]
 800d9f2:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d9f6:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d9fa:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d9fe:	4603      	mov	r3, r0
 800da00:	eee6 7a24 	vfma.f32	s15, s12, s9
 800da04:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800da08:	eeb0 6ae6 	vabs.f32	s12, s13
 800da0c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800da10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da14:	eea4 7a25 	vfma.f32	s14, s8, s11
 800da18:	bfdc      	itt	le
 800da1a:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800da1e:	eeb0 6a43 	vmovle.f32	s12, s6
 800da22:	eef0 3ac7 	vabs.f32	s7, s14
 800da26:	eef4 3ac6 	vcmpe.f32	s7, s12
 800da2a:	bfd4      	ite	le
 800da2c:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800da30:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800da34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da38:	ed80 7a03 	vstr	s14, [r0, #12]
 800da3c:	edc0 7a06 	vstr	s15, [r0, #24]
 800da40:	dc3f      	bgt.n	800dac2 <getRotationMatrix+0x10a>
 800da42:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800da46:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800da4a:	eeb0 3a44 	vmov.f32	s6, s8
 800da4e:	eeb0 4ae7 	vabs.f32	s8, s15
 800da52:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800da56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da5a:	d543      	bpl.n	800dae4 <getRotationMatrix+0x12c>
 800da5c:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800da60:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800da64:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800da68:	eeb0 6a44 	vmov.f32	s12, s8
 800da6c:	eee3 3a22 	vfma.f32	s7, s6, s5
 800da70:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800da74:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800da78:	ee24 4a06 	vmul.f32	s8, s8, s12
 800da7c:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800da80:	ee27 7a06 	vmul.f32	s14, s14, s12
 800da84:	ee67 7a86 	vmul.f32	s15, s15, s12
 800da88:	ee66 6a86 	vmul.f32	s13, s13, s12
 800da8c:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800da90:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800da94:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800da98:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800da9c:	eef0 4a44 	vmov.f32	s9, s8
 800daa0:	eee6 4a85 	vfma.f32	s9, s13, s10
 800daa4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800daa8:	edc3 6a00 	vstr	s13, [r3]
 800daac:	ed83 7a03 	vstr	s14, [r3, #12]
 800dab0:	edc3 7a06 	vstr	s15, [r3, #24]
 800dab4:	edc3 3a01 	vstr	s7, [r3, #4]
 800dab8:	edc3 4a04 	vstr	s9, [r3, #16]
 800dabc:	ed83 6a07 	vstr	s12, [r3, #28]
 800dac0:	bd38      	pop	{r3, r4, r5, pc}
 800dac2:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800dac6:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800daca:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800dace:	eeb0 6a63 	vmov.f32	s12, s7
 800dad2:	eea2 3a84 	vfma.f32	s6, s5, s8
 800dad6:	eeb0 4ae7 	vabs.f32	s8, s15
 800dada:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800dade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dae2:	d4bb      	bmi.n	800da5c <getRotationMatrix+0xa4>
 800dae4:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800dae8:	eef0 3a43 	vmov.f32	s7, s6
 800daec:	eee4 3a04 	vfma.f32	s7, s8, s8
 800daf0:	e7be      	b.n	800da70 <getRotationMatrix+0xb8>
 800daf2:	bf00      	nop
 800daf4:	00000000 	.word	0x00000000

0800daf8 <kf_update>:
 800daf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dafc:	ed2d 8b10 	vpush	{d8-d15}
 800db00:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800db04:	461e      	mov	r6, r3
 800db06:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800db0a:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800dbb4 <kf_update+0xbc>
 800db0e:	ed94 2a00 	vldr	s4, [r4]
 800db12:	edd4 2a01 	vldr	s5, [r4, #4]
 800db16:	ed94 3a02 	vldr	s6, [r4, #8]
 800db1a:	edd4 3a03 	vldr	s7, [r4, #12]
 800db1e:	ed94 4a04 	vldr	s8, [r4, #16]
 800db22:	edd4 4a05 	vldr	s9, [r4, #20]
 800db26:	ed94 5a06 	vldr	s10, [r4, #24]
 800db2a:	edd4 5a07 	vldr	s11, [r4, #28]
 800db2e:	ed94 6a08 	vldr	s12, [r4, #32]
 800db32:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800db36:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800db3a:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800db3e:	9201      	str	r2, [sp, #4]
 800db40:	ab0b      	add	r3, sp, #44	@ 0x2c
 800db42:	ee22 2a02 	vmul.f32	s4, s4, s4
 800db46:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800db4a:	ee23 3a03 	vmul.f32	s6, s6, s6
 800db4e:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800db52:	ee24 4a04 	vmul.f32	s8, s8, s8
 800db56:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800db5a:	ee25 5a05 	vmul.f32	s10, s10, s10
 800db5e:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800db62:	ee26 6a06 	vmul.f32	s12, s12, s12
 800db66:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800db6a:	ee27 7a07 	vmul.f32	s14, s14, s14
 800db6e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800db72:	3901      	subs	r1, #1
 800db74:	9303      	str	r3, [sp, #12]
 800db76:	2300      	movs	r3, #0
 800db78:	4604      	mov	r4, r0
 800db7a:	9104      	str	r1, [sp, #16]
 800db7c:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800db80:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800db84:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800db88:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800db8c:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800db90:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800db94:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800db98:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800db9c:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800dba0:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800dba4:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800dba8:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800dbac:	9302      	str	r3, [sp, #8]
 800dbae:	4637      	mov	r7, r6
 800dbb0:	e010      	b.n	800dbd4 <kf_update+0xdc>
 800dbb2:	bf00      	nop
 800dbb4:	00000000 	.word	0x00000000
 800dbb8:	9a01      	ldr	r2, [sp, #4]
 800dbba:	9b02      	ldr	r3, [sp, #8]
 800dbbc:	3204      	adds	r2, #4
 800dbbe:	9201      	str	r2, [sp, #4]
 800dbc0:	9a03      	ldr	r2, [sp, #12]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	3204      	adds	r2, #4
 800dbc6:	2b0c      	cmp	r3, #12
 800dbc8:	9302      	str	r3, [sp, #8]
 800dbca:	9203      	str	r2, [sp, #12]
 800dbcc:	f107 0704 	add.w	r7, r7, #4
 800dbd0:	f000 85de 	beq.w	800e790 <kf_update+0xc98>
 800dbd4:	9a04      	ldr	r2, [sp, #16]
 800dbd6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800dbda:	9204      	str	r2, [sp, #16]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d0eb      	beq.n	800dbb8 <kf_update+0xc0>
 800dbe0:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800dbe4:	ad17      	add	r5, sp, #92	@ 0x5c
 800dbe6:	edd7 da00 	vldr	s27, [r7]
 800dbea:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800dbee:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800dbf2:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800dbf6:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800dbfa:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800dbfe:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800dc02:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800dc06:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800dc0a:	9307      	str	r3, [sp, #28]
 800dc0c:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800dc10:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800dc14:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800dc18:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800dc1c:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800dc20:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800dc24:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800dc28:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800dc2c:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800dc30:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800dc34:	462a      	mov	r2, r5
 800dc36:	ecb3 7a01 	vldmia	r3!, {s14}
 800dc3a:	ecf2 7a01 	vldmia	r2!, {s15}
 800dc3e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc46:	d006      	beq.n	800dc56 <kf_update+0x15e>
 800dc48:	eef5 da40 	vcmp.f32	s27, #0.0
 800dc4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc50:	bf18      	it	ne
 800dc52:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800dc56:	ed93 7a08 	vldr	s14, [r3, #32]
 800dc5a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc62:	d006      	beq.n	800dc72 <kf_update+0x17a>
 800dc64:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800dc68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc6c:	bf18      	it	ne
 800dc6e:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800dc72:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800dc76:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc7e:	d006      	beq.n	800dc8e <kf_update+0x196>
 800dc80:	eef5 ea40 	vcmp.f32	s29, #0.0
 800dc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc88:	bf18      	it	ne
 800dc8a:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800dc8e:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800dc92:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9a:	d006      	beq.n	800dcaa <kf_update+0x1b2>
 800dc9c:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800dca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca4:	bf18      	it	ne
 800dca6:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800dcaa:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800dcae:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb6:	d006      	beq.n	800dcc6 <kf_update+0x1ce>
 800dcb8:	eef5 fa40 	vcmp.f32	s31, #0.0
 800dcbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcc0:	bf18      	it	ne
 800dcc2:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800dcc6:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800dcca:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd2:	d006      	beq.n	800dce2 <kf_update+0x1ea>
 800dcd4:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dcd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcdc:	bf18      	it	ne
 800dcde:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800dce2:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800dce6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcee:	d006      	beq.n	800dcfe <kf_update+0x206>
 800dcf0:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dcf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcf8:	bf18      	it	ne
 800dcfa:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800dcfe:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800dd02:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0a:	d006      	beq.n	800dd1a <kf_update+0x222>
 800dd0c:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dd10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd14:	bf18      	it	ne
 800dd16:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800dd1a:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800dd1e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd26:	d006      	beq.n	800dd36 <kf_update+0x23e>
 800dd28:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dd2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd30:	bf18      	it	ne
 800dd32:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800dd36:	4299      	cmp	r1, r3
 800dd38:	ed42 7a01 	vstr	s15, [r2, #-4]
 800dd3c:	f47f af7b 	bne.w	800dc36 <kf_update+0x13e>
 800dd40:	eef5 da40 	vcmp.f32	s27, #0.0
 800dd44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd48:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800dd4c:	f000 84f8 	beq.w	800e740 <kf_update+0xc48>
 800dd50:	eef5 ba40 	vcmp.f32	s23, #0.0
 800dd54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd58:	f000 8520 	beq.w	800e79c <kf_update+0xca4>
 800dd5c:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800dd60:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800dd64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd68:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800dd6c:	d006      	beq.n	800dd7c <kf_update+0x284>
 800dd6e:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dd72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd76:	bf18      	it	ne
 800dd78:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800dd7c:	eef5 ea40 	vcmp.f32	s29, #0.0
 800dd80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd84:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800dd88:	d006      	beq.n	800dd98 <kf_update+0x2a0>
 800dd8a:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800dd8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd92:	bf18      	it	ne
 800dd94:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800dd98:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800dd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dda0:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800dda4:	d006      	beq.n	800ddb4 <kf_update+0x2bc>
 800dda6:	eeb5 da40 	vcmp.f32	s26, #0.0
 800ddaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddae:	bf18      	it	ne
 800ddb0:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800ddb4:	eef5 fa40 	vcmp.f32	s31, #0.0
 800ddb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddbc:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800ddc0:	d006      	beq.n	800ddd0 <kf_update+0x2d8>
 800ddc2:	eef5 ca40 	vcmp.f32	s25, #0.0
 800ddc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddca:	bf18      	it	ne
 800ddcc:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800ddd0:	eef5 6a40 	vcmp.f32	s13, #0.0
 800ddd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd8:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800dddc:	d006      	beq.n	800ddec <kf_update+0x2f4>
 800ddde:	eef5 aa40 	vcmp.f32	s21, #0.0
 800dde2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde6:	bf18      	it	ne
 800dde8:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800ddec:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800ddf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddf4:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800ddf8:	d006      	beq.n	800de08 <kf_update+0x310>
 800ddfa:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800ddfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de02:	bf18      	it	ne
 800de04:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800de08:	eef5 5a40 	vcmp.f32	s11, #0.0
 800de0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de10:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800de14:	d006      	beq.n	800de24 <kf_update+0x32c>
 800de16:	eef5 9a40 	vcmp.f32	s19, #0.0
 800de1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de1e:	bf18      	it	ne
 800de20:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800de24:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800de28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de2c:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800de30:	d006      	beq.n	800de40 <kf_update+0x348>
 800de32:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800de36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de3a:	bf18      	it	ne
 800de3c:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800de40:	9b03      	ldr	r3, [sp, #12]
 800de42:	ed93 4a00 	vldr	s8, [r3]
 800de46:	9b02      	ldr	r3, [sp, #8]
 800de48:	ee77 7a84 	vadd.f32	s15, s15, s8
 800de4c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800de50:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800de54:	2b05      	cmp	r3, #5
 800de56:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800de5a:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800de5e:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800de62:	ee29 da0d 	vmul.f32	s26, s18, s26
 800de66:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800de6a:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800de6e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800de72:	ee69 9a29 	vmul.f32	s19, s18, s19
 800de76:	ee29 9a07 	vmul.f32	s18, s18, s14
 800de7a:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800de7e:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800de82:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800de86:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800de8a:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800de8e:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800de92:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800de96:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800de9a:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800de9e:	f340 844b 	ble.w	800e738 <kf_update+0xc40>
 800dea2:	eef5 da40 	vcmp.f32	s27, #0.0
 800dea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deaa:	f000 847b 	beq.w	800e7a4 <kf_update+0xcac>
 800deae:	edd4 7a01 	vldr	s15, [r4, #4]
 800deb2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800deb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deba:	f040 84d6 	bne.w	800e86a <kf_update+0xd72>
 800debe:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800dec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dec6:	d008      	beq.n	800deda <kf_update+0x3e2>
 800dec8:	ed94 7a02 	vldr	s14, [r4, #8]
 800decc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ded0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ded4:	bf18      	it	ne
 800ded6:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800deda:	eef5 ea40 	vcmp.f32	s29, #0.0
 800dede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee2:	d008      	beq.n	800def6 <kf_update+0x3fe>
 800dee4:	ed94 7a03 	vldr	s14, [r4, #12]
 800dee8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800deec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800def0:	bf18      	it	ne
 800def2:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800def6:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800defa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800defe:	d008      	beq.n	800df12 <kf_update+0x41a>
 800df00:	ed94 7a04 	vldr	s14, [r4, #16]
 800df04:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df0c:	bf18      	it	ne
 800df0e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800df12:	eef5 fa40 	vcmp.f32	s31, #0.0
 800df16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df1a:	d008      	beq.n	800df2e <kf_update+0x436>
 800df1c:	ed94 7a05 	vldr	s14, [r4, #20]
 800df20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df28:	bf18      	it	ne
 800df2a:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800df2e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800df32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df36:	d008      	beq.n	800df4a <kf_update+0x452>
 800df38:	ed94 7a06 	vldr	s14, [r4, #24]
 800df3c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df44:	bf18      	it	ne
 800df46:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800df4a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800df4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df52:	d008      	beq.n	800df66 <kf_update+0x46e>
 800df54:	ed94 7a07 	vldr	s14, [r4, #28]
 800df58:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df60:	bf18      	it	ne
 800df62:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800df66:	eef5 5a40 	vcmp.f32	s11, #0.0
 800df6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df6e:	d008      	beq.n	800df82 <kf_update+0x48a>
 800df70:	ed94 7a08 	vldr	s14, [r4, #32]
 800df74:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df7c:	bf18      	it	ne
 800df7e:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800df82:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800df86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df8a:	d008      	beq.n	800df9e <kf_update+0x4a6>
 800df8c:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800df90:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800df94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df98:	bf18      	it	ne
 800df9a:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800df9e:	9b01      	ldr	r3, [sp, #4]
 800dfa0:	edd3 8a00 	vldr	s17, [r3]
 800dfa4:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800dfa8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dfac:	2100      	movs	r1, #0
 800dfae:	a868      	add	r0, sp, #416	@ 0x1a0
 800dfb0:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800dfb4:	edcd 5a08 	vstr	s11, [sp, #32]
 800dfb8:	ed8d 6a06 	vstr	s12, [sp, #24]
 800dfbc:	edcd 6a05 	vstr	s13, [sp, #20]
 800dfc0:	f005 fe3c 	bl	8013c3c <memset>
 800dfc4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfc6:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800dfca:	eddd 5a08 	vldr	s11, [sp, #32]
 800dfce:	ed9d 6a06 	vldr	s12, [sp, #24]
 800dfd2:	eddd 6a05 	vldr	s13, [sp, #20]
 800dfd6:	a971      	add	r1, sp, #452	@ 0x1c4
 800dfd8:	461a      	mov	r2, r3
 800dfda:	ecf5 7a01 	vldmia	r5!, {s15}
 800dfde:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dfe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe6:	d062      	beq.n	800e0ae <kf_update+0x5b6>
 800dfe8:	eef5 da40 	vcmp.f32	s27, #0.0
 800dfec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dff0:	d005      	beq.n	800dffe <kf_update+0x506>
 800dff2:	ed92 7a00 	vldr	s14, [r2]
 800dff6:	eea7 7aad 	vfma.f32	s14, s15, s27
 800dffa:	ed82 7a00 	vstr	s14, [r2]
 800dffe:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800e002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e006:	d005      	beq.n	800e014 <kf_update+0x51c>
 800e008:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800e00c:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800e010:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800e014:	eef5 ea40 	vcmp.f32	s29, #0.0
 800e018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e01c:	d005      	beq.n	800e02a <kf_update+0x532>
 800e01e:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800e022:	eea7 7aae 	vfma.f32	s14, s15, s29
 800e026:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800e02a:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800e02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e032:	d005      	beq.n	800e040 <kf_update+0x548>
 800e034:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800e038:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800e03c:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800e040:	eef5 fa40 	vcmp.f32	s31, #0.0
 800e044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e048:	d005      	beq.n	800e056 <kf_update+0x55e>
 800e04a:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800e04e:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800e052:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800e056:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e05a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e05e:	d005      	beq.n	800e06c <kf_update+0x574>
 800e060:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800e064:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e068:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800e06c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e074:	d005      	beq.n	800e082 <kf_update+0x58a>
 800e076:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800e07a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800e07e:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800e082:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e08a:	d005      	beq.n	800e098 <kf_update+0x5a0>
 800e08c:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800e090:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800e094:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800e098:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e09c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a0:	d005      	beq.n	800e0ae <kf_update+0x5b6>
 800e0a2:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800e0a6:	eea7 7a85 	vfma.f32	s14, s15, s10
 800e0aa:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800e0ae:	3204      	adds	r2, #4
 800e0b0:	428a      	cmp	r2, r1
 800e0b2:	d192      	bne.n	800dfda <kf_update+0x4e2>
 800e0b4:	adb9      	add	r5, sp, #740	@ 0x2e4
 800e0b6:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800e0ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e0be:	a968      	add	r1, sp, #416	@ 0x1a0
 800e0c0:	462a      	mov	r2, r5
 800e0c2:	f04f 0b06 	mov.w	fp, #6
 800e0c6:	f04f 0a03 	mov.w	sl, #3
 800e0ca:	f04f 0902 	mov.w	r9, #2
 800e0ce:	f04f 0804 	mov.w	r8, #4
 800e0d2:	f04f 0e05 	mov.w	lr, #5
 800e0d6:	f04f 0c07 	mov.w	ip, #7
 800e0da:	2608      	movs	r6, #8
 800e0dc:	2000      	movs	r0, #0
 800e0de:	ed82 8a00 	vstr	s16, [r2]
 800e0e2:	2800      	cmp	r0, #0
 800e0e4:	f000 8198 	beq.w	800e418 <kf_update+0x920>
 800e0e8:	edd1 7a00 	vldr	s15, [r1]
 800e0ec:	ed82 8a01 	vstr	s16, [r2, #4]
 800e0f0:	eef1 7a67 	vneg.f32	s15, s15
 800e0f4:	2801      	cmp	r0, #1
 800e0f6:	edc1 7a00 	vstr	s15, [r1]
 800e0fa:	f000 8255 	beq.w	800e5a8 <kf_update+0xab0>
 800e0fe:	edd1 7a01 	vldr	s15, [r1, #4]
 800e102:	ed82 8a02 	vstr	s16, [r2, #8]
 800e106:	eef1 7a67 	vneg.f32	s15, s15
 800e10a:	2802      	cmp	r0, #2
 800e10c:	edc1 7a01 	vstr	s15, [r1, #4]
 800e110:	f000 81f2 	beq.w	800e4f8 <kf_update+0xa00>
 800e114:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e116:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800e11a:	edd5 7a00 	vldr	s15, [r5]
 800e11e:	ed82 8a03 	vstr	s16, [r2, #12]
 800e122:	eef1 7a67 	vneg.f32	s15, s15
 800e126:	2803      	cmp	r0, #3
 800e128:	edc5 7a00 	vstr	s15, [r5]
 800e12c:	f040 8280 	bne.w	800e630 <kf_update+0xb38>
 800e130:	edd1 7a03 	vldr	s15, [r1, #12]
 800e134:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800e138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e13c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e13e:	edc1 7a03 	vstr	s15, [r1, #12]
 800e142:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800e146:	ed82 8a05 	vstr	s16, [r2, #20]
 800e14a:	eef1 7a67 	vneg.f32	s15, s15
 800e14e:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800e152:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e156:	edd5 7a00 	vldr	s15, [r5]
 800e15a:	ed82 8a06 	vstr	s16, [r2, #24]
 800e15e:	eef1 7a67 	vneg.f32	s15, s15
 800e162:	edc5 7a00 	vstr	s15, [r5]
 800e166:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e16a:	edd5 7a00 	vldr	s15, [r5]
 800e16e:	ed82 8a07 	vstr	s16, [r2, #28]
 800e172:	eef1 7a67 	vneg.f32	s15, s15
 800e176:	edc5 7a00 	vstr	s15, [r5]
 800e17a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e17c:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e180:	edd5 7a00 	vldr	s15, [r5]
 800e184:	ed82 8a08 	vstr	s16, [r2, #32]
 800e188:	eef1 7a67 	vneg.f32	s15, s15
 800e18c:	2808      	cmp	r0, #8
 800e18e:	edc5 7a00 	vstr	s15, [r5]
 800e192:	f040 818f 	bne.w	800e4b4 <kf_update+0x9bc>
 800e196:	aa68      	add	r2, sp, #416	@ 0x1a0
 800e198:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e19c:	ed92 7a00 	vldr	s14, [r2]
 800e1a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e1a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1a8:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800e1ac:	edc2 7a00 	vstr	s15, [r2]
 800e1b0:	2600      	movs	r6, #0
 800e1b2:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800e1b6:	ecf3 3a01 	vldmia	r3!, {s7}
 800e1ba:	ed93 4a08 	vldr	s8, [r3, #32]
 800e1be:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800e1c2:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800e1c6:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800e1ca:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800e1ce:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800e1d2:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800e1d6:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800e1da:	4629      	mov	r1, r5
 800e1dc:	4622      	mov	r2, r4
 800e1de:	eef5 3a40 	vcmp.f32	s7, #0.0
 800e1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e6:	d00c      	beq.n	800e202 <kf_update+0x70a>
 800e1e8:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800e1ec:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1f4:	d005      	beq.n	800e202 <kf_update+0x70a>
 800e1f6:	edd1 2a00 	vldr	s5, [r1]
 800e1fa:	eee3 2a83 	vfma.f32	s5, s7, s6
 800e1fe:	edc1 2a00 	vstr	s5, [r1]
 800e202:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800e206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e20a:	d00c      	beq.n	800e226 <kf_update+0x72e>
 800e20c:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800e210:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e218:	d005      	beq.n	800e226 <kf_update+0x72e>
 800e21a:	edd1 2a00 	vldr	s5, [r1]
 800e21e:	eee4 2a03 	vfma.f32	s5, s8, s6
 800e222:	edc1 2a00 	vstr	s5, [r1]
 800e226:	eef5 4a40 	vcmp.f32	s9, #0.0
 800e22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e22e:	d00c      	beq.n	800e24a <kf_update+0x752>
 800e230:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800e234:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e23c:	d005      	beq.n	800e24a <kf_update+0x752>
 800e23e:	edd1 2a00 	vldr	s5, [r1]
 800e242:	eee4 2a83 	vfma.f32	s5, s9, s6
 800e246:	edc1 2a00 	vstr	s5, [r1]
 800e24a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e252:	d00c      	beq.n	800e26e <kf_update+0x776>
 800e254:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800e258:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e260:	d005      	beq.n	800e26e <kf_update+0x776>
 800e262:	edd1 2a00 	vldr	s5, [r1]
 800e266:	eee5 2a03 	vfma.f32	s5, s10, s6
 800e26a:	edc1 2a00 	vstr	s5, [r1]
 800e26e:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e276:	d00c      	beq.n	800e292 <kf_update+0x79a>
 800e278:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800e27c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e284:	d005      	beq.n	800e292 <kf_update+0x79a>
 800e286:	edd1 2a00 	vldr	s5, [r1]
 800e28a:	eee5 2a83 	vfma.f32	s5, s11, s6
 800e28e:	edc1 2a00 	vstr	s5, [r1]
 800e292:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e29a:	d00c      	beq.n	800e2b6 <kf_update+0x7be>
 800e29c:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800e2a0:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e2a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2a8:	d005      	beq.n	800e2b6 <kf_update+0x7be>
 800e2aa:	edd1 2a00 	vldr	s5, [r1]
 800e2ae:	eee6 2a03 	vfma.f32	s5, s12, s6
 800e2b2:	edc1 2a00 	vstr	s5, [r1]
 800e2b6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2be:	d00c      	beq.n	800e2da <kf_update+0x7e2>
 800e2c0:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800e2c4:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e2c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2cc:	d005      	beq.n	800e2da <kf_update+0x7e2>
 800e2ce:	edd1 2a00 	vldr	s5, [r1]
 800e2d2:	eee6 2a83 	vfma.f32	s5, s13, s6
 800e2d6:	edc1 2a00 	vstr	s5, [r1]
 800e2da:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2e2:	d00c      	beq.n	800e2fe <kf_update+0x806>
 800e2e4:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800e2e8:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2f0:	d005      	beq.n	800e2fe <kf_update+0x806>
 800e2f2:	edd1 2a00 	vldr	s5, [r1]
 800e2f6:	eee7 2a03 	vfma.f32	s5, s14, s6
 800e2fa:	edc1 2a00 	vstr	s5, [r1]
 800e2fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e306:	d00c      	beq.n	800e322 <kf_update+0x82a>
 800e308:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800e30c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800e310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e314:	d005      	beq.n	800e322 <kf_update+0x82a>
 800e316:	edd1 2a00 	vldr	s5, [r1]
 800e31a:	eee7 2a83 	vfma.f32	s5, s15, s6
 800e31e:	edc1 2a00 	vstr	s5, [r1]
 800e322:	3224      	adds	r2, #36	@ 0x24
 800e324:	4282      	cmp	r2, r0
 800e326:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800e32a:	f47f af58 	bne.w	800e1de <kf_update+0x6e6>
 800e32e:	3601      	adds	r6, #1
 800e330:	2e09      	cmp	r6, #9
 800e332:	f105 0504 	add.w	r5, r5, #4
 800e336:	f47f af3e 	bne.w	800e1b6 <kf_update+0x6be>
 800e33a:	9807      	ldr	r0, [sp, #28]
 800e33c:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800e340:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800e342:	f005 fcad 	bl	8013ca0 <memcpy>
 800e346:	eef5 ba40 	vcmp.f32	s23, #0.0
 800e34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e34e:	f000 81a3 	beq.w	800e698 <kf_update+0xba0>
 800e352:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e35a:	f000 819d 	beq.w	800e698 <kf_update+0xba0>
 800e35e:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e366:	ee68 baab 	vmul.f32	s23, s17, s23
 800e36a:	f000 826f 	beq.w	800e84c <kf_update+0xd54>
 800e36e:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e376:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e37a:	f000 8264 	beq.w	800e846 <kf_update+0xd4e>
 800e37e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e386:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e38a:	f000 8257 	beq.w	800e83c <kf_update+0xd44>
 800e38e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e396:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e39a:	eeb0 aa4c 	vmov.f32	s20, s24
 800e39e:	f040 8272 	bne.w	800e886 <kf_update+0xd8e>
 800e3a2:	eef0 ca47 	vmov.f32	s25, s14
 800e3a6:	eeb0 da67 	vmov.f32	s26, s15
 800e3aa:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3b2:	f000 81a8 	beq.w	800e706 <kf_update+0xc0e>
 800e3b6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e3ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3be:	f000 8232 	beq.w	800e826 <kf_update+0xd2e>
 800e3c2:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e748 <kf_update+0xc50>
 800e3c6:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e3ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3ce:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800e3d2:	f040 81bb 	bne.w	800e74c <kf_update+0xc54>
 800e3d6:	eeb0 ba47 	vmov.f32	s22, s14
 800e3da:	eef0 aa67 	vmov.f32	s21, s15
 800e3de:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3e6:	f000 81bf 	beq.w	800e768 <kf_update+0xc70>
 800e3ea:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e3ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3f2:	f000 821b 	beq.w	800e82c <kf_update+0xd34>
 800e3f6:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3fe:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e748 <kf_update+0xc50>
 800e402:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e406:	f040 826b 	bne.w	800e8e0 <kf_update+0xde8>
 800e40a:	eef0 8a49 	vmov.f32	s17, s18
 800e40e:	eef0 9a67 	vmov.f32	s19, s15
 800e412:	eeb0 9a47 	vmov.f32	s18, s14
 800e416:	e1cb      	b.n	800e7b0 <kf_update+0xcb8>
 800e418:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800e41c:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800e420:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800e424:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e426:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800e42a:	eef1 7a67 	vneg.f32	s15, s15
 800e42e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800e432:	edd5 7a00 	vldr	s15, [r5]
 800e436:	ed82 8a02 	vstr	s16, [r2, #8]
 800e43a:	eef1 7a67 	vneg.f32	s15, s15
 800e43e:	edc5 7a00 	vstr	s15, [r5]
 800e442:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e446:	edd5 7a00 	vldr	s15, [r5]
 800e44a:	ed82 8a03 	vstr	s16, [r2, #12]
 800e44e:	ee77 6a66 	vsub.f32	s13, s14, s13
 800e452:	eef1 7a67 	vneg.f32	s15, s15
 800e456:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800e45a:	ed82 8a04 	vstr	s16, [r2, #16]
 800e45e:	edc5 7a00 	vstr	s15, [r5]
 800e462:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e464:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e468:	edd5 7a00 	vldr	s15, [r5]
 800e46c:	ed82 8a05 	vstr	s16, [r2, #20]
 800e470:	eef1 7a67 	vneg.f32	s15, s15
 800e474:	2805      	cmp	r0, #5
 800e476:	edc5 7a00 	vstr	s15, [r5]
 800e47a:	f040 80ba 	bne.w	800e5f2 <kf_update+0xafa>
 800e47e:	edd1 7a05 	vldr	s15, [r1, #20]
 800e482:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800e486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e48a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e48c:	edc1 7a05 	vstr	s15, [r1, #20]
 800e490:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800e494:	ed82 8a07 	vstr	s16, [r2, #28]
 800e498:	eef1 7a67 	vneg.f32	s15, s15
 800e49c:	ed82 8a08 	vstr	s16, [r2, #32]
 800e4a0:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800e4a4:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e4a8:	edd5 7a00 	vldr	s15, [r5]
 800e4ac:	eef1 7a67 	vneg.f32	s15, s15
 800e4b0:	edc5 7a00 	vstr	s15, [r5]
 800e4b4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e4b6:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800e4ba:	edd5 7a00 	vldr	s15, [r5]
 800e4be:	3001      	adds	r0, #1
 800e4c0:	eef1 7a67 	vneg.f32	s15, s15
 800e4c4:	2809      	cmp	r0, #9
 800e4c6:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800e4ca:	f10c 0c09 	add.w	ip, ip, #9
 800e4ce:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800e4d2:	f10e 0e09 	add.w	lr, lr, #9
 800e4d6:	f108 0809 	add.w	r8, r8, #9
 800e4da:	f109 0909 	add.w	r9, r9, #9
 800e4de:	f10a 0a09 	add.w	sl, sl, #9
 800e4e2:	f10b 0b09 	add.w	fp, fp, #9
 800e4e6:	f106 0609 	add.w	r6, r6, #9
 800e4ea:	edc5 7a00 	vstr	s15, [r5]
 800e4ee:	f47f adf6 	bne.w	800e0de <kf_update+0x5e6>
 800e4f2:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800e4f6:	e65b      	b.n	800e1b0 <kf_update+0x6b8>
 800e4f8:	edd1 7a02 	vldr	s15, [r1, #8]
 800e4fc:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800e500:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e504:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e506:	edc1 7a02 	vstr	s15, [r1, #8]
 800e50a:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800e50e:	ed82 8a04 	vstr	s16, [r2, #16]
 800e512:	eef1 7a67 	vneg.f32	s15, s15
 800e516:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800e51a:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e51e:	edd5 7a00 	vldr	s15, [r5]
 800e522:	ed82 8a05 	vstr	s16, [r2, #20]
 800e526:	eef1 7a67 	vneg.f32	s15, s15
 800e52a:	edc5 7a00 	vstr	s15, [r5]
 800e52e:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e532:	edd5 7a00 	vldr	s15, [r5]
 800e536:	ed82 8a06 	vstr	s16, [r2, #24]
 800e53a:	eef1 7a67 	vneg.f32	s15, s15
 800e53e:	edc5 7a00 	vstr	s15, [r5]
 800e542:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e544:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e548:	edd5 7a00 	vldr	s15, [r5]
 800e54c:	ed82 8a07 	vstr	s16, [r2, #28]
 800e550:	eef1 7a67 	vneg.f32	s15, s15
 800e554:	2807      	cmp	r0, #7
 800e556:	edc5 7a00 	vstr	s15, [r5]
 800e55a:	f47f ae0e 	bne.w	800e17a <kf_update+0x682>
 800e55e:	edd1 7a07 	vldr	s15, [r1, #28]
 800e562:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e566:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800e56a:	ed83 8a00 	vstr	s16, [r3]
 800e56e:	edc1 7a07 	vstr	s15, [r1, #28]
 800e572:	2547      	movs	r5, #71	@ 0x47
 800e574:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e576:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800e57a:	edd5 7a00 	vldr	s15, [r5]
 800e57e:	eef1 7a67 	vneg.f32	s15, s15
 800e582:	3001      	adds	r0, #1
 800e584:	edc5 7a00 	vstr	s15, [r5]
 800e588:	3224      	adds	r2, #36	@ 0x24
 800e58a:	3609      	adds	r6, #9
 800e58c:	f10c 0c09 	add.w	ip, ip, #9
 800e590:	3124      	adds	r1, #36	@ 0x24
 800e592:	f10e 0e09 	add.w	lr, lr, #9
 800e596:	f108 0809 	add.w	r8, r8, #9
 800e59a:	f109 0909 	add.w	r9, r9, #9
 800e59e:	f10a 0a09 	add.w	sl, sl, #9
 800e5a2:	f10b 0b09 	add.w	fp, fp, #9
 800e5a6:	e59a      	b.n	800e0de <kf_update+0x5e6>
 800e5a8:	edd1 7a01 	vldr	s15, [r1, #4]
 800e5ac:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800e5b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e5b4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e5b6:	edc1 7a01 	vstr	s15, [r1, #4]
 800e5ba:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800e5be:	ed82 8a03 	vstr	s16, [r2, #12]
 800e5c2:	eef1 7a67 	vneg.f32	s15, s15
 800e5c6:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800e5ca:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e5ce:	edd5 7a00 	vldr	s15, [r5]
 800e5d2:	ed82 8a04 	vstr	s16, [r2, #16]
 800e5d6:	eef1 7a67 	vneg.f32	s15, s15
 800e5da:	edc5 7a00 	vstr	s15, [r5]
 800e5de:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e5e2:	edd5 7a00 	vldr	s15, [r5]
 800e5e6:	ed82 8a05 	vstr	s16, [r2, #20]
 800e5ea:	eef1 7a67 	vneg.f32	s15, s15
 800e5ee:	edc5 7a00 	vstr	s15, [r5]
 800e5f2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e5f4:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e5f8:	edd5 7a00 	vldr	s15, [r5]
 800e5fc:	ed82 8a06 	vstr	s16, [r2, #24]
 800e600:	eef1 7a67 	vneg.f32	s15, s15
 800e604:	2806      	cmp	r0, #6
 800e606:	edc5 7a00 	vstr	s15, [r5]
 800e60a:	d19a      	bne.n	800e542 <kf_update+0xa4a>
 800e60c:	edd1 7a06 	vldr	s15, [r1, #24]
 800e610:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800e614:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e618:	ed82 8a08 	vstr	s16, [r2, #32]
 800e61c:	edc1 7a06 	vstr	s15, [r1, #24]
 800e620:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800e624:	eef1 7a67 	vneg.f32	s15, s15
 800e628:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800e62c:	4635      	mov	r5, r6
 800e62e:	e7a1      	b.n	800e574 <kf_update+0xa7c>
 800e630:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e632:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e636:	edd5 7a00 	vldr	s15, [r5]
 800e63a:	ed82 8a04 	vstr	s16, [r2, #16]
 800e63e:	eef1 7a67 	vneg.f32	s15, s15
 800e642:	2804      	cmp	r0, #4
 800e644:	edc5 7a00 	vstr	s15, [r5]
 800e648:	f47f af0b 	bne.w	800e462 <kf_update+0x96a>
 800e64c:	edd1 7a04 	vldr	s15, [r1, #16]
 800e650:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800e654:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e658:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e65a:	edc1 7a04 	vstr	s15, [r1, #16]
 800e65e:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800e662:	ed82 8a06 	vstr	s16, [r2, #24]
 800e666:	eef1 7a67 	vneg.f32	s15, s15
 800e66a:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800e66e:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e672:	edd5 7a00 	vldr	s15, [r5]
 800e676:	ed82 8a07 	vstr	s16, [r2, #28]
 800e67a:	eef1 7a67 	vneg.f32	s15, s15
 800e67e:	edc5 7a00 	vstr	s15, [r5]
 800e682:	ed82 8a08 	vstr	s16, [r2, #32]
 800e686:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e68a:	edd5 7a00 	vldr	s15, [r5]
 800e68e:	eef1 7a67 	vneg.f32	s15, s15
 800e692:	edc5 7a00 	vstr	s15, [r5]
 800e696:	e70d      	b.n	800e4b4 <kf_update+0x9bc>
 800e698:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6a0:	d005      	beq.n	800e6ae <kf_update+0xbb6>
 800e6a2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6aa:	f040 80fa 	bne.w	800e8a2 <kf_update+0xdaa>
 800e6ae:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6b6:	d068      	beq.n	800e78a <kf_update+0xc92>
 800e6b8:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6c0:	f040 8117 	bne.w	800e8f2 <kf_update+0xdfa>
 800e6c4:	eeb0 aa68 	vmov.f32	s20, s17
 800e6c8:	eef0 ba68 	vmov.f32	s23, s17
 800e6cc:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6d4:	d007      	beq.n	800e6e6 <kf_update+0xbee>
 800e6d6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6de:	f040 80c8 	bne.w	800e872 <kf_update+0xd7a>
 800e6e2:	eeb0 da68 	vmov.f32	s26, s17
 800e6e6:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e6ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ee:	f43f ae5c 	beq.w	800e3aa <kf_update+0x8b2>
 800e6f2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6fa:	f040 80f7 	bne.w	800e8ec <kf_update+0xdf4>
 800e6fe:	eef0 aa68 	vmov.f32	s21, s17
 800e702:	eef0 ca68 	vmov.f32	s25, s17
 800e706:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e70a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e70e:	f43f ae66 	beq.w	800e3de <kf_update+0x8e6>
 800e712:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e71a:	f040 80cd 	bne.w	800e8b8 <kf_update+0xdc0>
 800e71e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e726:	f000 8086 	beq.w	800e836 <kf_update+0xd3e>
 800e72a:	eeb0 9a68 	vmov.f32	s18, s17
 800e72e:	eef0 9a68 	vmov.f32	s19, s17
 800e732:	eeb0 ba68 	vmov.f32	s22, s17
 800e736:	e03b      	b.n	800e7b0 <kf_update+0xcb8>
 800e738:	9b01      	ldr	r3, [sp, #4]
 800e73a:	edd3 8a00 	vldr	s17, [r3]
 800e73e:	e433      	b.n	800dfa8 <kf_update+0x4b0>
 800e740:	eef0 7a6d 	vmov.f32	s15, s27
 800e744:	f7ff bb0c 	b.w	800dd60 <kf_update+0x268>
 800e748:	00000000 	.word	0x00000000
 800e74c:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e754:	eef0 aa67 	vmov.f32	s21, s15
 800e758:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e75c:	f040 80b6 	bne.w	800e8cc <kf_update+0xdd4>
 800e760:	eef0 9a67 	vmov.f32	s19, s15
 800e764:	eeb0 ba47 	vmov.f32	s22, s14
 800e768:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e770:	d01c      	beq.n	800e7ac <kf_update+0xcb4>
 800e772:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e77a:	d051      	beq.n	800e820 <kf_update+0xd28>
 800e77c:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e748 <kf_update+0xc50>
 800e780:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e784:	eeb0 9a47 	vmov.f32	s18, s14
 800e788:	e012      	b.n	800e7b0 <kf_update+0xcb8>
 800e78a:	eef0 ba4a 	vmov.f32	s23, s20
 800e78e:	e79d      	b.n	800e6cc <kf_update+0xbd4>
 800e790:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e794:	ecbd 8b10 	vpop	{d8-d15}
 800e798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e79c:	eef0 7a6b 	vmov.f32	s15, s23
 800e7a0:	f7ff bade 	b.w	800dd60 <kf_update+0x268>
 800e7a4:	eef0 7a6d 	vmov.f32	s15, s27
 800e7a8:	f7ff bb89 	b.w	800debe <kf_update+0x3c6>
 800e7ac:	eef0 8a49 	vmov.f32	s17, s18
 800e7b0:	edd4 3a01 	vldr	s7, [r4, #4]
 800e7b4:	ed94 4a02 	vldr	s8, [r4, #8]
 800e7b8:	edd4 4a03 	vldr	s9, [r4, #12]
 800e7bc:	ed94 5a04 	vldr	s10, [r4, #16]
 800e7c0:	edd4 5a05 	vldr	s11, [r4, #20]
 800e7c4:	ed94 6a06 	vldr	s12, [r4, #24]
 800e7c8:	edd4 6a07 	vldr	s13, [r4, #28]
 800e7cc:	ed94 7a08 	vldr	s14, [r4, #32]
 800e7d0:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e7d4:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e7d8:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e7dc:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e7e0:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e7e4:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e7e8:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e7ec:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e7f0:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e7f4:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e7f8:	edc4 3a01 	vstr	s7, [r4, #4]
 800e7fc:	ed84 4a02 	vstr	s8, [r4, #8]
 800e800:	edc4 4a03 	vstr	s9, [r4, #12]
 800e804:	ed84 5a04 	vstr	s10, [r4, #16]
 800e808:	edc4 5a05 	vstr	s11, [r4, #20]
 800e80c:	ed84 6a06 	vstr	s12, [r4, #24]
 800e810:	edc4 6a07 	vstr	s13, [r4, #28]
 800e814:	ed84 7a08 	vstr	s14, [r4, #32]
 800e818:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e81c:	f7ff b9cc 	b.w	800dbb8 <kf_update+0xc0>
 800e820:	eeb0 9a68 	vmov.f32	s18, s17
 800e824:	e7c4      	b.n	800e7b0 <kf_update+0xcb8>
 800e826:	eef0 aa68 	vmov.f32	s21, s17
 800e82a:	e76c      	b.n	800e706 <kf_update+0xc0e>
 800e82c:	eeb0 9a68 	vmov.f32	s18, s17
 800e830:	eef0 9a68 	vmov.f32	s19, s17
 800e834:	e7bc      	b.n	800e7b0 <kf_update+0xcb8>
 800e836:	eeb0 ba69 	vmov.f32	s22, s19
 800e83a:	e795      	b.n	800e768 <kf_update+0xc70>
 800e83c:	eeb0 da67 	vmov.f32	s26, s15
 800e840:	eeb0 aa4c 	vmov.f32	s20, s24
 800e844:	e74f      	b.n	800e6e6 <kf_update+0xbee>
 800e846:	eeb0 aa4c 	vmov.f32	s20, s24
 800e84a:	e73f      	b.n	800e6cc <kf_update+0xbd4>
 800e84c:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e854:	f43f af3a 	beq.w	800e6cc <kf_update+0xbd4>
 800e858:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e860:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e864:	f47f ad93 	bne.w	800e38e <kf_update+0x896>
 800e868:	e7e8      	b.n	800e83c <kf_update+0xd44>
 800e86a:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e86e:	f7ff bb26 	b.w	800debe <kf_update+0x3c6>
 800e872:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e87a:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e748 <kf_update+0xc50>
 800e87e:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e882:	f43f ad8e 	beq.w	800e3a2 <kf_update+0x8aa>
 800e886:	eeb0 da67 	vmov.f32	s26, s15
 800e88a:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e892:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e896:	d126      	bne.n	800e8e6 <kf_update+0xdee>
 800e898:	eef0 aa67 	vmov.f32	s21, s15
 800e89c:	eef0 ca47 	vmov.f32	s25, s14
 800e8a0:	e731      	b.n	800e706 <kf_update+0xc0e>
 800e8a2:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8aa:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e748 <kf_update+0xc50>
 800e8ae:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e8b2:	f47f ad64 	bne.w	800e37e <kf_update+0x886>
 800e8b6:	e7c6      	b.n	800e846 <kf_update+0xd4e>
 800e8b8:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8c0:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e748 <kf_update+0xc50>
 800e8c4:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e8c8:	f43f af4a 	beq.w	800e760 <kf_update+0xc68>
 800e8cc:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e8d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8d4:	eeb0 ba47 	vmov.f32	s22, s14
 800e8d8:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e8dc:	f43f ad95 	beq.w	800e40a <kf_update+0x912>
 800e8e0:	eef0 9a67 	vmov.f32	s19, s15
 800e8e4:	e74c      	b.n	800e780 <kf_update+0xc88>
 800e8e6:	eef0 ca47 	vmov.f32	s25, s14
 800e8ea:	e56c      	b.n	800e3c6 <kf_update+0x8ce>
 800e8ec:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e748 <kf_update+0xc50>
 800e8f0:	e7cb      	b.n	800e88a <kf_update+0xd92>
 800e8f2:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e748 <kf_update+0xc50>
 800e8f6:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8fe:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e902:	eef0 ba4c 	vmov.f32	s23, s24
 800e906:	f47f ad42 	bne.w	800e38e <kf_update+0x896>
 800e90a:	e797      	b.n	800e83c <kf_update+0xd44>

0800e90c <q2hpr>:
 800e90c:	b510      	push	{r4, lr}
 800e90e:	edd0 7a00 	vldr	s15, [r0]
 800e912:	edd0 5a01 	vldr	s11, [r0, #4]
 800e916:	ed90 7a02 	vldr	s14, [r0, #8]
 800e91a:	ed90 5a03 	vldr	s10, [r0, #12]
 800e91e:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e922:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e926:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e92a:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e92e:	ed2d 8b08 	vpush	{d8-d11}
 800e932:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e936:	460c      	mov	r4, r1
 800e938:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e93c:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e940:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e944:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e948:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e94c:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e950:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e954:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e958:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e95c:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e960:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e964:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e968:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e96c:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e970:	bb6a      	cbnz	r2, 800e9ce <q2hpr+0xc2>
 800e972:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e976:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e97a:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e97e:	f005 f9f7 	bl	8013d70 <atan2f>
 800e982:	eeb0 8a40 	vmov.f32	s16, s0
 800e986:	eeb0 0a49 	vmov.f32	s0, s18
 800e98a:	f005 f9c5 	bl	8013d18 <asinf>
 800e98e:	eef0 0a4b 	vmov.f32	s1, s22
 800e992:	eef0 8a40 	vmov.f32	s17, s0
 800e996:	eeb0 0a69 	vmov.f32	s0, s19
 800e99a:	f005 f9e9 	bl	8013d70 <atan2f>
 800e99e:	eef1 8a68 	vneg.f32	s17, s17
 800e9a2:	eeb0 9a40 	vmov.f32	s18, s0
 800e9a6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9ae:	ed84 8a00 	vstr	s16, [r4]
 800e9b2:	ed84 9a02 	vstr	s18, [r4, #8]
 800e9b6:	edc4 8a01 	vstr	s17, [r4, #4]
 800e9ba:	d505      	bpl.n	800e9c8 <q2hpr+0xbc>
 800e9bc:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800ea0c <q2hpr+0x100>
 800e9c0:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e9c4:	ed84 8a00 	vstr	s16, [r4]
 800e9c8:	ecbd 8b08 	vpop	{d8-d11}
 800e9cc:	bd10      	pop	{r4, pc}
 800e9ce:	eeb0 0a69 	vmov.f32	s0, s19
 800e9d2:	f005 f9a1 	bl	8013d18 <asinf>
 800e9d6:	eef0 0a4b 	vmov.f32	s1, s22
 800e9da:	eef0 7a40 	vmov.f32	s15, s0
 800e9de:	eeb0 0a49 	vmov.f32	s0, s18
 800e9e2:	eeb0 9a67 	vmov.f32	s18, s15
 800e9e6:	f005 f9c3 	bl	8013d70 <atan2f>
 800e9ea:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e9ee:	eeb0 7a40 	vmov.f32	s14, s0
 800e9f2:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e9f6:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e9fa:	eeb1 0a40 	vneg.f32	s0, s0
 800e9fe:	eef1 8a47 	vneg.f32	s17, s14
 800ea02:	f005 f9b5 	bl	8013d70 <atan2f>
 800ea06:	eeb0 8a40 	vmov.f32	s16, s0
 800ea0a:	e7cc      	b.n	800e9a6 <q2hpr+0x9a>
 800ea0c:	40c90fdb 	.word	0x40c90fdb

0800ea10 <output_update>:
 800ea10:	edd0 7a01 	vldr	s15, [r0, #4]
 800ea14:	ed90 5a02 	vldr	s10, [r0, #8]
 800ea18:	ed90 7a00 	vldr	s14, [r0]
 800ea1c:	edd0 5a03 	vldr	s11, [r0, #12]
 800ea20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea24:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ea28:	ee67 6a85 	vmul.f32	s13, s15, s10
 800ea2c:	eea7 6a07 	vfma.f32	s12, s14, s14
 800ea30:	4615      	mov	r5, r2
 800ea32:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800ea36:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800ea3a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800ea3e:	460f      	mov	r7, r1
 800ea40:	461e      	mov	r6, r3
 800ea42:	ee27 7a05 	vmul.f32	s14, s14, s10
 800ea46:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ea4a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ea4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ea52:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800ea56:	ee36 6a06 	vadd.f32	s12, s12, s12
 800ea5a:	2a00      	cmp	r2, #0
 800ea5c:	d14b      	bne.n	800eaf6 <output_update+0xe6>
 800ea5e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800ea62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea66:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800ea6a:	eef1 6a66 	vneg.f32	s13, s13
 800ea6e:	edc3 6a00 	vstr	s13, [r3]
 800ea72:	edc3 7a01 	vstr	s15, [r3, #4]
 800ea76:	ed83 7a02 	vstr	s14, [r3, #8]
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	4604      	mov	r4, r0
 800ea7e:	f7ff ff45 	bl	800e90c <q2hpr>
 800ea82:	ed95 7a01 	vldr	s14, [r5, #4]
 800ea86:	edd5 7a02 	vldr	s15, [r5, #8]
 800ea8a:	edd5 6a00 	vldr	s13, [r5]
 800ea8e:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800eba4 <output_update+0x194>
 800ea92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800eba8 <output_update+0x198>
 800ea96:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ea9a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ea9e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800eaa2:	ed85 7a01 	vstr	s14, [r5, #4]
 800eaa6:	edc5 6a00 	vstr	s13, [r5]
 800eaaa:	edc5 7a02 	vstr	s15, [r5, #8]
 800eaae:	ed97 7a01 	vldr	s14, [r7, #4]
 800eab2:	edd6 7a00 	vldr	s15, [r6]
 800eab6:	6823      	ldr	r3, [r4, #0]
 800eab8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eabc:	edc8 7a00 	vstr	s15, [r8]
 800eac0:	ed97 7a00 	vldr	s14, [r7]
 800eac4:	edd6 7a01 	vldr	s15, [r6, #4]
 800eac8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eacc:	edc8 7a01 	vstr	s15, [r8, #4]
 800ead0:	edd6 7a02 	vldr	s15, [r6, #8]
 800ead4:	ed97 7a02 	vldr	s14, [r7, #8]
 800ead8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eadc:	edc8 7a02 	vstr	s15, [r8, #8]
 800eae0:	edd4 7a02 	vldr	s15, [r4, #8]
 800eae4:	6862      	ldr	r2, [r4, #4]
 800eae6:	6022      	str	r2, [r4, #0]
 800eae8:	eef1 7a67 	vneg.f32	s15, s15
 800eaec:	6063      	str	r3, [r4, #4]
 800eaee:	edc4 7a02 	vstr	s15, [r4, #8]
 800eaf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaf6:	2a01      	cmp	r2, #1
 800eaf8:	d015      	beq.n	800eb26 <output_update+0x116>
 800eafa:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800eba8 <output_update+0x198>
 800eafe:	edd5 6a00 	vldr	s13, [r5]
 800eb02:	ed95 7a01 	vldr	s14, [r5, #4]
 800eb06:	edd5 7a02 	vldr	s15, [r5, #8]
 800eb0a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800eb0e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800eb12:	ee67 7a86 	vmul.f32	s15, s15, s12
 800eb16:	edc5 6a00 	vstr	s13, [r5]
 800eb1a:	ed85 7a01 	vstr	s14, [r5, #4]
 800eb1e:	edc5 7a02 	vstr	s15, [r5, #8]
 800eb22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb26:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800eb2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb2e:	ee36 6a65 	vsub.f32	s12, s12, s11
 800eb32:	eef1 6a66 	vneg.f32	s13, s13
 800eb36:	edc3 7a00 	vstr	s15, [r3]
 800eb3a:	edc3 6a01 	vstr	s13, [r3, #4]
 800eb3e:	ed83 6a02 	vstr	s12, [r3, #8]
 800eb42:	4629      	mov	r1, r5
 800eb44:	f7ff fee2 	bl	800e90c <q2hpr>
 800eb48:	edd5 6a00 	vldr	s13, [r5]
 800eb4c:	ed95 7a01 	vldr	s14, [r5, #4]
 800eb50:	edd5 7a02 	vldr	s15, [r5, #8]
 800eb54:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800eba8 <output_update+0x198>
 800eb58:	ee27 7a06 	vmul.f32	s14, s14, s12
 800eb5c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800eb60:	ee66 6a86 	vmul.f32	s13, s13, s12
 800eb64:	ed85 7a01 	vstr	s14, [r5, #4]
 800eb68:	edc5 6a00 	vstr	s13, [r5]
 800eb6c:	edc5 7a02 	vstr	s15, [r5, #8]
 800eb70:	ed97 7a00 	vldr	s14, [r7]
 800eb74:	edd6 7a00 	vldr	s15, [r6]
 800eb78:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb7c:	edc8 7a00 	vstr	s15, [r8]
 800eb80:	ed97 7a01 	vldr	s14, [r7, #4]
 800eb84:	edd6 7a01 	vldr	s15, [r6, #4]
 800eb88:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb8c:	edc8 7a01 	vstr	s15, [r8, #4]
 800eb90:	edd6 7a02 	vldr	s15, [r6, #8]
 800eb94:	ed97 7a02 	vldr	s14, [r7, #8]
 800eb98:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb9c:	edc8 7a02 	vstr	s15, [r8, #8]
 800eba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba4:	c2652ee1 	.word	0xc2652ee1
 800eba8:	42652ee1 	.word	0x42652ee1

0800ebac <MFX_emptyAttitude>:
 800ebac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebb0:	ed2d 8b02 	vpush	{d8}
 800ebb4:	4fe9      	ldr	r7, [pc, #932]	@ (800ef5c <MFX_emptyAttitude+0x3b0>)
 800ebb6:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800ef60 <MFX_emptyAttitude+0x3b4>
 800ebba:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800ebbe:	f04f 0800 	mov.w	r8, #0
 800ebc2:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800ebc6:	46bc      	mov	ip, r7
 800ebc8:	e9c4 8800 	strd	r8, r8, [r4]
 800ebcc:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800ebd0:	f8c4 8008 	str.w	r8, [r4, #8]
 800ebd4:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800ebd8:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800ebdc:	4681      	mov	r9, r0
 800ebde:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800ebe2:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800ebe6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800ebea:	0c1b      	lsrs	r3, r3, #16
 800ebec:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800ebf0:	ab2b      	add	r3, sp, #172	@ 0xac
 800ebf2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ebf6:	ab2e      	add	r3, sp, #184	@ 0xb8
 800ebf8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ebfc:	ab31      	add	r3, sp, #196	@ 0xc4
 800ebfe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ec02:	ab34      	add	r3, sp, #208	@ 0xd0
 800ec04:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800ec08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ec0c:	ab37      	add	r3, sp, #220	@ 0xdc
 800ec0e:	edcd 8a08 	vstr	s17, [sp, #32]
 800ec12:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800ec16:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800ec1a:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800ec1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ec22:	ab3a      	add	r3, sp, #232	@ 0xe8
 800ec24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ec28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ec2c:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800ec30:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ec34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ec38:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ec3c:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800ec40:	f8dc 3000 	ldr.w	r3, [ip]
 800ec44:	f8ce 3000 	str.w	r3, [lr]
 800ec48:	462a      	mov	r2, r5
 800ec4a:	4641      	mov	r1, r8
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	f004 fff5 	bl	8013c3c <memset>
 800ec52:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800ec56:	462a      	mov	r2, r5
 800ec58:	4621      	mov	r1, r4
 800ec5a:	a840      	add	r0, sp, #256	@ 0x100
 800ec5c:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800ec60:	f005 f81e 	bl	8013ca0 <memcpy>
 800ec64:	462a      	mov	r2, r5
 800ec66:	4641      	mov	r1, r8
 800ec68:	4620      	mov	r0, r4
 800ec6a:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800ec6e:	f004 ffe5 	bl	8013c3c <memset>
 800ec72:	462a      	mov	r2, r5
 800ec74:	4621      	mov	r1, r4
 800ec76:	a89c      	add	r0, sp, #624	@ 0x270
 800ec78:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800ec7c:	f005 f810 	bl	8013ca0 <memcpy>
 800ec80:	462a      	mov	r2, r5
 800ec82:	4641      	mov	r1, r8
 800ec84:	4620      	mov	r0, r4
 800ec86:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800ec8a:	f004 ffd7 	bl	8013c3c <memset>
 800ec8e:	462a      	mov	r2, r5
 800ec90:	4621      	mov	r1, r4
 800ec92:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800ec94:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800ec98:	f005 f802 	bl	8013ca0 <memcpy>
 800ec9c:	462a      	mov	r2, r5
 800ec9e:	4641      	mov	r1, r8
 800eca0:	4620      	mov	r0, r4
 800eca2:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800eca6:	f004 ffc9 	bl	8013c3c <memset>
 800ecaa:	462a      	mov	r2, r5
 800ecac:	4621      	mov	r1, r4
 800ecae:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800ecb2:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800ecb6:	f004 fff3 	bl	8013ca0 <memcpy>
 800ecba:	f04f 0301 	mov.w	r3, #1
 800ecbe:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800ecc2:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800ecc6:	4ba7      	ldr	r3, [pc, #668]	@ (800ef64 <MFX_emptyAttitude+0x3b8>)
 800ecc8:	9320      	str	r3, [sp, #128]	@ 0x80
 800ecca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800eccc:	ae0c      	add	r6, sp, #48	@ 0x30
 800ecce:	46b3      	mov	fp, r6
 800ecd0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ecd2:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800ecd6:	e9c4 8800 	strd	r8, r8, [r4]
 800ecda:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800ecde:	f8c4 8010 	str.w	r8, [r4, #16]
 800ece2:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800ece6:	46a6      	mov	lr, r4
 800ece8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ecf0:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800ecf4:	682d      	ldr	r5, [r5, #0]
 800ecf6:	f8cc 5000 	str.w	r5, [ip]
 800ecfa:	af21      	add	r7, sp, #132	@ 0x84
 800ecfc:	ed8a 8a01 	vstr	s16, [sl, #4]
 800ed00:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800ed02:	ab1a      	add	r3, sp, #104	@ 0x68
 800ed04:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ed08:	abf6      	add	r3, sp, #984	@ 0x3d8
 800ed0a:	9300      	str	r3, [sp, #0]
 800ed0c:	aa3e      	add	r2, sp, #248	@ 0xf8
 800ed0e:	f8c7 8000 	str.w	r8, [r7]
 800ed12:	ab9a      	add	r3, sp, #616	@ 0x268
 800ed14:	a911      	add	r1, sp, #68	@ 0x44
 800ed16:	9403      	str	r4, [sp, #12]
 800ed18:	2001      	movs	r0, #1
 800ed1a:	f7fe fa2f 	bl	800d17c <DataHist_parameters>
 800ed1e:	4b92      	ldr	r3, [pc, #584]	@ (800ef68 <MFX_emptyAttitude+0x3bc>)
 800ed20:	f8c9 3018 	str.w	r3, [r9, #24]
 800ed24:	4b91      	ldr	r3, [pc, #580]	@ (800ef6c <MFX_emptyAttitude+0x3c0>)
 800ed26:	f8c9 301c 	str.w	r3, [r9, #28]
 800ed2a:	4b91      	ldr	r3, [pc, #580]	@ (800ef70 <MFX_emptyAttitude+0x3c4>)
 800ed2c:	f8c9 3020 	str.w	r3, [r9, #32]
 800ed30:	4b90      	ldr	r3, [pc, #576]	@ (800ef74 <MFX_emptyAttitude+0x3c8>)
 800ed32:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800ed36:	4b90      	ldr	r3, [pc, #576]	@ (800ef78 <MFX_emptyAttitude+0x3cc>)
 800ed38:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800ed3c:	4b8f      	ldr	r3, [pc, #572]	@ (800ef7c <MFX_emptyAttitude+0x3d0>)
 800ed3e:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800ed42:	4b8f      	ldr	r3, [pc, #572]	@ (800ef80 <MFX_emptyAttitude+0x3d4>)
 800ed44:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800ed48:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800ed4c:	4b8d      	ldr	r3, [pc, #564]	@ (800ef84 <MFX_emptyAttitude+0x3d8>)
 800ed4e:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800ed52:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800ed56:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800ed5a:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800ed5e:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800ed62:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800ed66:	f240 1301 	movw	r3, #257	@ 0x101
 800ed6a:	f8a9 3000 	strh.w	r3, [r9]
 800ed6e:	f8a9 3004 	strh.w	r3, [r9, #4]
 800ed72:	4b85      	ldr	r3, [pc, #532]	@ (800ef88 <MFX_emptyAttitude+0x3dc>)
 800ed74:	f8c9 300c 	str.w	r3, [r9, #12]
 800ed78:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800ed7c:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800ed80:	4b82      	ldr	r3, [pc, #520]	@ (800ef8c <MFX_emptyAttitude+0x3e0>)
 800ed82:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800ed86:	af2e      	add	r7, sp, #184	@ 0xb8
 800ed88:	2000      	movs	r0, #0
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	f8c9 3014 	str.w	r3, [r9, #20]
 800ed90:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800ed94:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800ed98:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800ed9c:	f8a9 8002 	strh.w	r8, [r9, #2]
 800eda0:	ed89 8a02 	vstr	s16, [r9, #8]
 800eda4:	ed89 8a04 	vstr	s16, [r9, #16]
 800eda8:	cf07      	ldmia	r7!, {r0, r1, r2}
 800edaa:	ae31      	add	r6, sp, #196	@ 0xc4
 800edac:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800edb0:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800edb4:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800edb8:	ce07      	ldmia	r6!, {r0, r1, r2}
 800edba:	ad34      	add	r5, sp, #208	@ 0xd0
 800edbc:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800edc0:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800edc4:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800edc8:	cd07      	ldmia	r5!, {r0, r1, r2}
 800edca:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800edce:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800edd2:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800edd6:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800edda:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800edde:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800ede2:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800ede6:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800edea:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800edee:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800edf2:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800ef90 <MFX_emptyAttitude+0x3e4>
 800edf6:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800ef94 <MFX_emptyAttitude+0x3e8>
 800edfa:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800ef98 <MFX_emptyAttitude+0x3ec>
 800edfe:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800ee02:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800ee06:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800ee0a:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800ee0e:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800ee12:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800ee16:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800ee1a:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800ee1e:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800ee22:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800ee26:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800ee2a:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800ee2e:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800ee32:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800ee36:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800ee3a:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800ee3e:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800ee42:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800ee46:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800ee4a:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800ee4e:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800ee52:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800ee56:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800ee5a:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800ee5e:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800ee62:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800ee66:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800ee6a:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800ee6e:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800ee72:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800ee76:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800ee7a:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800ee7e:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800ee82:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800ee86:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800ee8a:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800ee8e:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800ee92:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800ee96:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800ee9a:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800ee9e:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800eea2:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800eea6:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800eeaa:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800eeae:	f04f 0201 	mov.w	r2, #1
 800eeb2:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800eeb6:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800eeba:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800eebe:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800eec2:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800eec6:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800eeca:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800eece:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800eed2:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800eed6:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800eeda:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800eede:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800eee2:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800eee6:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800eeea:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800eeee:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800eef2:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800eef6:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800eefa:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800eefe:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800ef02:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800ef06:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800ef0a:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800ef0e:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800ef12:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800ef16:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800ef1a:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800ef1e:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800ef22:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800ef26:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800ef2a:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800ef2e:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800ef32:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800ef36:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800ef3a:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800ef3e:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800ef42:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800ef46:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800ef4a:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800ef4e:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800ef52:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800ef56:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800ef5a:	e01f      	b.n	800ef9c <MFX_emptyAttitude+0x3f0>
 800ef5c:	08015808 	.word	0x08015808
 800ef60:	00000000 	.word	0x00000000
 800ef64:	40a00000 	.word	0x40a00000
 800ef68:	3a9d4952 	.word	0x3a9d4952
 800ef6c:	3ac49ba6 	.word	0x3ac49ba6
 800ef70:	3b03126f 	.word	0x3b03126f
 800ef74:	3a83126f 	.word	0x3a83126f
 800ef78:	3f639581 	.word	0x3f639581
 800ef7c:	402ab021 	.word	0x402ab021
 800ef80:	3f13f7cf 	.word	0x3f13f7cf
 800ef84:	3f2ac083 	.word	0x3f2ac083
 800ef88:	01010100 	.word	0x01010100
 800ef8c:	41200000 	.word	0x41200000
 800ef90:	3f4ccccd 	.word	0x3f4ccccd
 800ef94:	3f333333 	.word	0x3f333333
 800ef98:	447a0000 	.word	0x447a0000
 800ef9c:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800efa0:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800efa4:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800efa8:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800efac:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800efb0:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800efb4:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800efb8:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800efbc:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800efc0:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800efc4:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800efc8:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800efcc:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800efd0:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800efd4:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800efd8:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800efdc:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800efe0:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800efe4:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800efe8:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800efec:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800eff0:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800eff4:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800eff8:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800effc:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800f000:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800f004:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800f008:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800f00c:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800f010:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800f014:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800f018:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800f01c:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800f020:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800f024:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800f028:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800f02c:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800f030:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800f034:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800f038:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800f03c:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800f040:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800f044:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800f048:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800f04c:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800f050:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800f054:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800f058:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800f05c:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800f060:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800f064:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800f068:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800f06c:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800f070:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800f074:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800f078:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800f07c:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800f080:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800f084:	9202      	str	r2, [sp, #8]
 800f086:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800f08a:	9201      	str	r2, [sp, #4]
 800f08c:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800f090:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800f094:	f8cd a00c 	str.w	sl, [sp, #12]
 800f098:	9200      	str	r2, [sp, #0]
 800f09a:	7820      	ldrb	r0, [r4, #0]
 800f09c:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800f0a0:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800f0a4:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800f0a8:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800f0ac:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800f0b0:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800f0b4:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800f0b8:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800f0bc:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800f0c0:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800f0c4:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800f0c8:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800f0cc:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800f0d0:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800f0d4:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800f0d8:	f7fe f850 	bl	800d17c <DataHist_parameters>
 800f0dc:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800f0e0:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800f0e4:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800f0e8:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800f0ec:	f10d 0c20 	add.w	ip, sp, #32
 800f0f0:	9304      	str	r3, [sp, #16]
 800f0f2:	9205      	str	r2, [sp, #20]
 800f0f4:	9106      	str	r1, [sp, #24]
 800f0f6:	9007      	str	r0, [sp, #28]
 800f0f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f0fc:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800f100:	9b04      	ldr	r3, [sp, #16]
 800f102:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800f106:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800f10a:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800f10e:	9906      	ldr	r1, [sp, #24]
 800f110:	9a05      	ldr	r2, [sp, #20]
 800f112:	9807      	ldr	r0, [sp, #28]
 800f114:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800f118:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800f11c:	edcb 8a00 	vstr	s17, [fp]
 800f120:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800f124:	edca 8a00 	vstr	s17, [sl]
 800f128:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800f12c:	edc3 8a00 	vstr	s17, [r3]
 800f130:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800f134:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800f138:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800f13c:	230a      	movs	r3, #10
 800f13e:	edc2 8a00 	vstr	s17, [r2]
 800f142:	edc7 8a00 	vstr	s17, [r7]
 800f146:	edc6 8a00 	vstr	s17, [r6]
 800f14a:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800f14e:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800f152:	edc5 8a00 	vstr	s17, [r5]
 800f156:	ed84 8a00 	vstr	s16, [r4]
 800f15a:	edc1 8a00 	vstr	s17, [r1]
 800f15e:	edc0 8a00 	vstr	s17, [r0]
 800f162:	edce 8a00 	vstr	s17, [lr]
 800f166:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800f16a:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800f16e:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800f172:	ecbd 8b02 	vpop	{d8}
 800f176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f17a:	bf00      	nop
 800f17c:	0000      	movs	r0, r0
	...

0800f180 <iNemoEngine_API_Update>:
 800f180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f184:	ed2d 8b10 	vpush	{d8-d15}
 800f188:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800f18c:	eeb0 8a40 	vmov.f32	s16, s0
 800f190:	4607      	mov	r7, r0
 800f192:	4688      	mov	r8, r1
 800f194:	4614      	mov	r4, r2
 800f196:	932a      	str	r3, [sp, #168]	@ 0xa8
 800f198:	2b00      	cmp	r3, #0
 800f19a:	f000 820b 	beq.w	800f5b4 <iNemoEngine_API_Update+0x434>
 800f19e:	68e0      	ldr	r0, [r4, #12]
 800f1a0:	6921      	ldr	r1, [r4, #16]
 800f1a2:	6962      	ldr	r2, [r4, #20]
 800f1a4:	abab      	add	r3, sp, #684	@ 0x2ac
 800f1a6:	c307      	stmia	r3!, {r0, r1, r2}
 800f1a8:	6820      	ldr	r0, [r4, #0]
 800f1aa:	6861      	ldr	r1, [r4, #4]
 800f1ac:	68a2      	ldr	r2, [r4, #8]
 800f1ae:	aba8      	add	r3, sp, #672	@ 0x2a0
 800f1b0:	c307      	stmia	r3!, {r0, r1, r2}
 800f1b2:	69a0      	ldr	r0, [r4, #24]
 800f1b4:	69e1      	ldr	r1, [r4, #28]
 800f1b6:	6a22      	ldr	r2, [r4, #32]
 800f1b8:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800f1bc:	abae      	add	r3, sp, #696	@ 0x2b8
 800f1be:	c307      	stmia	r3!, {r0, r1, r2}
 800f1c0:	b12c      	cbz	r4, 800f1ce <iNemoEngine_API_Update+0x4e>
 800f1c2:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800f1c6:	793b      	ldrb	r3, [r7, #4]
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	f082 834a 	bcs.w	8011862 <iNemoEngine_API_Update+0x26e2>
 800f1ce:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800f1d2:	ae3b      	add	r6, sp, #236	@ 0xec
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	4630      	mov	r0, r6
 800f1d8:	aaab      	add	r2, sp, #684	@ 0x2ac
 800f1da:	9327      	str	r3, [sp, #156]	@ 0x9c
 800f1dc:	ad41      	add	r5, sp, #260	@ 0x104
 800f1de:	f7fe f879 	bl	800d2d4 <rotVect>
 800f1e2:	aaae      	add	r2, sp, #696	@ 0x2b8
 800f1e4:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800f1e8:	a83e      	add	r0, sp, #248	@ 0xf8
 800f1ea:	f7fe f873 	bl	800d2d4 <rotVect>
 800f1ee:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800f1f0:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800f1f4:	4628      	mov	r0, r5
 800f1f6:	f7fe f86d 	bl	800d2d4 <rotVect>
 800f1fa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800f1fe:	b923      	cbnz	r3, 800f20a <iNemoEngine_API_Update+0x8a>
 800f200:	4b9d      	ldr	r3, [pc, #628]	@ (800f478 <iNemoEngine_API_Update+0x2f8>)
 800f202:	606b      	str	r3, [r5, #4]
 800f204:	60ab      	str	r3, [r5, #8]
 800f206:	2300      	movs	r3, #0
 800f208:	602b      	str	r3, [r5, #0]
 800f20a:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800f20e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800f210:	2b09      	cmp	r3, #9
 800f212:	d851      	bhi.n	800f2b8 <iNemoEngine_API_Update+0x138>
 800f214:	edd6 aa01 	vldr	s21, [r6, #4]
 800f218:	ed96 ba00 	vldr	s22, [r6]
 800f21c:	ed96 aa02 	vldr	s20, [r6, #8]
 800f220:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800f224:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800f228:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800f22c:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800f230:	ee17 0a90 	vmov	r0, s15
 800f234:	f7f1 f92c 	bl	8000490 <__aeabi_f2d>
 800f238:	ec41 0b10 	vmov	d0, r0, r1
 800f23c:	f004 fd40 	bl	8013cc0 <sqrt>
 800f240:	ec51 0b10 	vmov	r0, r1, d0
 800f244:	f7f1 fc2c 	bl	8000aa0 <__aeabi_d2f>
 800f248:	ee07 0a90 	vmov	s15, r0
 800f24c:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800f250:	ed95 9a01 	vldr	s18, [r5, #4]
 800f254:	edd5 9a00 	vldr	s19, [r5]
 800f258:	edd5 8a02 	vldr	s17, [r5, #8]
 800f25c:	ee69 7a09 	vmul.f32	s15, s18, s18
 800f260:	ee2b ba07 	vmul.f32	s22, s22, s14
 800f264:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800f268:	ee6a aa87 	vmul.f32	s21, s21, s14
 800f26c:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800f270:	ee2a aa07 	vmul.f32	s20, s20, s14
 800f274:	ee17 0a90 	vmov	r0, s15
 800f278:	ed86 ba00 	vstr	s22, [r6]
 800f27c:	edc6 aa01 	vstr	s21, [r6, #4]
 800f280:	ed86 aa02 	vstr	s20, [r6, #8]
 800f284:	f7f1 f904 	bl	8000490 <__aeabi_f2d>
 800f288:	ec41 0b10 	vmov	d0, r0, r1
 800f28c:	f004 fd18 	bl	8013cc0 <sqrt>
 800f290:	ec51 0b10 	vmov	r0, r1, d0
 800f294:	f7f1 fc04 	bl	8000aa0 <__aeabi_d2f>
 800f298:	ee07 0a10 	vmov	s14, r0
 800f29c:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800f2a0:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800f2a4:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f2a8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800f2ac:	edc5 9a00 	vstr	s19, [r5]
 800f2b0:	ed85 9a01 	vstr	s18, [r5, #4]
 800f2b4:	edc5 8a02 	vstr	s17, [r5, #8]
 800f2b8:	793b      	ldrb	r3, [r7, #4]
 800f2ba:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	f080 80f2 	bcs.w	800f4a8 <iNemoEngine_API_Update+0x328>
 800f2c4:	abd6      	add	r3, sp, #856	@ 0x358
 800f2c6:	931c      	str	r3, [sp, #112]	@ 0x70
 800f2c8:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f2cc:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f2ce:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800f2d2:	9324      	str	r3, [sp, #144]	@ 0x90
 800f2d4:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800f2d8:	9325      	str	r3, [sp, #148]	@ 0x94
 800f2da:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800f2de:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800f2e2:	9326      	str	r3, [sp, #152]	@ 0x98
 800f2e4:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f2e8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800f2ea:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800f2f2:	aaab      	add	r2, sp, #684	@ 0x2ac
 800f2f4:	4650      	mov	r0, sl
 800f2f6:	f7fd ffed 	bl	800d2d4 <rotVect>
 800f2fa:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800f2fc:	ed93 aa00 	vldr	s20, [r3]
 800f300:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	f8c8 300c 	str.w	r3, [r8, #12]
 800f308:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f8c8 3010 	str.w	r3, [r8, #16]
 800f310:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	f8c8 3014 	str.w	r3, [r8, #20]
 800f318:	ed88 aa06 	vstr	s20, [r8, #24]
 800f31c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800f320:	9301      	str	r3, [sp, #4]
 800f322:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800f326:	4651      	mov	r1, sl
 800f328:	4642      	mov	r2, r8
 800f32a:	f108 000c 	add.w	r0, r8, #12
 800f32e:	9300      	str	r3, [sp, #0]
 800f330:	f108 031c 	add.w	r3, r8, #28
 800f334:	f7ff fb6c 	bl	800ea10 <output_update>
 800f338:	edd8 9a00 	vldr	s19, [r8]
 800f33c:	ed98 9a01 	vldr	s18, [r8, #4]
 800f340:	eeb0 0a69 	vmov.f32	s0, s19
 800f344:	f004 fd62 	bl	8013e0c <sinf>
 800f348:	eeb0 8a40 	vmov.f32	s16, s0
 800f34c:	eeb0 0a69 	vmov.f32	s0, s19
 800f350:	f004 fd10 	bl	8013d74 <cosf>
 800f354:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f356:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f35a:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800f35e:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800f362:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f366:	ee20 8a07 	vmul.f32	s16, s0, s14
 800f36a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800f47c <iNemoEngine_API_Update+0x2fc>
 800f36e:	eef0 6ac9 	vabs.f32	s13, s18
 800f372:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f37a:	eea7 8a86 	vfma.f32	s16, s15, s12
 800f37e:	d573      	bpl.n	800f468 <iNemoEngine_API_Update+0x2e8>
 800f380:	eeb0 0a49 	vmov.f32	s0, s18
 800f384:	f004 fd88 	bl	8013e98 <tanf>
 800f388:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f38c:	eeb0 7a68 	vmov.f32	s14, s17
 800f390:	eea0 7a08 	vfma.f32	s14, s0, s16
 800f394:	4c3a      	ldr	r4, [pc, #232]	@ (800f480 <iNemoEngine_API_Update+0x300>)
 800f396:	eef1 7ac7 	vsqrt.f32	s15, s14
 800f39a:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800f39e:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800f484 <iNemoEngine_API_Update+0x304>
 800f3a2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800f498 <iNemoEngine_API_Update+0x318>
 800f3a6:	ed98 8a04 	vldr	s16, [r8, #16]
 800f3aa:	edd8 8a03 	vldr	s17, [r8, #12]
 800f3ae:	ed98 9a05 	vldr	s18, [r8, #20]
 800f3b2:	ed98 6a08 	vldr	s12, [r8, #32]
 800f3b6:	ed98 0a07 	vldr	s0, [r8, #28]
 800f3ba:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800f3be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f3c2:	eef4 7ae6 	vcmpe.f32	s15, s13
 800f3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3ca:	bf88      	it	hi
 800f3cc:	eef0 7a66 	vmovhi.f32	s15, s13
 800f3d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3d8:	bfb8      	it	lt
 800f3da:	eef0 7a47 	vmovlt.f32	s15, s14
 800f3de:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800f3e2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800f3e6:	bb73      	cbnz	r3, 800f446 <iNemoEngine_API_Update+0x2c6>
 800f3e8:	eef0 0a46 	vmov.f32	s1, s12
 800f3ec:	f7fe f844 	bl	800d478 <findDirection>
 800f3f0:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800f3f4:	2805      	cmp	r0, #5
 800f3f6:	f204 8186 	bhi.w	8013706 <iNemoEngine_API_Update+0x4586>
 800f3fa:	e8df f010 	tbh	[pc, r0, lsl #1]
 800f3fe:	000a      	.short	0x000a
 800f400:	0006123c 	.word	0x0006123c
 800f404:	0006126f 	.word	0x0006126f
 800f408:	000a      	.short	0x000a
 800f40a:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800f488 <iNemoEngine_API_Update+0x308>
 800f40e:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800f412:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f48c <iNemoEngine_API_Update+0x30c>
 800f416:	eef4 9ae7 	vcmpe.f32	s19, s15
 800f41a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f41e:	bfa8      	it	ge
 800f420:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800f424:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800f428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f42c:	d503      	bpl.n	800f436 <iNemoEngine_API_Update+0x2b6>
 800f42e:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800f48c <iNemoEngine_API_Update+0x30c>
 800f432:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800f436:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800f43a:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800f43e:	ecbd 8b10 	vpop	{d8-d15}
 800f442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f446:	eef0 0a40 	vmov.f32	s1, s0
 800f44a:	eeb1 1a41 	vneg.f32	s2, s2
 800f44e:	eeb0 0a46 	vmov.f32	s0, s12
 800f452:	f7fe f811 	bl	800d478 <findDirection>
 800f456:	eef0 7a68 	vmov.f32	s15, s17
 800f45a:	eeb1 9a49 	vneg.f32	s18, s18
 800f45e:	eef0 8a48 	vmov.f32	s17, s16
 800f462:	eeb0 8a67 	vmov.f32	s16, s15
 800f466:	e7c3      	b.n	800f3f0 <iNemoEngine_API_Update+0x270>
 800f468:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800f490 <iNemoEngine_API_Update+0x310>
 800f46c:	eeb0 7a68 	vmov.f32	s14, s17
 800f470:	eea8 7a27 	vfma.f32	s14, s16, s15
 800f474:	e78e      	b.n	800f394 <iNemoEngine_API_Update+0x214>
 800f476:	bf00      	nop
 800f478:	3f333333 	.word	0x3f333333
 800f47c:	3fbc430e 	.word	0x3fbc430e
 800f480:	200001a8 	.word	0x200001a8
 800f484:	40490fdb 	.word	0x40490fdb
 800f488:	43340000 	.word	0x43340000
 800f48c:	43b40000 	.word	0x43b40000
 800f490:	42c6ab07 	.word	0x42c6ab07
 800f494:	3c03126f 	.word	0x3c03126f
 800f498:	3c8efa35 	.word	0x3c8efa35
 800f49c:	3ed93dd9 	.word	0x3ed93dd9
 800f4a0:	3b656042 	.word	0x3b656042
 800f4a4:	42c80000 	.word	0x42c80000
 800f4a8:	ee07 3a90 	vmov	s15, r3
 800f4ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4b0:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800f494 <iNemoEngine_API_Update+0x314>
 800f4b4:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800f498 <iNemoEngine_API_Update+0x318>
 800f4b8:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800f49c <iNemoEngine_API_Update+0x31c>
 800f4bc:	ee67 7a88 	vmul.f32	s15, s15, s16
 800f4c0:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800f4c4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800f4c8:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800f4cc:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	f04f 0c00 	mov.w	ip, #0
 800f4d6:	ab63      	add	r3, sp, #396	@ 0x18c
 800f4d8:	edcd 7a07 	vstr	s15, [sp, #28]
 800f4dc:	eef1 7ac6 	vsqrt.f32	s15, s12
 800f4e0:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800f4a0 <iNemoEngine_API_Update+0x320>
 800f4e4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800f4e8:	edd4 6a00 	vldr	s13, [r4]
 800f4ec:	ee66 fa87 	vmul.f32	s31, s13, s14
 800f4f0:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800f4f4:	edd0 6a00 	vldr	s13, [r0]
 800f4f8:	ee26 fa87 	vmul.f32	s30, s13, s14
 800f4fc:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800f500:	edd1 6a00 	vldr	s13, [r1]
 800f504:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800f508:	6022      	str	r2, [r4, #0]
 800f50a:	6002      	str	r2, [r0, #0]
 800f50c:	600a      	str	r2, [r1, #0]
 800f50e:	797a      	ldrb	r2, [r7, #5]
 800f510:	9209      	str	r2, [sp, #36]	@ 0x24
 800f512:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f516:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f51a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f51e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f520:	edcd 6a08 	vstr	s13, [sp, #32]
 800f524:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f528:	ac60      	add	r4, sp, #384	@ 0x180
 800f52a:	2b01      	cmp	r3, #1
 800f52c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f530:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800f534:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800f538:	f002 83ff 	beq.w	8011d3a <iNemoEngine_API_Update+0x2bba>
 800f53c:	2b02      	cmp	r3, #2
 800f53e:	f002 83f3 	beq.w	8011d28 <iNemoEngine_API_Update+0x2ba8>
 800f542:	2b00      	cmp	r3, #0
 800f544:	f002 8261 	beq.w	8011a0a <iNemoEngine_API_Update+0x288a>
 800f548:	edd7 9a05 	vldr	s19, [r7, #20]
 800f54c:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800f4a4 <iNemoEngine_API_Update+0x324>
 800f550:	4a1a      	ldr	r2, [pc, #104]	@ (800f5bc <iNemoEngine_API_Update+0x43c>)
 800f552:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800f556:	ee69 9a87 	vmul.f32	s19, s19, s14
 800f55a:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800f55e:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800f562:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800f5c0 <iNemoEngine_API_Update+0x440>
 800f566:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800f5c4 <iNemoEngine_API_Update+0x444>
 800f56a:	887b      	ldrh	r3, [r7, #2]
 800f56c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f570:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800f574:	1e59      	subs	r1, r3, #1
 800f576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f57a:	2912      	cmp	r1, #18
 800f57c:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800f580:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800f584:	d824      	bhi.n	800f5d0 <iNemoEngine_API_Update+0x450>
 800f586:	3301      	adds	r3, #1
 800f588:	b299      	uxth	r1, r3
 800f58a:	2903      	cmp	r1, #3
 800f58c:	b21b      	sxth	r3, r3
 800f58e:	f202 8232 	bhi.w	80119f6 <iNemoEngine_API_Update+0x2876>
 800f592:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800f5c8 <iNemoEngine_API_Update+0x448>
 800f596:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800f59a:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800f59e:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800f5a2:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800f5a6:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f5aa:	eeb0 aa67 	vmov.f32	s20, s15
 800f5ae:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800f5b2:	e020      	b.n	800f5f6 <iNemoEngine_API_Update+0x476>
 800f5b4:	ab50      	add	r3, sp, #320	@ 0x140
 800f5b6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800f5b8:	e5f1      	b.n	800f19e <iNemoEngine_API_Update+0x1e>
 800f5ba:	bf00      	nop
 800f5bc:	3a83126f 	.word	0x3a83126f
 800f5c0:	3fb50481 	.word	0x3fb50481
 800f5c4:	3e0f5c29 	.word	0x3e0f5c29
 800f5c8:	3e4ccccd 	.word	0x3e4ccccd
 800f5cc:	358637bd 	.word	0x358637bd
 800f5d0:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800f5cc <iNemoEngine_API_Update+0x44c>
 800f5d4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800f5d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f5dc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800f5e0:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800f5ea:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800f5ee:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f5f2:	ee2a aa07 	vmul.f32	s20, s20, s14
 800f5f6:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800f5fa:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800f5fe:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800f602:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800f606:	807b      	strh	r3, [r7, #2]
 800f608:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800f60c:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800f610:	4be5      	ldr	r3, [pc, #916]	@ (800f9a8 <iNemoEngine_API_Update+0x828>)
 800f612:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800f616:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800f61a:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800f61e:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800f620:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f624:	a8d6      	add	r0, sp, #856	@ 0x358
 800f626:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800f628:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800f62a:	2100      	movs	r1, #0
 800f62c:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800f630:	4605      	mov	r5, r0
 800f632:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800f634:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800f638:	901c      	str	r0, [sp, #112]	@ 0x70
 800f63a:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800f63e:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800f642:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800f646:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800f64a:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800f64e:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800f652:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800f656:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800f65a:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800f65e:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800f662:	f004 faeb 	bl	8013c3c <memset>
 800f666:	7b79      	ldrb	r1, [r7, #13]
 800f668:	9120      	str	r1, [sp, #128]	@ 0x80
 800f66a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800f66e:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800f672:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800f676:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800f67a:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800f67e:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800f682:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800f686:	2900      	cmp	r1, #0
 800f688:	f001 8103 	beq.w	8010892 <iNemoEngine_API_Update+0x1712>
 800f68c:	ed94 8a01 	vldr	s16, [r4, #4]
 800f690:	ed94 9a00 	vldr	s18, [r4]
 800f694:	edd4 ea02 	vldr	s29, [r4, #8]
 800f698:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f69c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800f6a0:	eee9 7a09 	vfma.f32	s15, s18, s18
 800f6a4:	ee28 7a07 	vmul.f32	s14, s16, s14
 800f6a8:	eeee 7aae 	vfma.f32	s15, s29, s29
 800f6ac:	ee39 6a09 	vadd.f32	s12, s18, s18
 800f6b0:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800f6b4:	edcd 7a04 	vstr	s15, [sp, #16]
 800f6b8:	eeb1 5a65 	vneg.f32	s10, s11
 800f6bc:	eef1 7a46 	vneg.f32	s15, s12
 800f6c0:	eef1 6a47 	vneg.f32	s13, s14
 800f6c4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f6c6:	ed94 da04 	vldr	s26, [r4, #16]
 800f6ca:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800f6ce:	eef1 7a4d 	vneg.f32	s15, s26
 800f6d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f6d6:	edd4 ba05 	vldr	s23, [r4, #20]
 800f6da:	edc3 7a05 	vstr	s15, [r3, #20]
 800f6de:	eef1 7a67 	vneg.f32	s15, s15
 800f6e2:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f6e6:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f6ea:	ed94 ca03 	vldr	s24, [r4, #12]
 800f6ee:	edc3 7a04 	vstr	s15, [r3, #16]
 800f6f2:	eef1 7a67 	vneg.f32	s15, s15
 800f6f6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f6fa:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f6fe:	edc3 5a01 	vstr	s11, [r3, #4]
 800f702:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f706:	eef1 7a67 	vneg.f32	s15, s15
 800f70a:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f70e:	ed83 7a02 	vstr	s14, [r3, #8]
 800f712:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f716:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f71a:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f71e:	2230      	movs	r2, #48	@ 0x30
 800f720:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f724:	2100      	movs	r1, #0
 800f726:	a899      	add	r0, sp, #612	@ 0x264
 800f728:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f72c:	9346      	str	r3, [sp, #280]	@ 0x118
 800f72e:	f004 fa85 	bl	8013c3c <memset>
 800f732:	edd7 7a06 	vldr	s15, [r7, #24]
 800f736:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f73a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f73e:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f742:	edd7 7a07 	vldr	s15, [r7, #28]
 800f746:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f74a:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f74e:	edd7 7a08 	vldr	s15, [r7, #32]
 800f752:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f756:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	f042 8660 	bne.w	8012420 <iNemoEngine_API_Update+0x32a0>
 800f760:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f764:	932b      	str	r3, [sp, #172]	@ 0xac
 800f766:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f76a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f76c:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f770:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f772:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f776:	2b00      	cmp	r3, #0
 800f778:	f042 8470 	bne.w	801205c <iNemoEngine_API_Update+0x2edc>
 800f77c:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f780:	9305      	str	r3, [sp, #20]
 800f782:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f786:	9306      	str	r3, [sp, #24]
 800f788:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f78c:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f790:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f794:	930e      	str	r3, [sp, #56]	@ 0x38
 800f796:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f79a:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f79e:	ed93 ba00 	vldr	s22, [r3]
 800f7a2:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f7a4:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f7a8:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f7ac:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f7b0:	edd2 aa00 	vldr	s21, [r2]
 800f7b4:	edd1 9a00 	vldr	s19, [r1]
 800f7b8:	edd0 ca00 	vldr	s25, [r0]
 800f7bc:	9224      	str	r2, [sp, #144]	@ 0x90
 800f7be:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f7c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7c6:	9125      	str	r1, [sp, #148]	@ 0x94
 800f7c8:	9026      	str	r0, [sp, #152]	@ 0x98
 800f7ca:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f7ce:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f7d2:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f7d6:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f7da:	f04f 0300 	mov.w	r3, #0
 800f7de:	d142      	bne.n	800f866 <iNemoEngine_API_Update+0x6e6>
 800f7e0:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7e8:	d13d      	bne.n	800f866 <iNemoEngine_API_Update+0x6e6>
 800f7ea:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7f2:	f043 856d 	bne.w	80132d0 <iNemoEngine_API_Update+0x4150>
 800f7f6:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7fe:	f043 867f 	bne.w	8013500 <iNemoEngine_API_Update+0x4380>
 800f802:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f806:	9358      	str	r3, [sp, #352]	@ 0x160
 800f808:	9359      	str	r3, [sp, #356]	@ 0x164
 800f80a:	935a      	str	r3, [sp, #360]	@ 0x168
 800f80c:	2100      	movs	r1, #0
 800f80e:	4b67      	ldr	r3, [pc, #412]	@ (800f9ac <iNemoEngine_API_Update+0x82c>)
 800f810:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f814:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f818:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f81c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f820:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f824:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f828:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f82c:	f004 fa06 	bl	8013c3c <memset>
 800f830:	4b5f      	ldr	r3, [pc, #380]	@ (800f9b0 <iNemoEngine_API_Update+0x830>)
 800f832:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f836:	eef0 9a6c 	vmov.f32	s19, s25
 800f83a:	eef0 aa6c 	vmov.f32	s21, s25
 800f83e:	eeb0 ba6c 	vmov.f32	s22, s25
 800f842:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f846:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f84a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f84e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f852:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f856:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f85a:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f85e:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f862:	eef0 ca6d 	vmov.f32	s25, s27
 800f866:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f9b4 <iNemoEngine_API_Update+0x834>
 800f86a:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f86e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f876:	f100 87fe 	bmi.w	8010876 <iNemoEngine_API_Update+0x16f6>
 800f87a:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f87e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f882:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f886:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f88a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f88e:	eeb0 7ac6 	vabs.f32	s14, s12
 800f892:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f896:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f89a:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f89e:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f8a2:	edd4 6a00 	vldr	s13, [r4]
 800f8a6:	ed94 6a01 	vldr	s12, [r4, #4]
 800f8aa:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f8ae:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f8b2:	9b05      	ldr	r3, [sp, #20]
 800f8b4:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f8b8:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f8bc:	4628      	mov	r0, r5
 800f8be:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f8c2:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f8c6:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f9b4 <iNemoEngine_API_Update+0x834>
 800f8ca:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f8ce:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f8d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8d6:	bf54      	ite	pl
 800f8d8:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f8dc:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f9b8 <iNemoEngine_API_Update+0x838>
 800f8e0:	ed94 5a02 	vldr	s10, [r4, #8]
 800f8e4:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f8e8:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f8ec:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f8f0:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f8f4:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f8f8:	ed93 3a00 	vldr	s6, [r3]
 800f8fc:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f900:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f904:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f908:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f90c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f910:	eeb0 0a43 	vmov.f32	s0, s6
 800f914:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f918:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f91c:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f920:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f924:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f928:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f92c:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f930:	f7fd ff5c 	bl	800d7ec <dataDerivative5>
 800f934:	9b06      	ldr	r3, [sp, #24]
 800f936:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f93a:	edd3 7a00 	vldr	s15, [r3]
 800f93e:	4630      	mov	r0, r6
 800f940:	eeb0 0a67 	vmov.f32	s0, s15
 800f944:	edcd 7a03 	vstr	s15, [sp, #12]
 800f948:	f7fd ff50 	bl	800d7ec <dataDerivative5>
 800f94c:	eddb da00 	vldr	s27, [fp]
 800f950:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f954:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f956:	eeb0 0a6d 	vmov.f32	s0, s27
 800f95a:	f7fd ff47 	bl	800d7ec <dataDerivative5>
 800f95e:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f962:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f966:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f96a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f96e:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f972:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800f976:	eeb0 7ac9 	vabs.f32	s14, s18
 800f97a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f982:	d52d      	bpl.n	800f9e0 <iNemoEngine_API_Update+0x860>
 800f984:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f988:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f990:	f282 8092 	bge.w	8011ab8 <iNemoEngine_API_Update+0x2938>
 800f994:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f998:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9a0:	f303 8088 	bgt.w	8012ab4 <iNemoEngine_API_Update+0x3934>
 800f9a4:	e00c      	b.n	800f9c0 <iNemoEngine_API_Update+0x840>
 800f9a6:	bf00      	nop
 800f9a8:	3a9d4952 	.word	0x3a9d4952
 800f9ac:	bf666666 	.word	0xbf666666
 800f9b0:	40a00000 	.word	0x40a00000
 800f9b4:	3c23d70a 	.word	0x3c23d70a
 800f9b8:	3dcccccd 	.word	0x3dcccccd
 800f9bc:	4b000000 	.word	0x4b000000
 800f9c0:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f9c4:	ee17 0a90 	vmov	r0, s15
 800f9c8:	f7f0 fd62 	bl	8000490 <__aeabi_f2d>
 800f9cc:	ec41 0b10 	vmov	d0, r0, r1
 800f9d0:	f004 fb6a 	bl	80140a8 <ceil>
 800f9d4:	ec51 0b10 	vmov	r0, r1, d0
 800f9d8:	f7f1 f862 	bl	8000aa0 <__aeabi_d2f>
 800f9dc:	ee09 0a10 	vmov	s18, r0
 800f9e0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800f9e4:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f9e8:	eeb0 7ac8 	vabs.f32	s14, s16
 800f9ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f4:	d51f      	bpl.n	800fa36 <iNemoEngine_API_Update+0x8b6>
 800f9f6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f9fa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa02:	f282 802d 	bge.w	8011a60 <iNemoEngine_API_Update+0x28e0>
 800fa06:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fa0a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800fa0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa12:	f303 804b 	bgt.w	8012aac <iNemoEngine_API_Update+0x392c>
 800fa16:	ee78 7a67 	vsub.f32	s15, s16, s15
 800fa1a:	ee17 0a90 	vmov	r0, s15
 800fa1e:	f7f0 fd37 	bl	8000490 <__aeabi_f2d>
 800fa22:	ec41 0b10 	vmov	d0, r0, r1
 800fa26:	f004 fb3f 	bl	80140a8 <ceil>
 800fa2a:	ec51 0b10 	vmov	r0, r1, d0
 800fa2e:	f7f1 f837 	bl	8000aa0 <__aeabi_d2f>
 800fa32:	ee08 0a10 	vmov	s16, r0
 800fa36:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fa3a:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800fa3e:	eeb0 7aee 	vabs.f32	s14, s29
 800fa42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fa46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa4a:	d51f      	bpl.n	800fa8c <iNemoEngine_API_Update+0x90c>
 800fa4c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fa50:	eef4 eae7 	vcmpe.f32	s29, s15
 800fa54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa58:	f281 87f0 	bge.w	8011a3c <iNemoEngine_API_Update+0x28bc>
 800fa5c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fa60:	eef4 eac7 	vcmpe.f32	s29, s14
 800fa64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa68:	f303 801c 	bgt.w	8012aa4 <iNemoEngine_API_Update+0x3924>
 800fa6c:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800fa70:	ee17 0a90 	vmov	r0, s15
 800fa74:	f7f0 fd0c 	bl	8000490 <__aeabi_f2d>
 800fa78:	ec41 0b10 	vmov	d0, r0, r1
 800fa7c:	f004 fb14 	bl	80140a8 <ceil>
 800fa80:	ec51 0b10 	vmov	r0, r1, d0
 800fa84:	f7f1 f80c 	bl	8000aa0 <__aeabi_d2f>
 800fa88:	ee0e 0a90 	vmov	s29, r0
 800fa8c:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800fa90:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800fa94:	1e43      	subs	r3, r0, #1
 800fa96:	b25a      	sxtb	r2, r3
 800fa98:	2a00      	cmp	r2, #0
 800fa9a:	b2db      	uxtb	r3, r3
 800fa9c:	dd17      	ble.n	800face <iNemoEngine_API_Update+0x94e>
 800fa9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800faa2:	1e82      	subs	r2, r0, #2
 800faa4:	009b      	lsls	r3, r3, #2
 800faa6:	b2d2      	uxtb	r2, r2
 800faa8:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800faac:	4419      	add	r1, r3
 800faae:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fab2:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800fab6:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800faba:	443b      	add	r3, r7
 800fabc:	681a      	ldr	r2, [r3, #0]
 800fabe:	60da      	str	r2, [r3, #12]
 800fac0:	685a      	ldr	r2, [r3, #4]
 800fac2:	611a      	str	r2, [r3, #16]
 800fac4:	689a      	ldr	r2, [r3, #8]
 800fac6:	615a      	str	r2, [r3, #20]
 800fac8:	3b0c      	subs	r3, #12
 800faca:	428b      	cmp	r3, r1
 800facc:	d1f6      	bne.n	800fabc <iNemoEngine_API_Update+0x93c>
 800face:	ed9d 7a03 	vldr	s14, [sp, #12]
 800fad2:	ed85 9a00 	vstr	s18, [r5]
 800fad6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fada:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800fade:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800fae2:	ed83 8a00 	vstr	s16, [r3]
 800fae6:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800faea:	edc3 ea00 	vstr	s29, [r3]
 800faee:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800faf2:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800faf6:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800fafa:	3301      	adds	r3, #1
 800fafc:	b2db      	uxtb	r3, r3
 800fafe:	eeb0 7ac8 	vabs.f32	s14, s16
 800fb02:	4283      	cmp	r3, r0
 800fb04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb08:	bf28      	it	cs
 800fb0a:	4603      	movcs	r3, r0
 800fb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb10:	ee6d ea09 	vmul.f32	s29, s26, s18
 800fb14:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800fb18:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800fb1c:	d51f      	bpl.n	800fb5e <iNemoEngine_API_Update+0x9de>
 800fb1e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fb22:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fb26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb2a:	f281 8775 	bge.w	8011a18 <iNemoEngine_API_Update+0x2898>
 800fb2e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fb32:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800fb36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb3a:	f302 87af 	bgt.w	8012a9c <iNemoEngine_API_Update+0x391c>
 800fb3e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800fb42:	ee17 0a90 	vmov	r0, s15
 800fb46:	f7f0 fca3 	bl	8000490 <__aeabi_f2d>
 800fb4a:	ec41 0b10 	vmov	d0, r0, r1
 800fb4e:	f004 faab 	bl	80140a8 <ceil>
 800fb52:	ec51 0b10 	vmov	r0, r1, d0
 800fb56:	f7f0 ffa3 	bl	8000aa0 <__aeabi_d2f>
 800fb5a:	ee08 0a10 	vmov	s16, r0
 800fb5e:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fb62:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800fb66:	eeb0 7aee 	vabs.f32	s14, s29
 800fb6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb72:	d51f      	bpl.n	800fbb4 <iNemoEngine_API_Update+0xa34>
 800fb74:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fb78:	eef4 eae7 	vcmpe.f32	s29, s15
 800fb7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb80:	f282 80ae 	bge.w	8011ce0 <iNemoEngine_API_Update+0x2b60>
 800fb84:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fb88:	eef4 eac7 	vcmpe.f32	s29, s14
 800fb8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb90:	f302 8780 	bgt.w	8012a94 <iNemoEngine_API_Update+0x3914>
 800fb94:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800fb98:	ee17 0a90 	vmov	r0, s15
 800fb9c:	f7f0 fc78 	bl	8000490 <__aeabi_f2d>
 800fba0:	ec41 0b10 	vmov	d0, r0, r1
 800fba4:	f004 fa80 	bl	80140a8 <ceil>
 800fba8:	ec51 0b10 	vmov	r0, r1, d0
 800fbac:	f7f0 ff78 	bl	8000aa0 <__aeabi_d2f>
 800fbb0:	ee0e 0a90 	vmov	s29, r0
 800fbb4:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fbb8:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800fbbc:	eeb0 7ac9 	vabs.f32	s14, s18
 800fbc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbc8:	d51f      	bpl.n	800fc0a <iNemoEngine_API_Update+0xa8a>
 800fbca:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fbce:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800fbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbd6:	f282 8071 	bge.w	8011cbc <iNemoEngine_API_Update+0x2b3c>
 800fbda:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fbde:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800fbe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbe6:	f302 8751 	bgt.w	8012a8c <iNemoEngine_API_Update+0x390c>
 800fbea:	ee79 7a67 	vsub.f32	s15, s18, s15
 800fbee:	ee17 0a90 	vmov	r0, s15
 800fbf2:	f7f0 fc4d 	bl	8000490 <__aeabi_f2d>
 800fbf6:	ec41 0b10 	vmov	d0, r0, r1
 800fbfa:	f004 fa55 	bl	80140a8 <ceil>
 800fbfe:	ec51 0b10 	vmov	r0, r1, d0
 800fc02:	f7f0 ff4d 	bl	8000aa0 <__aeabi_d2f>
 800fc06:	ee09 0a10 	vmov	s18, r0
 800fc0a:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800fc0e:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800fc12:	1e43      	subs	r3, r0, #1
 800fc14:	b25a      	sxtb	r2, r3
 800fc16:	2a00      	cmp	r2, #0
 800fc18:	b2db      	uxtb	r3, r3
 800fc1a:	dd17      	ble.n	800fc4c <iNemoEngine_API_Update+0xacc>
 800fc1c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fc20:	1e82      	subs	r2, r0, #2
 800fc22:	009b      	lsls	r3, r3, #2
 800fc24:	b2d2      	uxtb	r2, r2
 800fc26:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800fc2a:	4419      	add	r1, r3
 800fc2c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fc30:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800fc34:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fc38:	443b      	add	r3, r7
 800fc3a:	681a      	ldr	r2, [r3, #0]
 800fc3c:	60da      	str	r2, [r3, #12]
 800fc3e:	685a      	ldr	r2, [r3, #4]
 800fc40:	611a      	str	r2, [r3, #16]
 800fc42:	689a      	ldr	r2, [r3, #8]
 800fc44:	615a      	str	r2, [r3, #20]
 800fc46:	3b0c      	subs	r3, #12
 800fc48:	428b      	cmp	r3, r1
 800fc4a:	d1f6      	bne.n	800fc3a <iNemoEngine_API_Update+0xaba>
 800fc4c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fc50:	ed86 8a00 	vstr	s16, [r6]
 800fc54:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800fc58:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800fc5c:	edc3 ea00 	vstr	s29, [r3]
 800fc60:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800fc64:	ed83 9a00 	vstr	s18, [r3]
 800fc68:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800fc6c:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800fc70:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fc74:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800fc78:	3301      	adds	r3, #1
 800fc7a:	b2db      	uxtb	r3, r3
 800fc7c:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800fc80:	ee27 8a08 	vmul.f32	s16, s14, s16
 800fc84:	eeb0 7ac9 	vabs.f32	s14, s18
 800fc88:	4283      	cmp	r3, r0
 800fc8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc8e:	bf28      	it	cs
 800fc90:	4603      	movcs	r3, r0
 800fc92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc96:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800fc9a:	d51f      	bpl.n	800fcdc <iNemoEngine_API_Update+0xb5c>
 800fc9c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fca0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800fca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fca8:	f282 802c 	bge.w	8011d04 <iNemoEngine_API_Update+0x2b84>
 800fcac:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fcb0:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800fcb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb8:	f302 86ca 	bgt.w	8012a50 <iNemoEngine_API_Update+0x38d0>
 800fcbc:	ee79 7a67 	vsub.f32	s15, s18, s15
 800fcc0:	ee17 0a90 	vmov	r0, s15
 800fcc4:	f7f0 fbe4 	bl	8000490 <__aeabi_f2d>
 800fcc8:	ec41 0b10 	vmov	d0, r0, r1
 800fccc:	f004 f9ec 	bl	80140a8 <ceil>
 800fcd0:	ec51 0b10 	vmov	r0, r1, d0
 800fcd4:	f7f0 fee4 	bl	8000aa0 <__aeabi_d2f>
 800fcd8:	ee09 0a10 	vmov	s18, r0
 800fcdc:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fce0:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800fce4:	eeb0 7aee 	vabs.f32	s14, s29
 800fce8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf0:	d51f      	bpl.n	800fd32 <iNemoEngine_API_Update+0xbb2>
 800fcf2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fcf6:	eef4 eae7 	vcmpe.f32	s29, s15
 800fcfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcfe:	f281 87cb 	bge.w	8011c98 <iNemoEngine_API_Update+0x2b18>
 800fd02:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fd06:	eef4 eac7 	vcmpe.f32	s29, s14
 800fd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd0e:	f302 86b9 	bgt.w	8012a84 <iNemoEngine_API_Update+0x3904>
 800fd12:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800fd16:	ee17 0a90 	vmov	r0, s15
 800fd1a:	f7f0 fbb9 	bl	8000490 <__aeabi_f2d>
 800fd1e:	ec41 0b10 	vmov	d0, r0, r1
 800fd22:	f004 f9c1 	bl	80140a8 <ceil>
 800fd26:	ec51 0b10 	vmov	r0, r1, d0
 800fd2a:	f7f0 feb9 	bl	8000aa0 <__aeabi_d2f>
 800fd2e:	ee0e 0a90 	vmov	s29, r0
 800fd32:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f9bc <iNemoEngine_API_Update+0x83c>
 800fd36:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800fd3a:	eeb0 7ac8 	vabs.f32	s14, s16
 800fd3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd46:	d51f      	bpl.n	800fd88 <iNemoEngine_API_Update+0xc08>
 800fd48:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fd4c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fd50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd54:	f281 878e 	bge.w	8011c74 <iNemoEngine_API_Update+0x2af4>
 800fd58:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800fd5c:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800fd60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd64:	f302 8678 	bgt.w	8012a58 <iNemoEngine_API_Update+0x38d8>
 800fd68:	ee78 7a67 	vsub.f32	s15, s16, s15
 800fd6c:	ee17 0a90 	vmov	r0, s15
 800fd70:	f7f0 fb8e 	bl	8000490 <__aeabi_f2d>
 800fd74:	ec41 0b10 	vmov	d0, r0, r1
 800fd78:	f004 f996 	bl	80140a8 <ceil>
 800fd7c:	ec51 0b10 	vmov	r0, r1, d0
 800fd80:	f7f0 fe8e 	bl	8000aa0 <__aeabi_d2f>
 800fd84:	ee08 0a10 	vmov	s16, r0
 800fd88:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800fd8c:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800fd90:	1e43      	subs	r3, r0, #1
 800fd92:	b25a      	sxtb	r2, r3
 800fd94:	2a00      	cmp	r2, #0
 800fd96:	b2db      	uxtb	r3, r3
 800fd98:	dd17      	ble.n	800fdca <iNemoEngine_API_Update+0xc4a>
 800fd9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fd9e:	1e82      	subs	r2, r0, #2
 800fda0:	009b      	lsls	r3, r3, #2
 800fda2:	b2d2      	uxtb	r2, r2
 800fda4:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800fda8:	4419      	add	r1, r3
 800fdaa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fdae:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800fdb2:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fdb6:	443b      	add	r3, r7
 800fdb8:	681a      	ldr	r2, [r3, #0]
 800fdba:	60da      	str	r2, [r3, #12]
 800fdbc:	685a      	ldr	r2, [r3, #4]
 800fdbe:	611a      	str	r2, [r3, #16]
 800fdc0:	689a      	ldr	r2, [r3, #8]
 800fdc2:	615a      	str	r2, [r3, #20]
 800fdc4:	3b0c      	subs	r3, #12
 800fdc6:	428b      	cmp	r3, r1
 800fdc8:	d1f6      	bne.n	800fdb8 <iNemoEngine_API_Update+0xc38>
 800fdca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdcc:	ed83 9a00 	vstr	s18, [r3]
 800fdd0:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800fdd4:	edc3 ea00 	vstr	s29, [r3]
 800fdd8:	9336      	str	r3, [sp, #216]	@ 0xd8
 800fdda:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800fdde:	ed83 8a00 	vstr	s16, [r3]
 800fde2:	9337      	str	r3, [sp, #220]	@ 0xdc
 800fde4:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800fde8:	3301      	adds	r3, #1
 800fdea:	b2db      	uxtb	r3, r3
 800fdec:	4283      	cmp	r3, r0
 800fdee:	bf28      	it	cs
 800fdf0:	4603      	movcs	r3, r0
 800fdf2:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800fdf6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fdf8:	a947      	add	r1, sp, #284	@ 0x11c
 800fdfa:	a84a      	add	r0, sp, #296	@ 0x128
 800fdfc:	f7fd fddc 	bl	800d9b8 <getRotationMatrix>
 800fe00:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800fe04:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800fe08:	9331      	str	r3, [sp, #196]	@ 0xc4
 800fe0a:	461e      	mov	r6, r3
 800fe0c:	46d4      	mov	ip, sl
 800fe0e:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800fe12:	6830      	ldr	r0, [r6, #0]
 800fe14:	6871      	ldr	r1, [r6, #4]
 800fe16:	68b2      	ldr	r2, [r6, #8]
 800fe18:	68f3      	ldr	r3, [r6, #12]
 800fe1a:	4664      	mov	r4, ip
 800fe1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fe1e:	3610      	adds	r6, #16
 800fe20:	42ae      	cmp	r6, r5
 800fe22:	46a4      	mov	ip, r4
 800fe24:	d1f5      	bne.n	800fe12 <iNemoEngine_API_Update+0xc92>
 800fe26:	6830      	ldr	r0, [r6, #0]
 800fe28:	6020      	str	r0, [r4, #0]
 800fe2a:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800fe2e:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800fe32:	eeb0 7ac7 	vabs.f32	s14, s14
 800fe36:	eef0 7ae7 	vabs.f32	s15, s15
 800fe3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fe3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe42:	f140 850a 	bpl.w	801085a <iNemoEngine_API_Update+0x16da>
 800fe46:	2004      	movs	r0, #4
 800fe48:	2400      	movs	r4, #0
 800fe4a:	2107      	movs	r1, #7
 800fe4c:	f04f 0c06 	mov.w	ip, #6
 800fe50:	2203      	movs	r2, #3
 800fe52:	4603      	mov	r3, r0
 800fe54:	9403      	str	r4, [sp, #12]
 800fe56:	f04f 0e01 	mov.w	lr, #1
 800fe5a:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800fe5e:	eeb0 7ac7 	vabs.f32	s14, s14
 800fe62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fe66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe6a:	f300 84e4 	bgt.w	8010836 <iNemoEngine_API_Update+0x16b6>
 800fe6e:	2505      	movs	r5, #5
 800fe70:	9504      	str	r5, [sp, #16]
 800fe72:	f04f 0b08 	mov.w	fp, #8
 800fe76:	2502      	movs	r5, #2
 800fe78:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800fe7a:	4434      	add	r4, r6
 800fe7c:	4433      	add	r3, r6
 800fe7e:	edd4 6a00 	vldr	s13, [r4]
 800fe82:	ed93 7a00 	vldr	s14, [r3]
 800fe86:	9b03      	ldr	r3, [sp, #12]
 800fe88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe8c:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fe90:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800fe94:	00ab      	lsls	r3, r5, #2
 800fe96:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800fe9a:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800fe9e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800fea2:	edc6 7a00 	vstr	s15, [r6]
 800fea6:	ed95 7a00 	vldr	s14, [r5]
 800feaa:	edd4 6a00 	vldr	s13, [r4]
 800feae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800feb2:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800feb6:	edc4 7a00 	vstr	s15, [r4]
 800feba:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800febe:	edd6 6a00 	vldr	s13, [r6]
 800fec2:	ed94 6a00 	vldr	s12, [r4]
 800fec6:	ed95 7a00 	vldr	s14, [r5]
 800feca:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800fece:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800fed2:	ed85 7a00 	vstr	s14, [r5]
 800fed6:	ed94 7a00 	vldr	s14, [r4]
 800feda:	9c04      	ldr	r4, [sp, #16]
 800fedc:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800fee0:	ed90 6a00 	vldr	s12, [r0]
 800fee4:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800fee8:	00a4      	lsls	r4, r4, #2
 800feea:	ed80 6a00 	vstr	s12, [r0]
 800feee:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800fef2:	0089      	lsls	r1, r1, #2
 800fef4:	9104      	str	r1, [sp, #16]
 800fef6:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800fefa:	edd0 5a00 	vldr	s11, [r0]
 800fefe:	ed91 7a00 	vldr	s14, [r1]
 800ff02:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800ff06:	eef0 5ac6 	vabs.f32	s11, s12
 800ff0a:	ed81 7a00 	vstr	s14, [r1]
 800ff0e:	edd0 6a00 	vldr	s13, [r0]
 800ff12:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800ff16:	ed90 7a00 	vldr	s14, [r0]
 800ff1a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800ff1e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800ff22:	ed80 7a00 	vstr	s14, [r0]
 800ff26:	edd5 6a00 	vldr	s13, [r5]
 800ff2a:	9803      	ldr	r0, [sp, #12]
 800ff2c:	eef0 7ae6 	vabs.f32	s15, s13
 800ff30:	eef4 5ae7 	vcmpe.f32	s11, s15
 800ff34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff38:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800ff3c:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800ff40:	f300 8465 	bgt.w	801080e <iNemoEngine_API_Update+0x168e>
 800ff44:	edd1 5a00 	vldr	s11, [r1]
 800ff48:	eef0 7a47 	vmov.f32	s15, s14
 800ff4c:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800ff50:	eb0a 020b 	add.w	r2, sl, fp
 800ff54:	4454      	add	r4, sl
 800ff56:	4455      	add	r5, sl
 800ff58:	a978      	add	r1, sp, #480	@ 0x1e0
 800ff5a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800ff5e:	eee4 7a65 	vfms.f32	s15, s8, s11
 800ff62:	ed84 4a00 	vstr	s8, [r4]
 800ff66:	edc2 7a00 	vstr	s15, [r2]
 800ff6a:	4632      	mov	r2, r6
 800ff6c:	4452      	add	r2, sl
 800ff6e:	edd2 1a00 	vldr	s3, [r2]
 800ff72:	9a04      	ldr	r2, [sp, #16]
 800ff74:	ed95 7a00 	vldr	s14, [r5]
 800ff78:	4452      	add	r2, sl
 800ff7a:	ed92 2a00 	vldr	s4, [r2]
 800ff7e:	eb0a 0209 	add.w	r2, sl, r9
 800ff82:	ed92 3a00 	vldr	s6, [r2]
 800ff86:	eb0a 0200 	add.w	r2, sl, r0
 800ff8a:	ed92 0a00 	vldr	s0, [r2]
 800ff8e:	eb0a 0203 	add.w	r2, sl, r3
 800ff92:	edd2 0a00 	vldr	s1, [r2]
 800ff96:	aa72      	add	r2, sp, #456	@ 0x1c8
 800ff98:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800ff9c:	4472      	add	r2, lr
 800ff9e:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800ffa2:	ed92 7a00 	vldr	s14, [r2]
 800ffa6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800ffa8:	4402      	add	r2, r0
 800ffaa:	edd2 7a00 	vldr	s15, [r2]
 800ffae:	aa72      	add	r2, sp, #456	@ 0x1c8
 800ffb0:	441a      	add	r2, r3
 800ffb2:	edd2 5a00 	vldr	s11, [r2]
 800ffb6:	eee0 7a47 	vfms.f32	s15, s0, s14
 800ffba:	aa75      	add	r2, sp, #468	@ 0x1d4
 800ffbc:	4472      	add	r2, lr
 800ffbe:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800ffc2:	edd2 4a00 	vldr	s9, [r2]
 800ffc6:	eee4 5a67 	vfms.f32	s11, s8, s15
 800ffca:	aa75      	add	r2, sp, #468	@ 0x1d4
 800ffcc:	4402      	add	r2, r0
 800ffce:	ed92 6a00 	vldr	s12, [r2]
 800ffd2:	ee61 5a25 	vmul.f32	s11, s2, s11
 800ffd6:	aa75      	add	r2, sp, #468	@ 0x1d4
 800ffd8:	eea2 7a65 	vfms.f32	s14, s4, s11
 800ffdc:	441a      	add	r2, r3
 800ffde:	440b      	add	r3, r1
 800ffe0:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800ffe4:	4408      	add	r0, r1
 800ffe6:	eef0 6a47 	vmov.f32	s13, s14
 800ffea:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800ffee:	eea0 6a64 	vfms.f32	s12, s0, s9
 800fff2:	eee3 6a47 	vfms.f32	s13, s6, s14
 800fff6:	edd3 7a00 	vldr	s15, [r3]
 800fffa:	ed90 5a00 	vldr	s10, [r0]
 800fffe:	eeb0 8a66 	vmov.f32	s16, s13
 8010002:	edd2 6a00 	vldr	s13, [r2]
 8010006:	eee0 6ae4 	vfms.f32	s13, s1, s9
 801000a:	460b      	mov	r3, r1
 801000c:	4473      	add	r3, lr
 801000e:	44d6      	add	lr, sl
 8010010:	eee4 6a46 	vfms.f32	s13, s8, s12
 8010014:	ee61 6a26 	vmul.f32	s13, s2, s13
 8010018:	eea1 6ae6 	vfms.f32	s12, s3, s13
 801001c:	eee2 4a66 	vfms.f32	s9, s4, s13
 8010020:	ee22 6a86 	vmul.f32	s12, s5, s12
 8010024:	eee3 4a46 	vfms.f32	s9, s6, s12
 8010028:	eeb0 9a64 	vmov.f32	s18, s9
 801002c:	edd3 4a00 	vldr	s9, [r3]
 8010030:	eea4 5ac0 	vfms.f32	s10, s9, s0
 8010034:	eee4 7ae0 	vfms.f32	s15, s9, s1
 8010038:	eee4 7a45 	vfms.f32	s15, s8, s10
 801003c:	ee67 7a81 	vmul.f32	s15, s15, s2
 8010040:	eea7 5ae1 	vfms.f32	s10, s15, s3
 8010044:	eee7 4ac2 	vfms.f32	s9, s15, s4
 8010048:	ee22 4a85 	vmul.f32	s8, s5, s10
 801004c:	eeb0 5a64 	vmov.f32	s10, s9
 8010050:	eea4 5a43 	vfms.f32	s10, s8, s6
 8010054:	ed9e 3a00 	vldr	s6, [lr]
 8010058:	eec3 4a83 	vdiv.f32	s9, s7, s6
 801005c:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 8010060:	ee64 2a88 	vmul.f32	s5, s9, s16
 8010064:	ee24 3a89 	vmul.f32	s6, s9, s18
 8010068:	ee64 4a85 	vmul.f32	s9, s9, s10
 801006c:	ee37 5a86 	vadd.f32	s10, s15, s12
 8010070:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8010074:	ee32 5ac5 	vsub.f32	s10, s5, s10
 8010078:	eeb4 5ac2 	vcmpe.f32	s10, s4
 801007c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010080:	bfc8      	it	gt
 8010082:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 8010086:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801008a:	bfcc      	ite	gt
 801008c:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 8010090:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 80103fc <iNemoEngine_API_Update+0x127c>
 8010094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010098:	f101 83df 	bmi.w	801185a <iNemoEngine_API_Update+0x26da>
 801009c:	bfd8      	it	le
 801009e:	ee25 5a26 	vmulle.f32	s10, s10, s13
 80100a2:	ee76 6a67 	vsub.f32	s13, s12, s15
 80100a6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80100aa:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80100ae:	ee25 5a04 	vmul.f32	s10, s10, s8
 80100b2:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 80100b6:	eef4 6ac4 	vcmpe.f32	s13, s8
 80100ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100be:	bf88      	it	hi
 80100c0:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 80100c4:	ee74 4ae5 	vsub.f32	s9, s9, s11
 80100c8:	bf88      	it	hi
 80100ca:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 80100ce:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 80100d2:	bf8c      	ite	hi
 80100d4:	eef1 6ac4 	vsqrthi.f32	s13, s8
 80100d8:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 80103fc <iNemoEngine_API_Update+0x127c>
 80100dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100e0:	f101 83b7 	bmi.w	8011852 <iNemoEngine_API_Update+0x26d2>
 80100e4:	bfd8      	it	le
 80100e6:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 80100ea:	ee72 2a86 	vadd.f32	s5, s5, s12
 80100ee:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80100f2:	ee77 7ae2 	vsub.f32	s15, s15, s5
 80100f6:	ee26 6a86 	vmul.f32	s12, s13, s12
 80100fa:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 80100fe:	eef4 7ae6 	vcmpe.f32	s15, s13
 8010102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010106:	bf88      	it	hi
 8010108:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 801010c:	ee37 7a43 	vsub.f32	s14, s14, s6
 8010110:	bf88      	it	hi
 8010112:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 8010116:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801011a:	bf8c      	ite	hi
 801011c:	eef1 7ae6 	vsqrthi.f32	s15, s13
 8010120:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 80103fc <iNemoEngine_API_Update+0x127c>
 8010124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010128:	f100 83d1 	bmi.w	80108ce <iNemoEngine_API_Update+0x174e>
 801012c:	bfd8      	it	le
 801012e:	ee67 7a87 	vmulle.f32	s15, s15, s14
 8010132:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 8010136:	1e53      	subs	r3, r2, #1
 8010138:	b259      	sxtb	r1, r3
 801013a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801013e:	2900      	cmp	r1, #0
 8010140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010144:	b2db      	uxtb	r3, r3
 8010146:	dd1c      	ble.n	8010182 <iNemoEngine_API_Update+0x1002>
 8010148:	3a02      	subs	r2, #2
 801014a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801014e:	b2d2      	uxtb	r2, r2
 8010150:	f1a7 010c 	sub.w	r1, r7, #12
 8010154:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8010158:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 801015c:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 8010160:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010164:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010168:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 801016c:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 8010170:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 8010174:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 8010178:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 801017c:	3b0c      	subs	r3, #12
 801017e:	428b      	cmp	r3, r1
 8010180:	d1f0      	bne.n	8010164 <iNemoEngine_API_Update+0xfe4>
 8010182:	ed9d 7a07 	vldr	s14, [sp, #28]
 8010186:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801018a:	ee86 7a87 	vdiv.f32	s14, s13, s14
 801018e:	ab47      	add	r3, sp, #284	@ 0x11c
 8010190:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 8010194:	4699      	mov	r9, r3
 8010196:	f1c2 0601 	rsb	r6, r2, #1
 801019a:	9333      	str	r3, [sp, #204]	@ 0xcc
 801019c:	2300      	movs	r3, #0
 801019e:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 80101a2:	ad7b      	add	r5, sp, #492	@ 0x1ec
 80101a4:	46c8      	mov	r8, r9
 80101a6:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 80101aa:	46b9      	mov	r9, r7
 80101ac:	ee25 5a07 	vmul.f32	s10, s10, s14
 80101b0:	ee66 6a07 	vmul.f32	s13, s12, s14
 80101b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101b8:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 80101bc:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 80101c0:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 80101c4:	4637      	mov	r7, r6
 80101c6:	461e      	mov	r6, r3
 80101c8:	3601      	adds	r6, #1
 80101ca:	4651      	mov	r1, sl
 80101cc:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 80101d0:	464a      	mov	r2, r9
 80101d2:	18f8      	adds	r0, r7, r3
 80101d4:	f803 0f01 	strb.w	r0, [r3, #1]!
 80101d8:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 80101dc:	f841 0b04 	str.w	r0, [r1], #4
 80101e0:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 80101e4:	4298      	cmp	r0, r3
 80101e6:	f102 020c 	add.w	r2, r2, #12
 80101ea:	d1f2      	bne.n	80101d2 <iNemoEngine_API_Update+0x1052>
 80101ec:	ed9a 7a00 	vldr	s14, [sl]
 80101f0:	edda 7a01 	vldr	s15, [sl, #4]
 80101f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80101f8:	ed9a 7a02 	vldr	s14, [sl, #8]
 80101fc:	edda 7a03 	vldr	s15, [sl, #12]
 8010200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010204:	bf88      	it	hi
 8010206:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 801020a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801020e:	ed9a 7a04 	vldr	s14, [sl, #16]
 8010212:	edda 7a05 	vldr	s15, [sl, #20]
 8010216:	bf88      	it	hi
 8010218:	802b      	strhhi	r3, [r5, #0]
 801021a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801021e:	bf88      	it	hi
 8010220:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 8010224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010228:	ed9a 7a06 	vldr	s14, [sl, #24]
 801022c:	edda 7a07 	vldr	s15, [sl, #28]
 8010230:	bf88      	it	hi
 8010232:	806b      	strhhi	r3, [r5, #2]
 8010234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010238:	bf88      	it	hi
 801023a:	f240 5306 	movwhi	r3, #1286	@ 0x506
 801023e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010242:	ed9a 7a08 	vldr	s14, [sl, #32]
 8010246:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 801024a:	bf88      	it	hi
 801024c:	80ab      	strhhi	r3, [r5, #4]
 801024e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010252:	bf88      	it	hi
 8010254:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 8010258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801025c:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 8010260:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 8010264:	bf88      	it	hi
 8010266:	80eb      	strhhi	r3, [r5, #6]
 8010268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801026c:	bf88      	it	hi
 801026e:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 8010272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010276:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 801027a:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 801027e:	bf88      	it	hi
 8010280:	812b      	strhhi	r3, [r5, #8]
 8010282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010286:	bf88      	it	hi
 8010288:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 801028c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010290:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 8010294:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 8010298:	bf88      	it	hi
 801029a:	816b      	strhhi	r3, [r5, #10]
 801029c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102a0:	bf88      	it	hi
 80102a2:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 80102a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80102aa:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 80102ae:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 80102b2:	bf88      	it	hi
 80102b4:	81ab      	strhhi	r3, [r5, #12]
 80102b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ba:	bf88      	it	hi
 80102bc:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 80102c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80102c4:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 80102c8:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 80102cc:	bf88      	it	hi
 80102ce:	81eb      	strhhi	r3, [r5, #14]
 80102d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102d4:	bf88      	it	hi
 80102d6:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 80102da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80102de:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 80102e2:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 80102e6:	bf88      	it	hi
 80102e8:	822b      	strhhi	r3, [r5, #16]
 80102ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ee:	bf88      	it	hi
 80102f0:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 80102f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80102f8:	bf88      	it	hi
 80102fa:	826b      	strhhi	r3, [r5, #18]
 80102fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010300:	bf84      	itt	hi
 8010302:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 8010306:	82ab      	strhhi	r3, [r5, #20]
 8010308:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 801030c:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 8010310:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010314:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 8010318:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 801031c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010320:	bf88      	it	hi
 8010322:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 8010326:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801032a:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 801032e:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 8010332:	bf88      	it	hi
 8010334:	82eb      	strhhi	r3, [r5, #22]
 8010336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801033a:	bf88      	it	hi
 801033c:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 8010340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010344:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 8010348:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 801034c:	bf88      	it	hi
 801034e:	832b      	strhhi	r3, [r5, #24]
 8010350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010354:	bf88      	it	hi
 8010356:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 801035a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801035e:	bf88      	it	hi
 8010360:	836b      	strhhi	r3, [r5, #26]
 8010362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010366:	bf88      	it	hi
 8010368:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 801036c:	f04f 0101 	mov.w	r1, #1
 8010370:	bf88      	it	hi
 8010372:	83ab      	strhhi	r3, [r5, #28]
 8010374:	221e      	movs	r2, #30
 8010376:	4658      	mov	r0, fp
 8010378:	f003 fc60 	bl	8013c3c <memset>
 801037c:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 8010380:	2404      	movs	r4, #4
 8010382:	2102      	movs	r1, #2
 8010384:	9618      	str	r6, [sp, #96]	@ 0x60
 8010386:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 801038a:	460a      	mov	r2, r1
 801038c:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010390:	0049      	lsls	r1, r1, #1
 8010392:	1c53      	adds	r3, r2, #1
 8010394:	9303      	str	r3, [sp, #12]
 8010396:	f04f 0801 	mov.w	r8, #1
 801039a:	9105      	str	r1, [sp, #20]
 801039c:	9b05      	ldr	r3, [sp, #20]
 801039e:	9a03      	ldr	r2, [sp, #12]
 80103a0:	46c1      	mov	r9, r8
 80103a2:	4498      	add	r8, r3
 80103a4:	f1b8 0f1f 	cmp.w	r8, #31
 80103a8:	bfa8      	it	ge
 80103aa:	f04f 081f 	movge.w	r8, #31
 80103ae:	eba8 0309 	sub.w	r3, r8, r9
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	f102 3cff 	add.w	ip, r2, #4294967295
 80103b8:	dd34      	ble.n	8010424 <iNemoEngine_API_Update+0x12a4>
 80103ba:	464f      	mov	r7, r9
 80103bc:	f8cd 9010 	str.w	r9, [sp, #16]
 80103c0:	2400      	movs	r4, #0
 80103c2:	4699      	mov	r9, r3
 80103c4:	1e79      	subs	r1, r7, #1
 80103c6:	f915 200c 	ldrsb.w	r2, [r5, ip]
 80103ca:	566b      	ldrsb	r3, [r5, r1]
 80103cc:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 80103d0:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 80103d4:	ed16 7a01 	vldr	s14, [r6, #-4]
 80103d8:	ed50 7a01 	vldr	s15, [r0, #-4]
 80103dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80103e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e4:	f10c 0002 	add.w	r0, ip, #2
 80103e8:	f10c 0601 	add.w	r6, ip, #1
 80103ec:	f240 81d0 	bls.w	8010790 <iNemoEngine_API_Update+0x1610>
 80103f0:	4580      	cmp	r8, r0
 80103f2:	f80b 2004 	strb.w	r2, [fp, r4]
 80103f6:	f000 81ba 	beq.w	801076e <iNemoEngine_API_Update+0x15ee>
 80103fa:	e005      	b.n	8010408 <iNemoEngine_API_Update+0x1288>
 80103fc:	00000000 	.word	0x00000000
 8010400:	3f333333 	.word	0x3f333333
 8010404:	3f4ccccd 	.word	0x3f4ccccd
 8010408:	46b4      	mov	ip, r6
 801040a:	3401      	adds	r4, #1
 801040c:	45a1      	cmp	r9, r4
 801040e:	dcd9      	bgt.n	80103c4 <iNemoEngine_API_Update+0x1244>
 8010410:	464b      	mov	r3, r9
 8010412:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8010416:	f109 30ff 	add.w	r0, r9, #4294967295
 801041a:	461a      	mov	r2, r3
 801041c:	4428      	add	r0, r5
 801041e:	4659      	mov	r1, fp
 8010420:	f003 fc3e 	bl	8013ca0 <memcpy>
 8010424:	9b07      	ldr	r3, [sp, #28]
 8010426:	4443      	add	r3, r8
 8010428:	2b1e      	cmp	r3, #30
 801042a:	9303      	str	r3, [sp, #12]
 801042c:	ddb6      	ble.n	801039c <iNemoEngine_API_Update+0x121c>
 801042e:	9c08      	ldr	r4, [sp, #32]
 8010430:	9905      	ldr	r1, [sp, #20]
 8010432:	3c01      	subs	r4, #1
 8010434:	d1a9      	bne.n	801038a <iNemoEngine_API_Update+0x120a>
 8010436:	f995 300e 	ldrsb.w	r3, [r5, #14]
 801043a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801043c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8010440:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8010444:	ed53 7a01 	vldr	s15, [r3, #-4]
 8010448:	f995 300f 	ldrsb.w	r3, [r5, #15]
 801044c:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8010450:	ed13 7a01 	vldr	s14, [r3, #-4]
 8010454:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801045c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010460:	bf4c      	ite	mi
 8010462:	2201      	movmi	r2, #1
 8010464:	2200      	movpl	r2, #0
 8010466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801046a:	bf4c      	ite	mi
 801046c:	2301      	movmi	r3, #1
 801046e:	2300      	movpl	r3, #0
 8010470:	429a      	cmp	r2, r3
 8010472:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 8010476:	f000 81a9 	beq.w	80107cc <iNemoEngine_API_Update+0x164c>
 801047a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801047e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010482:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010486:	2e03      	cmp	r6, #3
 8010488:	ece8 7a01 	vstmia	r8!, {s15}
 801048c:	f109 0904 	add.w	r9, r9, #4
 8010490:	f47f ae9a 	bne.w	80101c8 <iNemoEngine_API_Update+0x1048>
 8010494:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 8010498:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 801049c:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 80104a0:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 80104a4:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 80104a8:	9605      	str	r6, [sp, #20]
 80104aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80104ae:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 80104b2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80104b6:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 80104ba:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 80104be:	eeb0 7a67 	vmov.f32	s14, s15
 80104c2:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 80104c6:	eea7 7aa7 	vfma.f32	s14, s15, s15
 80104ca:	46a1      	mov	r9, r4
 80104cc:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 80104d0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80104d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80104d8:	ee65 5a27 	vmul.f32	s11, s10, s15
 80104dc:	eec6 4a86 	vdiv.f32	s9, s13, s12
 80104e0:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 80104e4:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 80104e8:	ee85 6a86 	vdiv.f32	s12, s11, s12
 80104ec:	ee63 7aa7 	vmul.f32	s15, s7, s15
 80104f0:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 80104f4:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 80104f8:	eef1 6ac7 	vsqrt.f32	s13, s14
 80104fc:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 8010500:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 8010400 <iNemoEngine_API_Update+0x1280>
 8010504:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 8010508:	ee63 7aa7 	vmul.f32	s15, s7, s15
 801050c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8010510:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010514:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010518:	eeb0 5a67 	vmov.f32	s10, s15
 801051c:	edcd 7a03 	vstr	s15, [sp, #12]
 8010520:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 8010404 <iNemoEngine_API_Update+0x1284>
 8010524:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 8010528:	ee65 7a27 	vmul.f32	s15, s10, s15
 801052c:	2b00      	cmp	r3, #0
 801052e:	f040 8160 	bne.w	80107f2 <iNemoEngine_API_Update+0x1672>
 8010532:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8010534:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010536:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8010538:	62a3      	str	r3, [r4, #40]	@ 0x28
 801053a:	6a23      	ldr	r3, [r4, #32]
 801053c:	6263      	str	r3, [r4, #36]	@ 0x24
 801053e:	69e3      	ldr	r3, [r4, #28]
 8010540:	6223      	str	r3, [r4, #32]
 8010542:	edc4 7a07 	vstr	s15, [r4, #28]
 8010546:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 801054a:	ed93 8a00 	vldr	s16, [r3]
 801054e:	ed97 0a02 	vldr	s0, [r7, #8]
 8010552:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 8010556:	edd3 7a00 	vldr	s15, [r3]
 801055a:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 801055e:	edd3 5a00 	vldr	s11, [r3]
 8010562:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 8010566:	ee28 8a27 	vmul.f32	s16, s16, s15
 801056a:	edd3 7a00 	vldr	s15, [r3]
 801056e:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 8010572:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010576:	edd3 5a00 	vldr	s11, [r3]
 801057a:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 801057e:	edd3 7a00 	vldr	s15, [r3]
 8010582:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 8010586:	eea5 8aa7 	vfma.f32	s16, s11, s15
 801058a:	edd3 5a00 	vldr	s11, [r3]
 801058e:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 8010592:	edd3 7a00 	vldr	s15, [r3]
 8010596:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 801059a:	eea5 8aa7 	vfma.f32	s16, s11, s15
 801059e:	edd3 5a00 	vldr	s11, [r3]
 80105a2:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 80105a6:	edd3 7a00 	vldr	s15, [r3]
 80105aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80105ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b2:	eea5 8aa7 	vfma.f32	s16, s11, s15
 80105b6:	f340 818d 	ble.w	80108d4 <iNemoEngine_API_Update+0x1754>
 80105ba:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 80105be:	eef4 3ac8 	vcmpe.f32	s7, s16
 80105c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105c6:	f101 8293 	bmi.w	8011af0 <iNemoEngine_API_Update+0x2970>
 80105ca:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 80105ce:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 80105d2:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 80105d6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80105da:	eef4 3ac8 	vcmpe.f32	s7, s16
 80105de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105e2:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 80105e6:	f142 81a1 	bpl.w	801292c <iNemoEngine_API_Update+0x37ac>
 80105ea:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 80105ee:	eeb4 5ac8 	vcmpe.f32	s10, s16
 80105f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105f6:	f342 819f 	ble.w	8012938 <iNemoEngine_API_Update+0x37b8>
 80105fa:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 80105fe:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8010602:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801060a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801060e:	f342 8497 	ble.w	8012f40 <iNemoEngine_API_Update+0x3dc0>
 8010612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010616:	f282 84a8 	bge.w	8012f6a <iNemoEngine_API_Update+0x3dea>
 801061a:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 801061e:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 8010622:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010626:	ee77 7ac3 	vsub.f32	s15, s15, s6
 801062a:	ee78 3a63 	vsub.f32	s7, s16, s7
 801062e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8010632:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 8010636:	ee7e ea83 	vadd.f32	s29, s29, s6
 801063a:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 801063e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8010642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010646:	f202 84a8 	bhi.w	8012f9a <iNemoEngine_API_Update+0x3e1a>
 801064a:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 801064e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010656:	f142 87d7 	bpl.w	8013608 <iNemoEngine_API_Update+0x4488>
 801065a:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 801065e:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 8010662:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010666:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801066a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801066e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010672:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010676:	ee7e ea83 	vadd.f32	s29, s29, s6
 801067a:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 801067e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010686:	f2c2 84a8 	blt.w	8012fda <iNemoEngine_API_Update+0x3e5a>
 801068a:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 801068e:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010696:	f342 87be 	ble.w	8013616 <iNemoEngine_API_Update+0x4496>
 801069a:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 801069e:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 80106a2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80106a6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80106aa:	ee78 7a67 	vsub.f32	s15, s16, s15
 80106ae:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80106b2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80106b6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80106ba:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 80106be:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80106c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c6:	f2c2 84a8 	blt.w	801301a <iNemoEngine_API_Update+0x3e9a>
 80106ca:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 80106ce:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80106d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106d6:	f142 8709 	bpl.w	80134ec <iNemoEngine_API_Update+0x436c>
 80106da:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 80106de:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 80106e2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80106e6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80106ea:	ee78 7a67 	vsub.f32	s15, s16, s15
 80106ee:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80106f2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80106f6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80106fa:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 80106fe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010706:	f2c2 84a8 	blt.w	801305a <iNemoEngine_API_Update+0x3eda>
 801070a:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 801070e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010716:	f142 86ec 	bpl.w	80134f2 <iNemoEngine_API_Update+0x4372>
 801071a:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 801071e:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8010722:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010726:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801072a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801072e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010732:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010736:	ee7e ea83 	vadd.f32	s29, s29, s6
 801073a:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 801073e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010746:	db0f      	blt.n	8010768 <iNemoEngine_API_Update+0x15e8>
 8010748:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 801074c:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 8010750:	ee35 5a67 	vsub.f32	s10, s10, s15
 8010754:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010758:	ee78 7a67 	vsub.f32	s15, s16, s15
 801075c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8010760:	eec7 ea85 	vdiv.f32	s29, s15, s10
 8010764:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8010768:	ee2a aa2e 	vmul.f32	s20, s20, s29
 801076c:	e0b6      	b.n	80108dc <iNemoEngine_API_Update+0x175c>
 801076e:	9a03      	ldr	r2, [sp, #12]
 8010770:	1c60      	adds	r0, r4, #1
 8010772:	1bd3      	subs	r3, r2, r7
 8010774:	4297      	cmp	r7, r2
 8010776:	4429      	add	r1, r5
 8010778:	461a      	mov	r2, r3
 801077a:	4458      	add	r0, fp
 801077c:	f6bf ae44 	bge.w	8010408 <iNemoEngine_API_Update+0x1288>
 8010780:	9306      	str	r3, [sp, #24]
 8010782:	f003 fa8d 	bl	8013ca0 <memcpy>
 8010786:	9b06      	ldr	r3, [sp, #24]
 8010788:	9f03      	ldr	r7, [sp, #12]
 801078a:	441c      	add	r4, r3
 801078c:	46b4      	mov	ip, r6
 801078e:	e63c      	b.n	801040a <iNemoEngine_API_Update+0x128a>
 8010790:	f80b 3004 	strb.w	r3, [fp, r4]
 8010794:	9b03      	ldr	r3, [sp, #12]
 8010796:	3701      	adds	r7, #1
 8010798:	429f      	cmp	r7, r3
 801079a:	f47f ae36 	bne.w	801040a <iNemoEngine_API_Update+0x128a>
 801079e:	f10c 0601 	add.w	r6, ip, #1
 80107a2:	eba8 030c 	sub.w	r3, r8, ip
 80107a6:	1c60      	adds	r0, r4, #1
 80107a8:	4546      	cmp	r6, r8
 80107aa:	eb05 010c 	add.w	r1, r5, ip
 80107ae:	f103 32ff 	add.w	r2, r3, #4294967295
 80107b2:	9306      	str	r3, [sp, #24]
 80107b4:	4458      	add	r0, fp
 80107b6:	f6bf ae28 	bge.w	801040a <iNemoEngine_API_Update+0x128a>
 80107ba:	f003 fa71 	bl	8013ca0 <memcpy>
 80107be:	9b06      	ldr	r3, [sp, #24]
 80107c0:	3c01      	subs	r4, #1
 80107c2:	441e      	add	r6, r3
 80107c4:	441c      	add	r4, r3
 80107c6:	f1a6 0c02 	sub.w	ip, r6, #2
 80107ca:	e61e      	b.n	801040a <iNemoEngine_API_Update+0x128a>
 80107cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80107d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107d4:	f43f ae51 	beq.w	801047a <iNemoEngine_API_Update+0x12fa>
 80107d8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80107dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107e0:	f43f ae4b 	beq.w	801047a <iNemoEngine_API_Update+0x12fa>
 80107e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80107e8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80107ec:	eee7 7a26 	vfma.f32	s15, s14, s13
 80107f0:	e649      	b.n	8010486 <iNemoEngine_API_Update+0x1306>
 80107f2:	2300      	movs	r3, #0
 80107f4:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 80107f8:	edc4 7a07 	vstr	s15, [r4, #28]
 80107fc:	edc4 7a08 	vstr	s15, [r4, #32]
 8010800:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 8010804:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010808:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 801080c:	e69b      	b.n	8010546 <iNemoEngine_API_Update+0x13c6>
 801080e:	4618      	mov	r0, r3
 8010810:	9b03      	ldr	r3, [sp, #12]
 8010812:	edd1 7a00 	vldr	s15, [r1]
 8010816:	eeb0 5a46 	vmov.f32	s10, s12
 801081a:	4625      	mov	r5, r4
 801081c:	eeb0 6a66 	vmov.f32	s12, s13
 8010820:	465e      	mov	r6, fp
 8010822:	eef0 5a47 	vmov.f32	s11, s14
 8010826:	eef0 6a45 	vmov.f32	s13, s10
 801082a:	009b      	lsls	r3, r3, #2
 801082c:	0094      	lsls	r4, r2, #2
 801082e:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 8010832:	f7ff bb8b 	b.w	800ff4c <iNemoEngine_API_Update+0xdcc>
 8010836:	2303      	movs	r3, #3
 8010838:	2108      	movs	r1, #8
 801083a:	2204      	movs	r2, #4
 801083c:	2601      	movs	r6, #1
 801083e:	9304      	str	r3, [sp, #16]
 8010840:	f04f 0b06 	mov.w	fp, #6
 8010844:	f04f 0c07 	mov.w	ip, #7
 8010848:	2005      	movs	r0, #5
 801084a:	460b      	mov	r3, r1
 801084c:	4614      	mov	r4, r2
 801084e:	2500      	movs	r5, #0
 8010850:	9603      	str	r6, [sp, #12]
 8010852:	f04f 0e02 	mov.w	lr, #2
 8010856:	f7ff bb0f 	b.w	800fe78 <iNemoEngine_API_Update+0xcf8>
 801085a:	2204      	movs	r2, #4
 801085c:	2300      	movs	r3, #0
 801085e:	2501      	movs	r5, #1
 8010860:	eef0 7a47 	vmov.f32	s15, s14
 8010864:	2106      	movs	r1, #6
 8010866:	f04f 0c07 	mov.w	ip, #7
 801086a:	2003      	movs	r0, #3
 801086c:	4614      	mov	r4, r2
 801086e:	9503      	str	r5, [sp, #12]
 8010870:	469e      	mov	lr, r3
 8010872:	f7ff baf2 	b.w	800fe5a <iNemoEngine_API_Update+0xcda>
 8010876:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8010b14 <iNemoEngine_API_Update+0x1994>
 801087a:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8010b18 <iNemoEngine_API_Update+0x1998>
 801087e:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 8010882:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8010b1c <iNemoEngine_API_Update+0x199c>
 8010886:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 801088a:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 801088e:	f7ff b806 	b.w	800f89e <iNemoEngine_API_Update+0x71e>
 8010892:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8010b20 <iNemoEngine_API_Update+0x19a0>
 8010896:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 8010b24 <iNemoEngine_API_Update+0x19a4>
 801089a:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8010b4c <iNemoEngine_API_Update+0x19cc>
 801089e:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8010b28 <iNemoEngine_API_Update+0x19a8>
 80108a2:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 8010b2c <iNemoEngine_API_Update+0x19ac>
 80108a6:	ed84 8a01 	vstr	s16, [r4, #4]
 80108aa:	edc4 7a00 	vstr	s15, [r4]
 80108ae:	ed84 8a02 	vstr	s16, [r4, #8]
 80108b2:	eef0 5a66 	vmov.f32	s11, s13
 80108b6:	eeb0 5a47 	vmov.f32	s10, s14
 80108ba:	eeb0 6a67 	vmov.f32	s12, s15
 80108be:	edcd 4a04 	vstr	s9, [sp, #16]
 80108c2:	eeb0 9a67 	vmov.f32	s18, s15
 80108c6:	eef0 ea48 	vmov.f32	s29, s16
 80108ca:	f7fe befb 	b.w	800f6c4 <iNemoEngine_API_Update+0x544>
 80108ce:	eef1 7a67 	vneg.f32	s15, s15
 80108d2:	e42e      	b.n	8010132 <iNemoEngine_API_Update+0xfb2>
 80108d4:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 80108d8:	eeb0 9a6e 	vmov.f32	s18, s29
 80108dc:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 80108e0:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 80108e4:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 80108e8:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8010b18 <iNemoEngine_API_Update+0x1998>
 80108ec:	ee7e 5a65 	vsub.f32	s11, s28, s11
 80108f0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80108f4:	eef0 5ae5 	vabs.f32	s11, s11
 80108f8:	eef0 7ae7 	vabs.f32	s15, s15
 80108fc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8010900:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010908:	dd0a      	ble.n	8010920 <iNemoEngine_API_Update+0x17a0>
 801090a:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8010b30 <iNemoEngine_API_Update+0x19b0>
 801090e:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010916:	f341 80e1 	ble.w	8011adc <iNemoEngine_API_Update+0x295c>
 801091a:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 801091e:	e001      	b.n	8010924 <iNemoEngine_API_Update+0x17a4>
 8010920:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8010924:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010928:	783e      	ldrb	r6, [r7, #0]
 801092a:	eef4 3ae7 	vcmpe.f32	s7, s15
 801092e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010932:	bfa8      	it	ge
 8010934:	eef0 7a63 	vmovge.f32	s15, s7
 8010938:	edcd 7a04 	vstr	s15, [sp, #16]
 801093c:	b1ce      	cbz	r6, 8010972 <iNemoEngine_API_Update+0x17f2>
 801093e:	787e      	ldrb	r6, [r7, #1]
 8010940:	2e00      	cmp	r6, #0
 8010942:	f041 8053 	bne.w	80119ec <iNemoEngine_API_Update+0x286c>
 8010946:	ee74 7a86 	vadd.f32	s15, s9, s12
 801094a:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 801094e:	ee74 7a27 	vadd.f32	s15, s8, s15
 8010952:	ed97 6a05 	vldr	s12, [r7, #20]
 8010956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801095a:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801095e:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 8010962:	ee26 6a24 	vmul.f32	s12, s12, s9
 8010966:	eef4 7ac6 	vcmpe.f32	s15, s12
 801096a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801096e:	f102 8293 	bmi.w	8012e98 <iNemoEngine_API_Update+0x3d18>
 8010972:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8010976:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 801097a:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 801097e:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 8010982:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010986:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 801098a:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 801098e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010992:	eef0 4a46 	vmov.f32	s9, s12
 8010996:	eee5 4a45 	vfms.f32	s9, s10, s10
 801099a:	2300      	movs	r3, #0
 801099c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80109a0:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 80109a4:	eef1 3ae4 	vsqrt.f32	s7, s9
 80109a8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80109ac:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80109b0:	934d      	str	r3, [sp, #308]	@ 0x134
 80109b2:	ee74 2a04 	vadd.f32	s5, s8, s8
 80109b6:	ee29 4aac 	vmul.f32	s8, s19, s25
 80109ba:	ee69 4aaa 	vmul.f32	s9, s19, s21
 80109be:	eeab 4a2a 	vfma.f32	s8, s22, s21
 80109c2:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 80109c6:	ee29 1a8b 	vmul.f32	s2, s19, s22
 80109ca:	ee74 4aa4 	vadd.f32	s9, s9, s9
 80109ce:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80109d2:	ee74 ca04 	vadd.f32	s25, s8, s8
 80109d6:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 80109da:	ee79 9aa9 	vadd.f32	s19, s19, s19
 80109de:	eeb0 2a64 	vmov.f32	s4, s9
 80109e2:	eee3 4a44 	vfms.f32	s9, s6, s8
 80109e6:	eea3 2a04 	vfma.f32	s4, s6, s8
 80109ea:	ee2b ba0b 	vmul.f32	s22, s22, s22
 80109ee:	eef0 1a69 	vmov.f32	s3, s19
 80109f2:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 80109f6:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 80109fa:	eee3 9ae4 	vfms.f32	s19, s7, s9
 80109fe:	eeeb 1a04 	vfma.f32	s3, s22, s8
 8010a02:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 8010a06:	eee5 4a42 	vfms.f32	s9, s10, s4
 8010a0a:	ee76 1a61 	vsub.f32	s3, s12, s3
 8010a0e:	ee6a aaaa 	vmul.f32	s21, s21, s21
 8010a12:	eee3 4ae1 	vfms.f32	s9, s7, s3
 8010a16:	ee7a aaaa 	vadd.f32	s21, s21, s21
 8010a1a:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 8010a1e:	ee7c 4a22 	vadd.f32	s9, s24, s5
 8010a22:	eef0 0a6a 	vmov.f32	s1, s21
 8010a26:	eeb0 3a62 	vmov.f32	s6, s5
 8010a2a:	eee1 4a44 	vfms.f32	s9, s2, s8
 8010a2e:	eeeb 0a04 	vfma.f32	s1, s22, s8
 8010a32:	ee91 3a04 	vfnms.f32	s6, s2, s8
 8010a36:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 8010a3a:	ee25 4a03 	vmul.f32	s8, s10, s6
 8010a3e:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 8010a42:	ee76 4a60 	vsub.f32	s9, s12, s1
 8010a46:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 8010a4a:	eea3 4aac 	vfma.f32	s8, s7, s25
 8010a4e:	ee36 6a20 	vadd.f32	s12, s12, s1
 8010a52:	eee5 9a64 	vfms.f32	s19, s10, s9
 8010a56:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 8010a5a:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 8010a5e:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 8010a62:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8010b5c <iNemoEngine_API_Update+0x19dc>
 8010a66:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 8010a6a:	ee3d 2a42 	vsub.f32	s4, s26, s4
 8010a6e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8010a72:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a7a:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 8010a7e:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 8010a82:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 8010a86:	d541      	bpl.n	8010b0c <iNemoEngine_API_Update+0x198c>
 8010a88:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8010b34 <iNemoEngine_API_Update+0x19b4>
 8010a8c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a94:	dd3a      	ble.n	8010b0c <iNemoEngine_API_Update+0x198c>
 8010a96:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010a9a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8010a9e:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010aa2:	eef0 7ae7 	vabs.f32	s15, s15
 8010aa6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8010aaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ab2:	dd55      	ble.n	8010b60 <iNemoEngine_API_Update+0x19e0>
 8010ab4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010ab8:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ac0:	f140 8786 	bpl.w	80119d0 <iNemoEngine_API_Update+0x2850>
 8010ac4:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8010b38 <iNemoEngine_API_Update+0x19b8>
 8010ac8:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ad0:	f141 8172 	bpl.w	8011db8 <iNemoEngine_API_Update+0x2c38>
 8010ad4:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8010b44 <iNemoEngine_API_Update+0x19c4>
 8010ad8:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ae0:	f2c1 8172 	blt.w	8011dc8 <iNemoEngine_API_Update+0x2c48>
 8010ae4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010b3c <iNemoEngine_API_Update+0x19bc>
 8010ae8:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af0:	f141 8227 	bpl.w	8011f42 <iNemoEngine_API_Update+0x2dc2>
 8010af4:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 8010b44 <iNemoEngine_API_Update+0x19c4>
 8010af8:	eddf 4a11 	vldr	s9, [pc, #68]	@ 8010b40 <iNemoEngine_API_Update+0x19c0>
 8010afc:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8010b00:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010b04:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010b08:	f001 b968 	b.w	8011ddc <iNemoEngine_API_Update+0x2c5c>
 8010b0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010b10:	e7c1      	b.n	8010a96 <iNemoEngine_API_Update+0x1916>
 8010b12:	bf00      	nop
 8010b14:	3ecccccc 	.word	0x3ecccccc
 8010b18:	3dcccccd 	.word	0x3dcccccd
 8010b1c:	3f666666 	.word	0x3f666666
 8010b20:	3f333333 	.word	0x3f333333
 8010b24:	00000000 	.word	0x00000000
 8010b28:	bfb33333 	.word	0xbfb33333
 8010b2c:	3f7ae147 	.word	0x3f7ae147
 8010b30:	3fb77778 	.word	0x3fb77778
 8010b34:	3f4ccccd 	.word	0x3f4ccccd
 8010b38:	3ba3d70a 	.word	0x3ba3d70a
 8010b3c:	3c75c28f 	.word	0x3c75c28f
 8010b40:	42f00001 	.word	0x42f00001
 8010b44:	3c23d70a 	.word	0x3c23d70a
 8010b48:	3b449ba6 	.word	0x3b449ba6
 8010b4c:	3fb33333 	.word	0x3fb33333
 8010b50:	3f8f5c29 	.word	0x3f8f5c29
 8010b54:	3f59999a 	.word	0x3f59999a
 8010b58:	3e4ccccd 	.word	0x3e4ccccd
 8010b5c:	3f99999a 	.word	0x3f99999a
 8010b60:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 8010b64:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 8010b44 <iNemoEngine_API_Update+0x19c4>
 8010b68:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 8010b48 <iNemoEngine_API_Update+0x19c8>
 8010b6c:	eeb0 6a45 	vmov.f32	s12, s10
 8010b70:	eef0 9a45 	vmov.f32	s19, s10
 8010b74:	ed9d 4a04 	vldr	s8, [sp, #16]
 8010b78:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 8010b7c:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 8010b80:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 8010b84:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 8010b88:	7b3b      	ldrb	r3, [r7, #12]
 8010b8a:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010b8e:	ee24 9a09 	vmul.f32	s18, s8, s18
 8010b92:	ee34 3aa4 	vadd.f32	s6, s9, s9
 8010b96:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 8010b9a:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010b9e:	ee34 4aa4 	vadd.f32	s8, s9, s9
 8010ba2:	ee62 2a89 	vmul.f32	s5, s5, s18
 8010ba6:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 8010baa:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 8010bae:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 8010bb2:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 8010bb6:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 8010bba:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010bbe:	ee23 3a06 	vmul.f32	s6, s6, s12
 8010bc2:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010bc6:	ee69 4a24 	vmul.f32	s9, s18, s9
 8010bca:	ee62 2a89 	vmul.f32	s5, s5, s18
 8010bce:	ee2e 2a82 	vmul.f32	s4, s29, s4
 8010bd2:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010bd6:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010bda:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010bde:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 8010be2:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	f000 85eb 	beq.w	80117c2 <iNemoEngine_API_Update+0x2642>
 8010bec:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010bee:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	f362 0307 	bfi	r3, r2, #0, #8
 8010bf8:	f362 230f 	bfi	r3, r2, #8, #8
 8010bfc:	f362 4317 	bfi	r3, r2, #16, #8
 8010c00:	7bba      	ldrb	r2, [r7, #14]
 8010c02:	f362 631f 	bfi	r3, r2, #24, #8
 8010c06:	ee65 2a22 	vmul.f32	s5, s10, s5
 8010c0a:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8010c0e:	ee63 3a85 	vmul.f32	s7, s7, s10
 8010c12:	9344      	str	r3, [sp, #272]	@ 0x110
 8010c14:	ee26 5a02 	vmul.f32	s10, s12, s4
 8010c18:	2300      	movs	r3, #0
 8010c1a:	ee36 6a06 	vadd.f32	s12, s12, s12
 8010c1e:	4619      	mov	r1, r3
 8010c20:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010c24:	f362 0107 	bfi	r1, r2, #0, #8
 8010c28:	f362 210f 	bfi	r1, r2, #8, #8
 8010c2c:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010c30:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8010c34:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8010c38:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010c3c:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010c40:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 8010c44:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 8010c48:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010c4c:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 8010c50:	2a00      	cmp	r2, #0
 8010c52:	f040 86b0 	bne.w	80119b6 <iNemoEngine_API_Update+0x2836>
 8010c56:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c5e:	f340 8482 	ble.w	8011566 <iNemoEngine_API_Update+0x23e6>
 8010c62:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 8010c66:	eef4 7ac8 	vcmpe.f32	s15, s16
 8010c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c6e:	f2c0 847a 	blt.w	8011566 <iNemoEngine_API_Update+0x23e6>
 8010c72:	2e00      	cmp	r6, #0
 8010c74:	f040 8477 	bne.w	8011566 <iNemoEngine_API_Update+0x23e6>
 8010c78:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 8010b4c <iNemoEngine_API_Update+0x19cc>
 8010c7c:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 8010c80:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c88:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 8010c8c:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 8010c90:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 8010c94:	f342 8146 	ble.w	8012f24 <iNemoEngine_API_Update+0x3da4>
 8010c98:	2300      	movs	r3, #0
 8010c9a:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010c9e:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010ca2:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010ca6:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010caa:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 8010b50 <iNemoEngine_API_Update+0x19d0>
 8010cae:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010cb2:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cba:	dc07      	bgt.n	8010ccc <iNemoEngine_API_Update+0x1b4c>
 8010cbc:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 8010b54 <iNemoEngine_API_Update+0x19d4>
 8010cc0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cc8:	f140 863f 	bpl.w	801194a <iNemoEngine_API_Update+0x27ca>
 8010ccc:	2300      	movs	r3, #0
 8010cce:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 8010cd2:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 8010cd6:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 8010cda:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010cde:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010ce8:	f340 855b 	ble.w	80117a2 <iNemoEngine_API_Update+0x2622>
 8010cec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010cf0:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8010cf4:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8010cf8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	ee23 3a27 	vmul.f32	s6, s6, s15
 8010d02:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010d06:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010d0a:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 8010d0e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010d12:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d1a:	bfc4      	itt	gt
 8010d1c:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010d20:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 8010d24:	2b0e      	cmp	r3, #14
 8010d26:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 8010d2a:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 8010d2e:	f340 8608 	ble.w	8011942 <iNemoEngine_API_Update+0x27c2>
 8010d32:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8010d36:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8010d3a:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d42:	f340 8440 	ble.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010d46:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 8010d4a:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010d4e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d56:	f340 8436 	ble.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010d5a:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 8010d5e:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8010d62:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d6a:	f340 842c 	ble.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010d6e:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 8010b58 <iNemoEngine_API_Update+0x19d8>
 8010d72:	eeb0 6aef 	vabs.f32	s12, s31
 8010d76:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d7e:	f140 8422 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010d82:	eeb0 6acf 	vabs.f32	s12, s30
 8010d86:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d8e:	f140 841a 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010d92:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 8010d96:	eeb0 6ac6 	vabs.f32	s12, s12
 8010d9a:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010da2:	f140 8410 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010da6:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 8010b5c <iNemoEngine_API_Update+0x19dc>
 8010daa:	eeb0 cacc 	vabs.f32	s24, s24
 8010dae:	eeb4 cae7 	vcmpe.f32	s24, s15
 8010db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010db6:	f140 8406 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010dba:	eeb0 dacd 	vabs.f32	s26, s26
 8010dbe:	eeb4 dae7 	vcmpe.f32	s26, s15
 8010dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dc6:	f140 83fe 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010dca:	eef0 baeb 	vabs.f32	s23, s23
 8010dce:	eef4 bae7 	vcmpe.f32	s23, s15
 8010dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dd6:	f140 83f6 	bpl.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010dda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ddc:	edd3 7a00 	vldr	s15, [r3]
 8010de0:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 8010de4:	edd3 3a00 	vldr	s7, [r3]
 8010de8:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 8010dec:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8010df0:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010df4:	2b09      	cmp	r3, #9
 8010df6:	ed92 4a00 	vldr	s8, [r2]
 8010dfa:	bf8c      	ite	hi
 8010dfc:	220a      	movhi	r2, #10
 8010dfe:	2205      	movls	r2, #5
 8010e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e04:	bfb4      	ite	lt
 8010e06:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010e0a:	eeb0 6a67 	vmovge.f32	s12, s15
 8010e0e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010e12:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 8010e16:	edd1 4a00 	vldr	s9, [r1]
 8010e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e1e:	bfb8      	it	lt
 8010e20:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010e24:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010e28:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 8010e2c:	ed91 5a00 	vldr	s10, [r1]
 8010e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e34:	bfb8      	it	lt
 8010e36:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010e3a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e42:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010e46:	bfb4      	ite	lt
 8010e48:	eef0 5a45 	vmovlt.f32	s11, s10
 8010e4c:	eef0 5a46 	vmovge.f32	s11, s12
 8010e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e54:	bf8c      	ite	hi
 8010e56:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010e5a:	eeb0 6a67 	vmovls.f32	s12, s15
 8010e5e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e66:	bf88      	it	hi
 8010e68:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010e6c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010e70:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e78:	bf88      	it	hi
 8010e7a:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010e7e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010e82:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e8a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010e8e:	bf88      	it	hi
 8010e90:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010e94:	2a05      	cmp	r2, #5
 8010e96:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010e9a:	d063      	beq.n	8010f64 <iNemoEngine_API_Update+0x1de4>
 8010e9c:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 8010ea0:	ed91 3a00 	vldr	s6, [r1]
 8010ea4:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 8010ea8:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010eac:	edd1 3a00 	vldr	s7, [r1]
 8010eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010eb4:	bfb8      	it	lt
 8010eb6:	eef0 5a43 	vmovlt.f32	s11, s6
 8010eba:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010ebe:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 8010ec2:	ed91 4a00 	vldr	s8, [r1]
 8010ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010eca:	bfb8      	it	lt
 8010ecc:	eef0 5a63 	vmovlt.f32	s11, s7
 8010ed0:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010ed4:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 8010ed8:	edd1 4a00 	vldr	s9, [r1]
 8010edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ee0:	bfb8      	it	lt
 8010ee2:	eef0 5a44 	vmovlt.f32	s11, s8
 8010ee6:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010eea:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 8010eee:	ed91 5a00 	vldr	s10, [r1]
 8010ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ef6:	bfb8      	it	lt
 8010ef8:	eef0 5a64 	vmovlt.f32	s11, s9
 8010efc:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f04:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010f08:	bfb8      	it	lt
 8010f0a:	eef0 5a45 	vmovlt.f32	s11, s10
 8010f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f12:	bf88      	it	hi
 8010f14:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010f18:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f20:	bf88      	it	hi
 8010f22:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010f26:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010f2a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f32:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010f36:	bf88      	it	hi
 8010f38:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010f3c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010f40:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f48:	bf88      	it	hi
 8010f4a:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010f4e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010f52:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f5a:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010f5e:	bf88      	it	hi
 8010f60:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010f64:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010f68:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8011338 <iNemoEngine_API_Update+0x21b8>
 8010f6c:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010f70:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010f74:	eddf 5af1 	vldr	s11, [pc, #964]	@ 801133c <iNemoEngine_API_Update+0x21bc>
 8010f78:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f80:	f300 8321 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010f84:	eef0 7ae7 	vabs.f32	s15, s15
 8010f88:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010f8c:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8011340 <iNemoEngine_API_Update+0x21c0>
 8010f90:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f98:	f300 8315 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8010f9c:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 8010f9e:	edd1 7a00 	vldr	s15, [r1]
 8010fa2:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 8010fa6:	edd1 3a00 	vldr	s7, [r1]
 8010faa:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 8010fae:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010fb2:	ed91 4a00 	vldr	s8, [r1]
 8010fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fba:	bfb4      	ite	lt
 8010fbc:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010fc0:	eeb0 6a67 	vmovge.f32	s12, s15
 8010fc4:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010fc8:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 8010fcc:	edd1 4a00 	vldr	s9, [r1]
 8010fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fd4:	bfb8      	it	lt
 8010fd6:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010fda:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010fde:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 8010fe2:	ed91 5a00 	vldr	s10, [r1]
 8010fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fea:	bfb8      	it	lt
 8010fec:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010ff0:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff8:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010ffc:	bfb4      	ite	lt
 8010ffe:	eef0 5a45 	vmovlt.f32	s11, s10
 8011002:	eef0 5a46 	vmovge.f32	s11, s12
 8011006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801100a:	bf8c      	ite	hi
 801100c:	eeb0 6a63 	vmovhi.f32	s12, s7
 8011010:	eeb0 6a67 	vmovls.f32	s12, s15
 8011014:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801101c:	bf88      	it	hi
 801101e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8011022:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011026:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801102e:	bf88      	it	hi
 8011030:	eeb0 6a64 	vmovhi.f32	s12, s9
 8011034:	ee77 7a84 	vadd.f32	s15, s15, s8
 8011038:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801103c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011040:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8011044:	bf88      	it	hi
 8011046:	eeb0 6a45 	vmovhi.f32	s12, s10
 801104a:	2a05      	cmp	r2, #5
 801104c:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011050:	d063      	beq.n	801111a <iNemoEngine_API_Update+0x1f9a>
 8011052:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8011056:	ed91 3a00 	vldr	s6, [r1]
 801105a:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 801105e:	eef4 5ac3 	vcmpe.f32	s11, s6
 8011062:	edd1 3a00 	vldr	s7, [r1]
 8011066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801106a:	bfb8      	it	lt
 801106c:	eef0 5a43 	vmovlt.f32	s11, s6
 8011070:	eef4 5ae3 	vcmpe.f32	s11, s7
 8011074:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 8011078:	ed91 4a00 	vldr	s8, [r1]
 801107c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011080:	bfb8      	it	lt
 8011082:	eef0 5a63 	vmovlt.f32	s11, s7
 8011086:	eef4 5ac4 	vcmpe.f32	s11, s8
 801108a:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 801108e:	edd1 4a00 	vldr	s9, [r1]
 8011092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011096:	bfb8      	it	lt
 8011098:	eef0 5a44 	vmovlt.f32	s11, s8
 801109c:	eef4 5ae4 	vcmpe.f32	s11, s9
 80110a0:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 80110a4:	ed91 5a00 	vldr	s10, [r1]
 80110a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ac:	bfb8      	it	lt
 80110ae:	eef0 5a64 	vmovlt.f32	s11, s9
 80110b2:	eef4 5ac5 	vcmpe.f32	s11, s10
 80110b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ba:	eeb4 6ac3 	vcmpe.f32	s12, s6
 80110be:	bfb8      	it	lt
 80110c0:	eef0 5a45 	vmovlt.f32	s11, s10
 80110c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110c8:	bf88      	it	hi
 80110ca:	eeb0 6a43 	vmovhi.f32	s12, s6
 80110ce:	eeb4 6ae3 	vcmpe.f32	s12, s7
 80110d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110d6:	bf88      	it	hi
 80110d8:	eeb0 6a63 	vmovhi.f32	s12, s7
 80110dc:	ee77 7a83 	vadd.f32	s15, s15, s6
 80110e0:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80110e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110e8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80110ec:	bf88      	it	hi
 80110ee:	eeb0 6a44 	vmovhi.f32	s12, s8
 80110f2:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80110f6:	ee77 7a84 	vadd.f32	s15, s15, s8
 80110fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110fe:	bf88      	it	hi
 8011100:	eeb0 6a64 	vmovhi.f32	s12, s9
 8011104:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8011108:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011110:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011114:	bf88      	it	hi
 8011116:	eeb0 6a45 	vmovhi.f32	s12, s10
 801111a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801111e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8011338 <iNemoEngine_API_Update+0x21b8>
 8011122:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8011126:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801112a:	eddf 5a84 	vldr	s11, [pc, #528]	@ 801133c <iNemoEngine_API_Update+0x21bc>
 801112e:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8011132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011136:	f300 8246 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 801113a:	eef0 7ae7 	vabs.f32	s15, s15
 801113e:	ee67 7aad 	vmul.f32	s15, s15, s27
 8011142:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8011340 <iNemoEngine_API_Update+0x21c0>
 8011146:	eef4 7ac6 	vcmpe.f32	s15, s12
 801114a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801114e:	f300 823a 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8011152:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8011154:	edd1 3a00 	vldr	s7, [r1]
 8011158:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 801115c:	edd1 4a00 	vldr	s9, [r1]
 8011160:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8011164:	eef4 4ae3 	vcmpe.f32	s9, s7
 8011168:	edd1 5a00 	vldr	s11, [r1]
 801116c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011170:	bfb4      	ite	lt
 8011172:	eef0 7a63 	vmovlt.f32	s15, s7
 8011176:	eef0 7a64 	vmovge.f32	s15, s9
 801117a:	eef4 7ae5 	vcmpe.f32	s15, s11
 801117e:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8011182:	ed91 6a00 	vldr	s12, [r1]
 8011186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801118a:	bfb8      	it	lt
 801118c:	eef0 7a65 	vmovlt.f32	s15, s11
 8011190:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011194:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8011198:	ed91 4a00 	vldr	s8, [r1]
 801119c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111a0:	bfb8      	it	lt
 80111a2:	eef0 7a46 	vmovlt.f32	s15, s12
 80111a6:	eef4 7ac4 	vcmpe.f32	s15, s8
 80111aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ae:	eef4 4ae3 	vcmpe.f32	s9, s7
 80111b2:	bfb8      	it	lt
 80111b4:	eef0 7a44 	vmovlt.f32	s15, s8
 80111b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111bc:	bf8c      	ite	hi
 80111be:	eeb0 5a63 	vmovhi.f32	s10, s7
 80111c2:	eeb0 5a64 	vmovls.f32	s10, s9
 80111c6:	eeb4 5ae5 	vcmpe.f32	s10, s11
 80111ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ce:	bf88      	it	hi
 80111d0:	eeb0 5a65 	vmovhi.f32	s10, s11
 80111d4:	eeb4 5ac6 	vcmpe.f32	s10, s12
 80111d8:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80111dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e0:	bf88      	it	hi
 80111e2:	eeb0 5a46 	vmovhi.f32	s10, s12
 80111e6:	ee75 5aa4 	vadd.f32	s11, s11, s9
 80111ea:	eeb4 5ac4 	vcmpe.f32	s10, s8
 80111ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111f2:	ee36 6a25 	vadd.f32	s12, s12, s11
 80111f6:	bf88      	it	hi
 80111f8:	eeb0 5a44 	vmovhi.f32	s10, s8
 80111fc:	2a05      	cmp	r2, #5
 80111fe:	ee34 6a06 	vadd.f32	s12, s8, s12
 8011202:	d065      	beq.n	80112d0 <iNemoEngine_API_Update+0x2150>
 8011204:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8011208:	edd2 5a00 	vldr	s11, [r2]
 801120c:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8011210:	eef4 5ae7 	vcmpe.f32	s11, s15
 8011214:	ed92 3a00 	vldr	s6, [r2]
 8011218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801121c:	bfa8      	it	ge
 801121e:	eef0 7a65 	vmovge.f32	s15, s11
 8011222:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011226:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 801122a:	edd2 3a00 	vldr	s7, [r2]
 801122e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011232:	bfb8      	it	lt
 8011234:	eef0 7a43 	vmovlt.f32	s15, s6
 8011238:	eef4 7ae3 	vcmpe.f32	s15, s7
 801123c:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8011240:	ed92 4a00 	vldr	s8, [r2]
 8011244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011248:	bfb8      	it	lt
 801124a:	eef0 7a63 	vmovlt.f32	s15, s7
 801124e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011252:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8011256:	edd2 4a00 	vldr	s9, [r2]
 801125a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801125e:	bfb8      	it	lt
 8011260:	eef0 7a44 	vmovlt.f32	s15, s8
 8011264:	eef4 7ae4 	vcmpe.f32	s15, s9
 8011268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801126c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8011270:	bfb8      	it	lt
 8011272:	eef0 7a64 	vmovlt.f32	s15, s9
 8011276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801127a:	ee35 6a86 	vadd.f32	s12, s11, s12
 801127e:	bf88      	it	hi
 8011280:	eef0 5a45 	vmovhi.f32	s11, s10
 8011284:	eef4 5ac3 	vcmpe.f32	s11, s6
 8011288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801128c:	bf88      	it	hi
 801128e:	eef0 5a43 	vmovhi.f32	s11, s6
 8011292:	eef4 5ae3 	vcmpe.f32	s11, s7
 8011296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801129a:	ee33 6a06 	vadd.f32	s12, s6, s12
 801129e:	bf88      	it	hi
 80112a0:	eef0 5a63 	vmovhi.f32	s11, s7
 80112a4:	eef4 5ac4 	vcmpe.f32	s11, s8
 80112a8:	ee33 6a86 	vadd.f32	s12, s7, s12
 80112ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112b0:	bf88      	it	hi
 80112b2:	eef0 5a44 	vmovhi.f32	s11, s8
 80112b6:	ee34 6a06 	vadd.f32	s12, s8, s12
 80112ba:	eef4 5ae4 	vcmpe.f32	s11, s9
 80112be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112c2:	ee34 6a86 	vadd.f32	s12, s9, s12
 80112c6:	bf8c      	ite	hi
 80112c8:	eeb0 5a64 	vmovhi.f32	s10, s9
 80112cc:	eeb0 5a65 	vmovls.f32	s10, s11
 80112d0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80112d4:	ee67 5aad 	vmul.f32	s11, s15, s27
 80112d8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8011338 <iNemoEngine_API_Update+0x21b8>
 80112dc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80112e0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 801133c <iNemoEngine_API_Update+0x21bc>
 80112e4:	eef4 5ac6 	vcmpe.f32	s11, s12
 80112e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112ec:	f300 816b 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 80112f0:	eef0 7ae7 	vabs.f32	s15, s15
 80112f4:	ee67 7aad 	vmul.f32	s15, s15, s27
 80112f8:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8011340 <iNemoEngine_API_Update+0x21c0>
 80112fc:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011304:	f300 815f 	bgt.w	80115c6 <iNemoEngine_API_Update+0x2446>
 8011308:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801130a:	2a00      	cmp	r2, #0
 801130c:	f042 8117 	bne.w	801353e <iNemoEngine_API_Update+0x43be>
 8011310:	2301      	movs	r3, #1
 8011312:	9309      	str	r3, [sp, #36]	@ 0x24
 8011314:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8011318:	939f      	str	r3, [sp, #636]	@ 0x27c
 801131a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 801131e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8011320:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8011324:	93a1      	str	r3, [sp, #644]	@ 0x284
 8011326:	2300      	movs	r3, #0
 8011328:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801132c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011330:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8011334:	707b      	strb	r3, [r7, #1]
 8011336:	e00d      	b.n	8011354 <iNemoEngine_API_Update+0x21d4>
 8011338:	3dcccccd 	.word	0x3dcccccd
 801133c:	3be56041 	.word	0x3be56041
 8011340:	3e333333 	.word	0x3e333333
 8011344:	42480000 	.word	0x42480000
 8011348:	00000000 	.word	0x00000000
 801134c:	3fb33333 	.word	0x3fb33333
 8011350:	3ecccccd 	.word	0x3ecccccd
 8011354:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8011344 <iNemoEngine_API_Update+0x21c4>
 8011358:	eef4 9ae7 	vcmpe.f32	s19, s15
 801135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011360:	f2c0 823f 	blt.w	80117e2 <iNemoEngine_API_Update+0x2662>
 8011364:	2300      	movs	r3, #0
 8011366:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801136a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801136e:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8011372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011374:	2b01      	cmp	r3, #1
 8011376:	f000 8245 	beq.w	8011804 <iNemoEngine_API_Update+0x2684>
 801137a:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 801137e:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8011382:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8011386:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 801138a:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 801138e:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8011392:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8011396:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 801139a:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 801139e:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 80113a2:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 80113a6:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 80113aa:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 80113ae:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 80113b2:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 80113b6:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 80113ba:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 80113be:	eee2 3aa2 	vfma.f32	s7, s5, s5
 80113c2:	ab8d      	add	r3, sp, #564	@ 0x234
 80113c4:	aa99      	add	r2, sp, #612	@ 0x264
 80113c6:	eea3 4a03 	vfma.f32	s8, s6, s6
 80113ca:	a944      	add	r1, sp, #272	@ 0x110
 80113cc:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 80113d0:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 80113d4:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 80113d8:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 80113dc:	eea1 5a01 	vfma.f32	s10, s2, s2
 80113e0:	ad7a      	add	r5, sp, #488	@ 0x1e8
 80113e2:	eea2 6a02 	vfma.f32	s12, s4, s4
 80113e6:	eee2 6aa2 	vfma.f32	s13, s5, s5
 80113ea:	eea3 7a03 	vfma.f32	s14, s6, s6
 80113ee:	eee0 7a00 	vfma.f32	s15, s0, s0
 80113f2:	eee0 4aa0 	vfma.f32	s9, s1, s1
 80113f6:	eee1 5aa1 	vfma.f32	s11, s3, s3
 80113fa:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 80113fe:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8011402:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8011406:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 801140a:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 801140e:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8011412:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8011416:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 801141a:	9300      	str	r3, [sp, #0]
 801141c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801141e:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8011422:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8011426:	f7fc fb67 	bl	800daf8 <kf_update>
 801142a:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 801142e:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8011432:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8011436:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 801143a:	ee26 7a06 	vmul.f32	s14, s12, s12
 801143e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011442:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8011446:	aa58      	add	r2, sp, #352	@ 0x160
 8011448:	4611      	mov	r1, r2
 801144a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801144e:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8011452:	4650      	mov	r0, sl
 8011454:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8011458:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011460:	bf4c      	ite	mi
 8011462:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8011466:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8011348 <iNemoEngine_API_Update+0x21c8>
 801146a:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 801146e:	bf48      	it	mi
 8011470:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8011474:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8011478:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 801147c:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8011480:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8011484:	ee67 5a25 	vmul.f32	s11, s14, s11
 8011488:	ee27 6a06 	vmul.f32	s12, s14, s12
 801148c:	ee67 6a26 	vmul.f32	s13, s14, s13
 8011490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011494:	edca 5a00 	vstr	s11, [sl]
 8011498:	ed8a 6a01 	vstr	s12, [sl, #4]
 801149c:	edca 6a02 	vstr	s13, [sl, #8]
 80114a0:	edca 7a03 	vstr	s15, [sl, #12]
 80114a4:	f7fc f968 	bl	800d778 <qmult>
 80114a8:	edd2 6a01 	vldr	s13, [r2, #4]
 80114ac:	ed92 6a00 	vldr	s12, [r2]
 80114b0:	ed92 7a02 	vldr	s14, [r2, #8]
 80114b4:	edd2 5a03 	vldr	s11, [r2, #12]
 80114b8:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 80114ba:	ee66 7aa6 	vmul.f32	s15, s13, s13
 80114be:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80114c2:	eee6 7a06 	vfma.f32	s15, s12, s12
 80114c6:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 80114ca:	eee7 7a07 	vfma.f32	s15, s14, s14
 80114ce:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80114d2:	eeb1 5ae7 	vsqrt.f32	s10, s15
 80114d6:	eec4 7a85 	vdiv.f32	s15, s9, s10
 80114da:	ee27 6a86 	vmul.f32	s12, s15, s12
 80114de:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80114e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80114e6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80114ea:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 80114ee:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 80114f2:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 80114f6:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 80114fa:	4664      	mov	r4, ip
 80114fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80114fe:	42ac      	cmp	r4, r5
 8011500:	f106 0610 	add.w	r6, r6, #16
 8011504:	f10c 0c10 	add.w	ip, ip, #16
 8011508:	f846 0c10 	str.w	r0, [r6, #-16]
 801150c:	f846 1c0c 	str.w	r1, [r6, #-12]
 8011510:	f846 2c08 	str.w	r2, [r6, #-8]
 8011514:	f846 3c04 	str.w	r3, [r6, #-4]
 8011518:	d1ef      	bne.n	80114fa <iNemoEngine_API_Update+0x237a>
 801151a:	f8dc 0000 	ldr.w	r0, [ip]
 801151e:	6030      	str	r0, [r6, #0]
 8011520:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8011522:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8011526:	6013      	str	r3, [r2, #0]
 8011528:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 801152a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 801152e:	6013      	str	r3, [r2, #0]
 8011530:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8011532:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8011536:	6013      	str	r3, [r2, #0]
 8011538:	ac54      	add	r4, sp, #336	@ 0x150
 801153a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801153c:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 801153e:	60e3      	str	r3, [r4, #12]
 8011540:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011542:	6020      	str	r0, [r4, #0]
 8011544:	6061      	str	r1, [r4, #4]
 8011546:	60a2      	str	r2, [r4, #8]
 8011548:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 801154c:	ed83 6a00 	vstr	s12, [r3]
 8011550:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011552:	edc3 6a00 	vstr	s13, [r3]
 8011556:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011558:	ed83 7a00 	vstr	s14, [r3]
 801155c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801155e:	edc3 7a00 	vstr	s15, [r3]
 8011562:	f7fd bec1 	b.w	800f2e8 <iNemoEngine_API_Update+0x168>
 8011566:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011568:	2b00      	cmp	r3, #0
 801156a:	f43f ab95 	beq.w	8010c98 <iNemoEngine_API_Update+0x1b18>
 801156e:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 801134c <iNemoEngine_API_Update+0x21cc>
 8011572:	2301      	movs	r3, #1
 8011574:	eeb4 eae7 	vcmpe.f32	s28, s15
 8011578:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 801157c:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8011580:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8011584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011588:	f240 1301 	movw	r3, #257	@ 0x101
 801158c:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8011590:	f73f ab82 	bgt.w	8010c98 <iNemoEngine_API_Update+0x1b18>
 8011594:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8011350 <iNemoEngine_API_Update+0x21d0>
 8011598:	eeb4 eae7 	vcmpe.f32	s28, s15
 801159c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a0:	f53f ab7a 	bmi.w	8010c98 <iNemoEngine_API_Update+0x1b18>
 80115a4:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 80115a8:	eef4 4ae7 	vcmpe.f32	s9, s15
 80115ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115b0:	bfb8      	it	lt
 80115b2:	eef0 4a67 	vmovlt.f32	s9, s15
 80115b6:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 80115ba:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 80115be:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 80115c2:	f7ff bb72 	b.w	8010caa <iNemoEngine_API_Update+0x1b2a>
 80115c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80115c8:	2300      	movs	r3, #0
 80115ca:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80115ce:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80115d2:	2a00      	cmp	r2, #0
 80115d4:	f43f ae9e 	beq.w	8011314 <iNemoEngine_API_Update+0x2194>
 80115d8:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 80115dc:	2a01      	cmp	r2, #1
 80115de:	f001 8240 	beq.w	8012a62 <iNemoEngine_API_Update+0x38e2>
 80115e2:	9303      	str	r3, [sp, #12]
 80115e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115e6:	2b02      	cmp	r3, #2
 80115e8:	f041 823a 	bne.w	8012a60 <iNemoEngine_API_Update+0x38e0>
 80115ec:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 80115f0:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 80115f4:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 80115f8:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 80115fc:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8011600:	f240 1301 	movw	r3, #257	@ 0x101
 8011604:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011608:	2301      	movs	r3, #1
 801160a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801160e:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 8011612:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 8011616:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 801161a:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 801161e:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 8011622:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 8011626:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 801162a:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 801162e:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8011632:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 8011636:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801163a:	eef4 5ac8 	vcmpe.f32	s11, s16
 801163e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011642:	f281 8251 	bge.w	8012ae8 <iNemoEngine_API_Update+0x3968>
 8011646:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 801164a:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 801164e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011656:	f341 863f 	ble.w	80132d8 <iNemoEngine_API_Update+0x4158>
 801165a:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 801165e:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 8011662:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801166a:	f341 8635 	ble.w	80132d8 <iNemoEngine_API_Update+0x4158>
 801166e:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8011672:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 8011676:	eef4 5ae4 	vcmpe.f32	s11, s9
 801167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801167e:	f341 862b 	ble.w	80132d8 <iNemoEngine_API_Update+0x4158>
 8011682:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8011686:	eeb4 7ae5 	vcmpe.f32	s14, s11
 801168a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801168e:	f141 8623 	bpl.w	80132d8 <iNemoEngine_API_Update+0x4158>
 8011692:	ee36 6a05 	vadd.f32	s12, s12, s10
 8011696:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 801169a:	ee77 7a86 	vadd.f32	s15, s15, s12
 801169e:	eef4 7ae5 	vcmpe.f32	s15, s11
 80116a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116a6:	f141 8617 	bpl.w	80132d8 <iNemoEngine_API_Update+0x4158>
 80116aa:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80116ae:	2300      	movs	r3, #0
 80116b0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80116b4:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 80116b8:	2a00      	cmp	r2, #0
 80116ba:	f041 8237 	bne.w	8012b2c <iNemoEngine_API_Update+0x39ac>
 80116be:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80116c0:	a84a      	add	r0, sp, #296	@ 0x128
 80116c2:	f04f 32ff 	mov.w	r2, #4294967295
 80116c6:	460b      	mov	r3, r1
 80116c8:	edd1 7a00 	vldr	s15, [r1]
 80116cc:	3201      	adds	r2, #1
 80116ce:	330c      	adds	r3, #12
 80116d0:	3104      	adds	r1, #4
 80116d2:	461d      	mov	r5, r3
 80116d4:	edd5 6a00 	vldr	s13, [r5]
 80116d8:	330c      	adds	r3, #12
 80116da:	429c      	cmp	r4, r3
 80116dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116e0:	d1f7      	bne.n	80116d2 <iNemoEngine_API_Update+0x2552>
 80116e2:	2a02      	cmp	r2, #2
 80116e4:	ece0 7a01 	vstmia	r0!, {s15}
 80116e8:	f104 0404 	add.w	r4, r4, #4
 80116ec:	d1eb      	bne.n	80116c6 <iNemoEngine_API_Update+0x2546>
 80116ee:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 8011a90 <iNemoEngine_API_Update+0x2910>
 80116f2:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 80116f6:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 80116fa:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 80116fe:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8011700:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8011704:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011708:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801170c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011710:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 8011714:	4602      	mov	r2, r0
 8011716:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 801171a:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 801171e:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 8011722:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801172a:	f103 030c 	add.w	r3, r3, #12
 801172e:	bf88      	it	hi
 8011730:	eef0 7a66 	vmovhi.f32	s15, s13
 8011734:	4293      	cmp	r3, r2
 8011736:	d1f2      	bne.n	801171e <iNemoEngine_API_Update+0x259e>
 8011738:	1d1a      	adds	r2, r3, #4
 801173a:	4291      	cmp	r1, r2
 801173c:	ece4 7a01 	vstmia	r4!, {s15}
 8011740:	d1e9      	bne.n	8011716 <iNemoEngine_API_Update+0x2596>
 8011742:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 8011746:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 801174a:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 801174e:	787b      	ldrb	r3, [r7, #1]
 8011750:	eedd 4a85 	vfnms.f32	s9, s27, s10
 8011754:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 8011758:	eedd 6a86 	vfnms.f32	s13, s27, s12
 801175c:	eeb0 5a67 	vmov.f32	s10, s15
 8011760:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 8011764:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 8011768:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 801176c:	b13b      	cbz	r3, 801177e <iNemoEngine_API_Update+0x25fe>
 801176e:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8011772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801177a:	f101 8627 	bmi.w	80133cc <iNemoEngine_API_Update+0x424c>
 801177e:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 8011782:	2a1e      	cmp	r2, #30
 8011784:	f001 8753 	beq.w	801362e <iNemoEngine_API_Update+0x44ae>
 8011788:	1c53      	adds	r3, r2, #1
 801178a:	2aff      	cmp	r2, #255	@ 0xff
 801178c:	bf14      	ite	ne
 801178e:	b2db      	uxtbne	r3, r3
 8011790:	23ff      	moveq	r3, #255	@ 0xff
 8011792:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 8011796:	9b03      	ldr	r3, [sp, #12]
 8011798:	9309      	str	r3, [sp, #36]	@ 0x24
 801179a:	2300      	movs	r3, #0
 801179c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80117a0:	e5d8      	b.n	8011354 <iNemoEngine_API_Update+0x21d4>
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	f340 82d0 	ble.w	8011d48 <iNemoEngine_API_Update+0x2bc8>
 80117a8:	3b01      	subs	r3, #1
 80117aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80117ac:	2300      	movs	r3, #0
 80117ae:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80117b2:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80117b6:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80117ba:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80117be:	f7ff bab8 	b.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 80117c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80117c4:	f362 0307 	bfi	r3, r2, #0, #8
 80117c8:	f362 230f 	bfi	r3, r2, #8, #8
 80117cc:	7bba      	ldrb	r2, [r7, #14]
 80117ce:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 80117d2:	f362 4317 	bfi	r3, r2, #16, #8
 80117d6:	f362 631f 	bfi	r3, r2, #24, #8
 80117da:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 80117de:	f7ff ba3a 	b.w	8010c56 <iNemoEngine_API_Update+0x1ad6>
 80117e2:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 80117e6:	2b31      	cmp	r3, #49	@ 0x31
 80117e8:	f63f adc3 	bhi.w	8011372 <iNemoEngine_API_Update+0x21f2>
 80117ec:	3301      	adds	r3, #1
 80117ee:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 80117f2:	2300      	movs	r3, #0
 80117f4:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80117f8:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80117fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117fe:	2b01      	cmp	r3, #1
 8011800:	f47f adbb 	bne.w	801137a <iNemoEngine_API_Update+0x21fa>
 8011804:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011808:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 801180c:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011810:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 8011814:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011818:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 801181c:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8011820:	ee25 5a24 	vmul.f32	s10, s10, s9
 8011824:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8011828:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801182c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011830:	ee26 6a24 	vmul.f32	s12, s12, s9
 8011834:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011838:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801183c:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 8011840:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 8011844:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 8011848:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 801184c:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 8011850:	e593      	b.n	801137a <iNemoEngine_API_Update+0x21fa>
 8011852:	eef1 6a66 	vneg.f32	s13, s13
 8011856:	f7fe bc48 	b.w	80100ea <iNemoEngine_API_Update+0xf6a>
 801185a:	eeb1 5a45 	vneg.f32	s10, s10
 801185e:	f7fe bc20 	b.w	80100a2 <iNemoEngine_API_Update+0xf22>
 8011862:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 8011866:	2b00      	cmp	r3, #0
 8011868:	f341 8083 	ble.w	8012972 <iNemoEngine_API_Update+0x37f2>
 801186c:	3b01      	subs	r3, #1
 801186e:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 8011872:	f7fd bcac 	b.w	800f1ce <iNemoEngine_API_Update+0x4e>
 8011876:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 801187a:	ee6a 9a09 	vmul.f32	s19, s20, s18
 801187e:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8011882:	eee8 9a28 	vfma.f32	s19, s16, s17
 8011886:	eee8 7a48 	vfms.f32	s15, s16, s16
 801188a:	eee9 7a49 	vfms.f32	s15, s18, s18
 801188e:	ee17 0a90 	vmov	r0, s15
 8011892:	f7ee fdfd 	bl	8000490 <__aeabi_f2d>
 8011896:	ee79 7aa9 	vadd.f32	s15, s19, s19
 801189a:	4602      	mov	r2, r0
 801189c:	460b      	mov	r3, r1
 801189e:	ee17 0a90 	vmov	r0, s15
 80118a2:	ec43 2b18 	vmov	d8, r2, r3
 80118a6:	f7ee fdf3 	bl	8000490 <__aeabi_f2d>
 80118aa:	eeb0 1a48 	vmov.f32	s2, s16
 80118ae:	eef0 1a68 	vmov.f32	s3, s17
 80118b2:	ec41 0b10 	vmov	d0, r0, r1
 80118b6:	f002 fa01 	bl	8013cbc <atan2>
 80118ba:	a373      	add	r3, pc, #460	@ (adr r3, 8011a88 <iNemoEngine_API_Update+0x2908>)
 80118bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c0:	ec51 0b10 	vmov	r0, r1, d0
 80118c4:	f7ee fe3c 	bl	8000540 <__aeabi_dmul>
 80118c8:	4b72      	ldr	r3, [pc, #456]	@ (8011a94 <iNemoEngine_API_Update+0x2914>)
 80118ca:	2200      	movs	r2, #0
 80118cc:	f7ee fc80 	bl	80001d0 <__aeabi_dsub>
 80118d0:	f7ef f8e6 	bl	8000aa0 <__aeabi_d2f>
 80118d4:	ee09 0a90 	vmov	s19, r0
 80118d8:	f7fd bd9b 	b.w	800f412 <iNemoEngine_API_Update+0x292>
 80118dc:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 80118e0:	ee6a 9a09 	vmul.f32	s19, s20, s18
 80118e4:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80118e8:	eee8 9a28 	vfma.f32	s19, s16, s17
 80118ec:	eee8 7a48 	vfms.f32	s15, s16, s16
 80118f0:	eee9 7a49 	vfms.f32	s15, s18, s18
 80118f4:	ee17 0a90 	vmov	r0, s15
 80118f8:	f7ee fdca 	bl	8000490 <__aeabi_f2d>
 80118fc:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011900:	4602      	mov	r2, r0
 8011902:	460b      	mov	r3, r1
 8011904:	ee17 0a90 	vmov	r0, s15
 8011908:	ec43 2b18 	vmov	d8, r2, r3
 801190c:	f7ee fdc0 	bl	8000490 <__aeabi_f2d>
 8011910:	eeb0 1a48 	vmov.f32	s2, s16
 8011914:	eef0 1a68 	vmov.f32	s3, s17
 8011918:	ec41 0b10 	vmov	d0, r0, r1
 801191c:	f002 f9ce 	bl	8013cbc <atan2>
 8011920:	a359      	add	r3, pc, #356	@ (adr r3, 8011a88 <iNemoEngine_API_Update+0x2908>)
 8011922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011926:	ec51 0b10 	vmov	r0, r1, d0
 801192a:	f7ee fe09 	bl	8000540 <__aeabi_dmul>
 801192e:	4b59      	ldr	r3, [pc, #356]	@ (8011a94 <iNemoEngine_API_Update+0x2914>)
 8011930:	2200      	movs	r2, #0
 8011932:	f7ee fc4f 	bl	80001d4 <__adddf3>
 8011936:	f7ef f8b3 	bl	8000aa0 <__aeabi_d2f>
 801193a:	ee09 0a90 	vmov	s19, r0
 801193e:	f7fd bd68 	b.w	800f412 <iNemoEngine_API_Update+0x292>
 8011942:	3305      	adds	r3, #5
 8011944:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011946:	f7ff b9f4 	b.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 801194a:	2a00      	cmp	r2, #0
 801194c:	f43f a9be 	beq.w	8010ccc <iNemoEngine_API_Update+0x1b4c>
 8011950:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 8011954:	ee76 7a45 	vsub.f32	s15, s12, s10
 8011958:	eeb0 6ae7 	vabs.f32	s12, s15
 801195c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011960:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011968:	eef4 7ac5 	vcmpe.f32	s15, s10
 801196c:	bfb8      	it	lt
 801196e:	eeb0 6a44 	vmovlt.f32	s12, s8
 8011972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011976:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 801197a:	f77f a9ae 	ble.w	8010cda <iNemoEngine_API_Update+0x1b5a>
 801197e:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 8011982:	ee26 5a06 	vmul.f32	s10, s12, s12
 8011986:	eeb4 5ae7 	vcmpe.f32	s10, s15
 801198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198e:	f57f a9a4 	bpl.w	8010cda <iNemoEngine_API_Update+0x1b5a>
 8011992:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011996:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 801199a:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 801199e:	ee26 6a27 	vmul.f32	s12, s12, s15
 80119a2:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 80119a6:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80119aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80119ae:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 80119b2:	f7ff b992 	b.w	8010cda <iNemoEngine_API_Update+0x1b5a>
 80119b6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80119ba:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119c2:	bfc4      	itt	gt
 80119c4:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 80119c8:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 80119cc:	f7ff b943 	b.w	8010c56 <iNemoEngine_API_Update+0x1ad6>
 80119d0:	eddf 9a31 	vldr	s19, [pc, #196]	@ 8011a98 <iNemoEngine_API_Update+0x2918>
 80119d4:	eddf 3a31 	vldr	s7, [pc, #196]	@ 8011a9c <iNemoEngine_API_Update+0x291c>
 80119d8:	eddf 4a31 	vldr	s9, [pc, #196]	@ 8011aa0 <iNemoEngine_API_Update+0x2920>
 80119dc:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8011aa4 <iNemoEngine_API_Update+0x2924>
 80119e0:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011aa8 <iNemoEngine_API_Update+0x2928>
 80119e4:	ee68 8aa9 	vmul.f32	s17, s17, s19
 80119e8:	f7ff b8c4 	b.w	8010b74 <iNemoEngine_API_Update+0x19f4>
 80119ec:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80119f0:	2600      	movs	r6, #0
 80119f2:	f7fe bfc0 	b.w	8010976 <iNemoEngine_API_Update+0x17f6>
 80119f6:	ee07 3a90 	vmov	s15, r3
 80119fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80119fe:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8011aac <iNemoEngine_API_Update+0x292c>
 8011a02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011a06:	f7fd bdc6 	b.w	800f596 <iNemoEngine_API_Update+0x416>
 8011a0a:	eddf 9a29 	vldr	s19, [pc, #164]	@ 8011ab0 <iNemoEngine_API_Update+0x2930>
 8011a0e:	4a29      	ldr	r2, [pc, #164]	@ (8011ab4 <iNemoEngine_API_Update+0x2934>)
 8011a10:	eef0 8a67 	vmov.f32	s17, s15
 8011a14:	f7fd bda3 	b.w	800f55e <iNemoEngine_API_Update+0x3de>
 8011a18:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011a1c:	ee17 0a90 	vmov	r0, s15
 8011a20:	f7ee fd36 	bl	8000490 <__aeabi_f2d>
 8011a24:	ec41 0b10 	vmov	d0, r0, r1
 8011a28:	f002 fbba 	bl	80141a0 <floor>
 8011a2c:	ec51 0b10 	vmov	r0, r1, d0
 8011a30:	f7ef f836 	bl	8000aa0 <__aeabi_d2f>
 8011a34:	ee08 0a10 	vmov	s16, r0
 8011a38:	f7fe b891 	b.w	800fb5e <iNemoEngine_API_Update+0x9de>
 8011a3c:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011a40:	ee17 0a90 	vmov	r0, s15
 8011a44:	f7ee fd24 	bl	8000490 <__aeabi_f2d>
 8011a48:	ec41 0b10 	vmov	d0, r0, r1
 8011a4c:	f002 fba8 	bl	80141a0 <floor>
 8011a50:	ec51 0b10 	vmov	r0, r1, d0
 8011a54:	f7ef f824 	bl	8000aa0 <__aeabi_d2f>
 8011a58:	ee0e 0a90 	vmov	s29, r0
 8011a5c:	f7fe b816 	b.w	800fa8c <iNemoEngine_API_Update+0x90c>
 8011a60:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011a64:	ee17 0a90 	vmov	r0, s15
 8011a68:	f7ee fd12 	bl	8000490 <__aeabi_f2d>
 8011a6c:	ec41 0b10 	vmov	d0, r0, r1
 8011a70:	f002 fb96 	bl	80141a0 <floor>
 8011a74:	ec51 0b10 	vmov	r0, r1, d0
 8011a78:	f7ef f812 	bl	8000aa0 <__aeabi_d2f>
 8011a7c:	ee08 0a10 	vmov	s16, r0
 8011a80:	f7fd bfd9 	b.w	800fa36 <iNemoEngine_API_Update+0x8b6>
 8011a84:	f3af 8000 	nop.w
 8011a88:	20000000 	.word	0x20000000
 8011a8c:	404ca5dc 	.word	0x404ca5dc
 8011a90:	3d088889 	.word	0x3d088889
 8011a94:	40568000 	.word	0x40568000
 8011a98:	43168000 	.word	0x43168000
 8011a9c:	391d4951 	.word	0x391d4951
 8011aa0:	383cbe62 	.word	0x383cbe62
 8011aa4:	3c75c28f 	.word	0x3c75c28f
 8011aa8:	469c3e00 	.word	0x469c3e00
 8011aac:	3d4ccccd 	.word	0x3d4ccccd
 8011ab0:	3dcccccd 	.word	0x3dcccccd
 8011ab4:	3a83126f 	.word	0x3a83126f
 8011ab8:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011abc:	ee17 0a90 	vmov	r0, s15
 8011ac0:	f7ee fce6 	bl	8000490 <__aeabi_f2d>
 8011ac4:	ec41 0b10 	vmov	d0, r0, r1
 8011ac8:	f002 fb6a 	bl	80141a0 <floor>
 8011acc:	ec51 0b10 	vmov	r0, r1, d0
 8011ad0:	f7ee ffe6 	bl	8000aa0 <__aeabi_d2f>
 8011ad4:	ee09 0a10 	vmov	s18, r0
 8011ad8:	f7fd bf82 	b.w	800f9e0 <iNemoEngine_API_Update+0x860>
 8011adc:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8011ae0:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 8011ae4:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011ae8:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011aec:	f7fe bf1a 	b.w	8010924 <iNemoEngine_API_Update+0x17a4>
 8011af0:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 8011af4:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8011af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011afc:	f340 8722 	ble.w	8012944 <iNemoEngine_API_Update+0x37c4>
 8011b00:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 8011b04:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011b08:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b10:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b14:	f100 87d2 	bmi.w	8012abc <iNemoEngine_API_Update+0x393c>
 8011b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b1c:	f141 833e 	bpl.w	801319c <iNemoEngine_API_Update+0x401c>
 8011b20:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 8011b24:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8011b28:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8011b2c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011b30:	ee78 5a65 	vsub.f32	s11, s16, s11
 8011b34:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8011b38:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 8011b3c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011b40:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8011b44:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b4c:	f2c1 833e 	blt.w	80131cc <iNemoEngine_API_Update+0x404c>
 8011b50:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 8011b54:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5c:	f141 84b3 	bpl.w	80134c6 <iNemoEngine_API_Update+0x4346>
 8011b60:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 8011b64:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 8011b68:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011b6c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011b70:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011b74:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011b78:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011b7c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011b80:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8011b84:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b8c:	f2c1 833e 	blt.w	801320c <iNemoEngine_API_Update+0x408c>
 8011b90:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 8011b94:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b9c:	f141 848c 	bpl.w	80134b8 <iNemoEngine_API_Update+0x4338>
 8011ba0:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 8011ba4:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 8011ba8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011bac:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011bb0:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011bb4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011bb8:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011bbc:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011bc0:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8011bc4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bcc:	f2c1 833e 	blt.w	801324c <iNemoEngine_API_Update+0x40cc>
 8011bd0:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 8011bd4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bdc:	f141 8469 	bpl.w	80134b2 <iNemoEngine_API_Update+0x4332>
 8011be0:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 8011be4:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8011be8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011bec:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011bf0:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011bf4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011bf8:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011bfc:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011c00:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8011c04:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c0c:	f2c1 833e 	blt.w	801328c <iNemoEngine_API_Update+0x410c>
 8011c10:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 8011c14:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c1c:	f141 84f1 	bpl.w	8013602 <iNemoEngine_API_Update+0x4482>
 8011c20:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 8011c24:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8011c28:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011c2c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011c30:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011c34:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011c38:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011c3c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011c40:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8011c44:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c4c:	f6fe acbf 	blt.w	80105ce <iNemoEngine_API_Update+0x144e>
 8011c50:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 8011c54:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 8011c58:	ee35 5a67 	vsub.f32	s10, s10, s15
 8011c5c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8011c60:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011c64:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8011c68:	ee87 9a85 	vdiv.f32	s18, s15, s10
 8011c6c:	ee39 9a23 	vadd.f32	s18, s18, s7
 8011c70:	f7fe bcad 	b.w	80105ce <iNemoEngine_API_Update+0x144e>
 8011c74:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011c78:	ee17 0a90 	vmov	r0, s15
 8011c7c:	f7ee fc08 	bl	8000490 <__aeabi_f2d>
 8011c80:	ec41 0b10 	vmov	d0, r0, r1
 8011c84:	f002 fa8c 	bl	80141a0 <floor>
 8011c88:	ec51 0b10 	vmov	r0, r1, d0
 8011c8c:	f7ee ff08 	bl	8000aa0 <__aeabi_d2f>
 8011c90:	ee08 0a10 	vmov	s16, r0
 8011c94:	f7fe b878 	b.w	800fd88 <iNemoEngine_API_Update+0xc08>
 8011c98:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011c9c:	ee17 0a90 	vmov	r0, s15
 8011ca0:	f7ee fbf6 	bl	8000490 <__aeabi_f2d>
 8011ca4:	ec41 0b10 	vmov	d0, r0, r1
 8011ca8:	f002 fa7a 	bl	80141a0 <floor>
 8011cac:	ec51 0b10 	vmov	r0, r1, d0
 8011cb0:	f7ee fef6 	bl	8000aa0 <__aeabi_d2f>
 8011cb4:	ee0e 0a90 	vmov	s29, r0
 8011cb8:	f7fe b83b 	b.w	800fd32 <iNemoEngine_API_Update+0xbb2>
 8011cbc:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011cc0:	ee17 0a90 	vmov	r0, s15
 8011cc4:	f7ee fbe4 	bl	8000490 <__aeabi_f2d>
 8011cc8:	ec41 0b10 	vmov	d0, r0, r1
 8011ccc:	f002 fa68 	bl	80141a0 <floor>
 8011cd0:	ec51 0b10 	vmov	r0, r1, d0
 8011cd4:	f7ee fee4 	bl	8000aa0 <__aeabi_d2f>
 8011cd8:	ee09 0a10 	vmov	s18, r0
 8011cdc:	f7fd bf95 	b.w	800fc0a <iNemoEngine_API_Update+0xa8a>
 8011ce0:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011ce4:	ee17 0a90 	vmov	r0, s15
 8011ce8:	f7ee fbd2 	bl	8000490 <__aeabi_f2d>
 8011cec:	ec41 0b10 	vmov	d0, r0, r1
 8011cf0:	f002 fa56 	bl	80141a0 <floor>
 8011cf4:	ec51 0b10 	vmov	r0, r1, d0
 8011cf8:	f7ee fed2 	bl	8000aa0 <__aeabi_d2f>
 8011cfc:	ee0e 0a90 	vmov	s29, r0
 8011d00:	f7fd bf58 	b.w	800fbb4 <iNemoEngine_API_Update+0xa34>
 8011d04:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011d08:	ee17 0a90 	vmov	r0, s15
 8011d0c:	f7ee fbc0 	bl	8000490 <__aeabi_f2d>
 8011d10:	ec41 0b10 	vmov	d0, r0, r1
 8011d14:	f002 fa44 	bl	80141a0 <floor>
 8011d18:	ec51 0b10 	vmov	r0, r1, d0
 8011d1c:	f7ee fec0 	bl	8000aa0 <__aeabi_d2f>
 8011d20:	ee09 0a10 	vmov	s18, r0
 8011d24:	f7fd bfda 	b.w	800fcdc <iNemoEngine_API_Update+0xb5c>
 8011d28:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 8011d2c:	edd7 9a05 	vldr	s19, [r7, #20]
 8011d30:	4ab1      	ldr	r2, [pc, #708]	@ (8011ff8 <iNemoEngine_API_Update+0x2e78>)
 8011d32:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8011d36:	f7fd bc12 	b.w	800f55e <iNemoEngine_API_Update+0x3de>
 8011d3a:	edd7 9a05 	vldr	s19, [r7, #20]
 8011d3e:	4aaf      	ldr	r2, [pc, #700]	@ (8011ffc <iNemoEngine_API_Update+0x2e7c>)
 8011d40:	eef0 8a67 	vmov.f32	s17, s15
 8011d44:	f7fd bc0b 	b.w	800f55e <iNemoEngine_API_Update+0x3de>
 8011d48:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011d4a:	2a00      	cmp	r2, #0
 8011d4c:	dd0c      	ble.n	8011d68 <iNemoEngine_API_Update+0x2be8>
 8011d4e:	ed9d 6a03 	vldr	s12, [sp, #12]
 8011d52:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 8011d56:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d5e:	dd03      	ble.n	8011d68 <iNemoEngine_API_Update+0x2be8>
 8011d60:	3a01      	subs	r2, #1
 8011d62:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8011d64:	f7fe bfe5 	b.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 8011d68:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8011d6c:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 8011d70:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011d74:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011d78:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d80:	f57e afd7 	bpl.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 8011d84:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 8011d88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011d8c:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8011d90:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d98:	f57e afcb 	bpl.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 8011d9c:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8011da0:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8011da4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011da8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011db0:	f341 83ac 	ble.w	801350c <iNemoEngine_API_Update+0x438c>
 8011db4:	3303      	adds	r3, #3
 8011db6:	e4f8      	b.n	80117aa <iNemoEngine_API_Update+0x262a>
 8011db8:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8012000 <iNemoEngine_API_Update+0x2e80>
 8011dbc:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dc4:	f57e ae8e 	bpl.w	8010ae4 <iNemoEngine_API_Update+0x1964>
 8011dc8:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 8012004 <iNemoEngine_API_Update+0x2e84>
 8011dcc:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dd4:	f280 80b5 	bge.w	8011f42 <iNemoEngine_API_Update+0x2dc2>
 8011dd8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011ddc:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8012008 <iNemoEngine_API_Update+0x2e88>
 8011de0:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011de8:	f280 80bd 	bge.w	8011f66 <iNemoEngine_API_Update+0x2de6>
 8011dec:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 801200c <iNemoEngine_API_Update+0x2e8c>
 8011df0:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011df8:	f280 80c7 	bge.w	8011f8a <iNemoEngine_API_Update+0x2e0a>
 8011dfc:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8012010 <iNemoEngine_API_Update+0x2e90>
 8011e00:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e08:	f280 80d1 	bge.w	8011fae <iNemoEngine_API_Update+0x2e2e>
 8011e0c:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8012014 <iNemoEngine_API_Update+0x2e94>
 8011e10:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e18:	f280 80db 	bge.w	8011fd2 <iNemoEngine_API_Update+0x2e52>
 8011e1c:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011e20:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e28:	db09      	blt.n	8011e3e <iNemoEngine_API_Update+0x2cbe>
 8011e2a:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011e2e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011e32:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8012018 <iNemoEngine_API_Update+0x2e98>
 8011e36:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 801201c <iNemoEngine_API_Update+0x2e9c>
 8011e3a:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011e3e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8011e42:	ee76 4a24 	vadd.f32	s9, s12, s9
 8011e46:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8011e4a:	ee84 5a24 	vdiv.f32	s10, s8, s9
 8011e4e:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8012004 <iNemoEngine_API_Update+0x2e84>
 8011e52:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8012020 <iNemoEngine_API_Update+0x2ea0>
 8011e56:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8012000 <iNemoEngine_API_Update+0x2e80>
 8011e5a:	eeb4 5ae4 	vcmpe.f32	s10, s9
 8011e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e62:	bfb8      	it	lt
 8011e64:	eeb0 5a64 	vmovlt.f32	s10, s9
 8011e68:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011e6c:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8012024 <iNemoEngine_API_Update+0x2ea4>
 8011e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e74:	ee65 4a24 	vmul.f32	s9, s10, s9
 8011e78:	ee65 3a04 	vmul.f32	s7, s10, s8
 8011e7c:	f141 810f 	bpl.w	801309e <iNemoEngine_API_Update+0x3f1e>
 8011e80:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e88:	f2c1 810f 	blt.w	80130aa <iNemoEngine_API_Update+0x3f2a>
 8011e8c:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 8012004 <iNemoEngine_API_Update+0x2e84>
 8011e90:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e98:	f141 8112 	bpl.w	80130c0 <iNemoEngine_API_Update+0x3f40>
 8011e9c:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8012000 <iNemoEngine_API_Update+0x2e80>
 8011ea0:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8012028 <iNemoEngine_API_Update+0x2ea8>
 8011ea4:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011ea8:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8011eac:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011eb0:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8012008 <iNemoEngine_API_Update+0x2e88>
 8011eb4:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ebc:	f2c1 8112 	blt.w	80130e4 <iNemoEngine_API_Update+0x3f64>
 8011ec0:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 801200c <iNemoEngine_API_Update+0x2e8c>
 8011ec4:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ecc:	f141 8112 	bpl.w	80130f4 <iNemoEngine_API_Update+0x3f74>
 8011ed0:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8012008 <iNemoEngine_API_Update+0x2e88>
 8011ed4:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 801202c <iNemoEngine_API_Update+0x2eac>
 8011ed8:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8012030 <iNemoEngine_API_Update+0x2eb0>
 8011edc:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011ee0:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011ee4:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8012010 <iNemoEngine_API_Update+0x2e90>
 8011ee8:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ef0:	f2c1 8112 	blt.w	8013118 <iNemoEngine_API_Update+0x3f98>
 8011ef4:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8012014 <iNemoEngine_API_Update+0x2e94>
 8011ef8:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f00:	f141 8112 	bpl.w	8013128 <iNemoEngine_API_Update+0x3fa8>
 8011f04:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8012010 <iNemoEngine_API_Update+0x2e90>
 8011f08:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8012034 <iNemoEngine_API_Update+0x2eb4>
 8011f0c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011f10:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 8011f14:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011f18:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011f1c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f24:	db09      	blt.n	8011f3a <iNemoEngine_API_Update+0x2dba>
 8011f26:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011f2a:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011f2e:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8012038 <iNemoEngine_API_Update+0x2eb8>
 8011f32:	eddf 9a42 	vldr	s19, [pc, #264]	@ 801203c <iNemoEngine_API_Update+0x2ebc>
 8011f36:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011f3a:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011f3e:	f7fe be19 	b.w	8010b74 <iNemoEngine_API_Update+0x19f4>
 8011f42:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8012008 <iNemoEngine_API_Update+0x2e88>
 8011f46:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f4e:	d50a      	bpl.n	8011f66 <iNemoEngine_API_Update+0x2de6>
 8011f50:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 8012004 <iNemoEngine_API_Update+0x2e84>
 8011f54:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8012040 <iNemoEngine_API_Update+0x2ec0>
 8011f58:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8012044 <iNemoEngine_API_Update+0x2ec4>
 8011f5c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011f60:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011f64:	e742      	b.n	8011dec <iNemoEngine_API_Update+0x2c6c>
 8011f66:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 801200c <iNemoEngine_API_Update+0x2e8c>
 8011f6a:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f72:	d50a      	bpl.n	8011f8a <iNemoEngine_API_Update+0x2e0a>
 8011f74:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8012008 <iNemoEngine_API_Update+0x2e88>
 8011f78:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8012048 <iNemoEngine_API_Update+0x2ec8>
 8011f7c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011f80:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011f84:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011f88:	e738      	b.n	8011dfc <iNemoEngine_API_Update+0x2c7c>
 8011f8a:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8012010 <iNemoEngine_API_Update+0x2e90>
 8011f8e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f96:	d50a      	bpl.n	8011fae <iNemoEngine_API_Update+0x2e2e>
 8011f98:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 801200c <iNemoEngine_API_Update+0x2e8c>
 8011f9c:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 801204c <iNemoEngine_API_Update+0x2ecc>
 8011fa0:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011fa4:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8011fa8:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011fac:	e72e      	b.n	8011e0c <iNemoEngine_API_Update+0x2c8c>
 8011fae:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8012014 <iNemoEngine_API_Update+0x2e94>
 8011fb2:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fba:	d50a      	bpl.n	8011fd2 <iNemoEngine_API_Update+0x2e52>
 8011fbc:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8012010 <iNemoEngine_API_Update+0x2e90>
 8011fc0:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8012050 <iNemoEngine_API_Update+0x2ed0>
 8011fc4:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011fc8:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 8011fcc:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011fd0:	e724      	b.n	8011e1c <iNemoEngine_API_Update+0x2c9c>
 8011fd2:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8011fd6:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fde:	f57f af24 	bpl.w	8011e2a <iNemoEngine_API_Update+0x2caa>
 8011fe2:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8012014 <iNemoEngine_API_Update+0x2e94>
 8011fe6:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 8012054 <iNemoEngine_API_Update+0x2ed4>
 8011fea:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8012058 <iNemoEngine_API_Update+0x2ed8>
 8011fee:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011ff2:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011ff6:	e722      	b.n	8011e3e <iNemoEngine_API_Update+0x2cbe>
 8011ff8:	3727c5ac 	.word	0x3727c5ac
 8011ffc:	3ac49ba6 	.word	0x3ac49ba6
 8012000:	3c23d70a 	.word	0x3c23d70a
 8012004:	3c75c28f 	.word	0x3c75c28f
 8012008:	3cf5c28f 	.word	0x3cf5c28f
 801200c:	3d4ccccd 	.word	0x3d4ccccd
 8012010:	3dcccccd 	.word	0x3dcccccd
 8012014:	3e4ccccd 	.word	0x3e4ccccd
 8012018:	47179000 	.word	0x47179000
 801201c:	4415c000 	.word	0x4415c000
 8012020:	3ba3d70a 	.word	0x3ba3d70a
 8012024:	3b449ba6 	.word	0x3b449ba6
 8012028:	411ffff6 	.word	0x411ffff6
 801202c:	418c0000 	.word	0x418c0000
 8012030:	3f933333 	.word	0x3f933333
 8012034:	42af0000 	.word	0x42af0000
 8012038:	43480000 	.word	0x43480000
 801203c:	424a0000 	.word	0x424a0000
 8012040:	41d55556 	.word	0x41d55556
 8012044:	3fcccccd 	.word	0x3fcccccd
 8012048:	4315ffff 	.word	0x4315ffff
 801204c:	43200000 	.word	0x43200000
 8012050:	44848000 	.word	0x44848000
 8012054:	44c80000 	.word	0x44c80000
 8012058:	42ee0000 	.word	0x42ee0000
 801205c:	2000      	movs	r0, #0
 801205e:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 8012062:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 8012066:	49d7      	ldr	r1, [pc, #860]	@ (80123c4 <iNemoEngine_API_Update+0x3244>)
 8012068:	6001      	str	r1, [r0, #0]
 801206a:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 801206e:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 8012072:	4ad5      	ldr	r2, [pc, #852]	@ (80123c8 <iNemoEngine_API_Update+0x3248>)
 8012074:	4bd5      	ldr	r3, [pc, #852]	@ (80123cc <iNemoEngine_API_Update+0x324c>)
 8012076:	600a      	str	r2, [r1, #0]
 8012078:	f8cb 3000 	str.w	r3, [fp]
 801207c:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 8012080:	9005      	str	r0, [sp, #20]
 8012082:	9106      	str	r1, [sp, #24]
 8012084:	2e00      	cmp	r6, #0
 8012086:	f001 82f7 	beq.w	8013678 <iNemoEngine_API_Update+0x44f8>
 801208a:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 80123d0 <iNemoEngine_API_Update+0x3250>
 801208e:	ee69 da27 	vmul.f32	s27, s18, s15
 8012092:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8012096:	ee28 ea27 	vmul.f32	s28, s16, s15
 801209a:	ee6e aaa7 	vmul.f32	s21, s29, s15
 801209e:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80120a2:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80120a6:	ee17 0a90 	vmov	r0, s15
 80120aa:	f7ee f9f1 	bl	8000490 <__aeabi_f2d>
 80120ae:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 80120b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80120b6:	ee17 0a90 	vmov	r0, s15
 80120ba:	f7ee f9e9 	bl	8000490 <__aeabi_f2d>
 80120be:	ee7e 7a69 	vsub.f32	s15, s28, s19
 80120c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80120c6:	ee17 0a90 	vmov	r0, s15
 80120ca:	f7ee f9e1 	bl	8000490 <__aeabi_f2d>
 80120ce:	ee7e 7a29 	vadd.f32	s15, s28, s19
 80120d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80120d6:	ee17 0a90 	vmov	r0, s15
 80120da:	f7ee f9d9 	bl	8000490 <__aeabi_f2d>
 80120de:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 80120e2:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 80120e6:	ee17 0a90 	vmov	r0, s15
 80120ea:	f7ee f9d1 	bl	8000490 <__aeabi_f2d>
 80120ee:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 80120f2:	4602      	mov	r2, r0
 80120f4:	460b      	mov	r3, r1
 80120f6:	ee17 0a90 	vmov	r0, s15
 80120fa:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 80120fe:	f7ee f9c7 	bl	8000490 <__aeabi_f2d>
 8012102:	230c      	movs	r3, #12
 8012104:	eef0 7aea 	vabs.f32	s15, s21
 8012108:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 801210c:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 80123d4 <iNemoEngine_API_Update+0x3254>
 8012110:	edcd 7a03 	vstr	s15, [sp, #12]
 8012114:	fb13 5606 	smlabb	r6, r3, r6, r5
 8012118:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 801211c:	eef0 caed 	vabs.f32	s25, s27
 8012120:	eeb0 bace 	vabs.f32	s22, s28
 8012124:	46aa      	mov	sl, r5
 8012126:	e060      	b.n	80121ea <iNemoEngine_API_Update+0x306a>
 8012128:	eddf 7aab 	vldr	s15, [pc, #684]	@ 80123d8 <iNemoEngine_API_Update+0x3258>
 801212c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012134:	f280 815a 	bge.w	80123ec <iNemoEngine_API_Update+0x326c>
 8012138:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 80123dc <iNemoEngine_API_Update+0x325c>
 801213c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012144:	f300 816a 	bgt.w	801241c <iNemoEngine_API_Update+0x329c>
 8012148:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801214c:	f001 ffac 	bl	80140a8 <ceil>
 8012150:	ec51 0b10 	vmov	r0, r1, d0
 8012154:	f7ee fca4 	bl	8000aa0 <__aeabi_d2f>
 8012158:	4603      	mov	r3, r0
 801215a:	eeb4 bae9 	vcmpe.f32	s22, s19
 801215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012162:	f8ca 3000 	str.w	r3, [sl]
 8012166:	d54e      	bpl.n	8012206 <iNemoEngine_API_Update+0x3086>
 8012168:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 80123d8 <iNemoEngine_API_Update+0x3258>
 801216c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012174:	f280 811b 	bge.w	80123ae <iNemoEngine_API_Update+0x322e>
 8012178:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80123dc <iNemoEngine_API_Update+0x325c>
 801217c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012184:	f300 8148 	bgt.w	8012418 <iNemoEngine_API_Update+0x3298>
 8012188:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 801218c:	f001 ff8c 	bl	80140a8 <ceil>
 8012190:	ec51 0b10 	vmov	r0, r1, d0
 8012194:	f7ee fc84 	bl	8000aa0 <__aeabi_d2f>
 8012198:	4603      	mov	r3, r0
 801219a:	eddd 7a03 	vldr	s15, [sp, #12]
 801219e:	f8ca 3004 	str.w	r3, [sl, #4]
 80121a2:	eef4 7ae9 	vcmpe.f32	s15, s19
 80121a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121aa:	d52f      	bpl.n	801220c <iNemoEngine_API_Update+0x308c>
 80121ac:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 80123d8 <iNemoEngine_API_Update+0x3258>
 80121b0:	eef4 eae7 	vcmpe.f32	s29, s15
 80121b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121b8:	f280 8122 	bge.w	8012400 <iNemoEngine_API_Update+0x3280>
 80121bc:	eddf 7a87 	vldr	s15, [pc, #540]	@ 80123dc <iNemoEngine_API_Update+0x325c>
 80121c0:	eef4 eae7 	vcmpe.f32	s29, s15
 80121c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121c8:	f300 8124 	bgt.w	8012414 <iNemoEngine_API_Update+0x3294>
 80121cc:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 80121d0:	f001 ff6a 	bl	80140a8 <ceil>
 80121d4:	ec51 0b10 	vmov	r0, r1, d0
 80121d8:	f7ee fc62 	bl	8000aa0 <__aeabi_d2f>
 80121dc:	4603      	mov	r3, r0
 80121de:	f8ca 3008 	str.w	r3, [sl, #8]
 80121e2:	f10a 0a0c 	add.w	sl, sl, #12
 80121e6:	45b2      	cmp	sl, r6
 80121e8:	d018      	beq.n	801221c <iNemoEngine_API_Update+0x309c>
 80121ea:	eef4 cae9 	vcmpe.f32	s25, s19
 80121ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121f2:	d499      	bmi.n	8012128 <iNemoEngine_API_Update+0x2fa8>
 80121f4:	ee1d 3a90 	vmov	r3, s27
 80121f8:	eeb4 bae9 	vcmpe.f32	s22, s19
 80121fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012200:	f8ca 3000 	str.w	r3, [sl]
 8012204:	d4b0      	bmi.n	8012168 <iNemoEngine_API_Update+0x2fe8>
 8012206:	ee1e 3a10 	vmov	r3, s28
 801220a:	e7c6      	b.n	801219a <iNemoEngine_API_Update+0x301a>
 801220c:	ee1a 3a90 	vmov	r3, s21
 8012210:	f10a 0a0c 	add.w	sl, sl, #12
 8012214:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012218:	45b2      	cmp	sl, r6
 801221a:	d1e6      	bne.n	80121ea <iNemoEngine_API_Update+0x306a>
 801221c:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8012220:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8012224:	f1ba 0f00 	cmp.w	sl, #0
 8012228:	f000 81ff 	beq.w	801262a <iNemoEngine_API_Update+0x34aa>
 801222c:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 80123e0 <iNemoEngine_API_Update+0x3260>
 8012230:	ee6c da27 	vmul.f32	s27, s24, s15
 8012234:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8012238:	ee2d ea27 	vmul.f32	s28, s26, s15
 801223c:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8012240:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8012244:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8012248:	ee17 0a90 	vmov	r0, s15
 801224c:	f7ee f920 	bl	8000490 <__aeabi_f2d>
 8012250:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8012254:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8012258:	ee17 0a90 	vmov	r0, s15
 801225c:	f7ee f918 	bl	8000490 <__aeabi_f2d>
 8012260:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8012264:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012268:	ee17 0a90 	vmov	r0, s15
 801226c:	f7ee f910 	bl	8000490 <__aeabi_f2d>
 8012270:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8012274:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012278:	ee17 0a90 	vmov	r0, s15
 801227c:	f7ee f908 	bl	8000490 <__aeabi_f2d>
 8012280:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8012284:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012288:	ee17 0a90 	vmov	r0, s15
 801228c:	f7ee f900 	bl	8000490 <__aeabi_f2d>
 8012290:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8012294:	4602      	mov	r2, r0
 8012296:	460b      	mov	r3, r1
 8012298:	ee17 0a90 	vmov	r0, s15
 801229c:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 80122a0:	f7ee f8f6 	bl	8000490 <__aeabi_f2d>
 80122a4:	230c      	movs	r3, #12
 80122a6:	eef0 7aea 	vabs.f32	s15, s21
 80122aa:	fb13 690a 	smlabb	r9, r3, sl, r6
 80122ae:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 80122b2:	eddf 9a48 	vldr	s19, [pc, #288]	@ 80123d4 <iNemoEngine_API_Update+0x3254>
 80122b6:	edcd 7a03 	vstr	s15, [sp, #12]
 80122ba:	eef0 caed 	vabs.f32	s25, s27
 80122be:	eeb0 bace 	vabs.f32	s22, s28
 80122c2:	46b2      	mov	sl, r6
 80122c4:	e062      	b.n	801238c <iNemoEngine_API_Update+0x320c>
 80122c6:	eddf 7a47 	vldr	s15, [pc, #284]	@ 80123e4 <iNemoEngine_API_Update+0x3264>
 80122ca:	eeb4 cae7 	vcmpe.f32	s24, s15
 80122ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122d2:	f280 82d3 	bge.w	801287c <iNemoEngine_API_Update+0x36fc>
 80122d6:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80123e8 <iNemoEngine_API_Update+0x3268>
 80122da:	eeb4 cae7 	vcmpe.f32	s24, s15
 80122de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122e2:	f300 82e5 	bgt.w	80128b0 <iNemoEngine_API_Update+0x3730>
 80122e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80122ea:	f001 fedd 	bl	80140a8 <ceil>
 80122ee:	ec51 0b10 	vmov	r0, r1, d0
 80122f2:	f7ee fbd5 	bl	8000aa0 <__aeabi_d2f>
 80122f6:	4603      	mov	r3, r0
 80122f8:	eeb4 bae9 	vcmpe.f32	s22, s19
 80122fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012300:	f8ca 3000 	str.w	r3, [sl]
 8012304:	d550      	bpl.n	80123a8 <iNemoEngine_API_Update+0x3228>
 8012306:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80123e4 <iNemoEngine_API_Update+0x3264>
 801230a:	eeb4 dae7 	vcmpe.f32	s26, s15
 801230e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012312:	f280 82a9 	bge.w	8012868 <iNemoEngine_API_Update+0x36e8>
 8012316:	eddf 7a34 	vldr	s15, [pc, #208]	@ 80123e8 <iNemoEngine_API_Update+0x3268>
 801231a:	eeb4 dae7 	vcmpe.f32	s26, s15
 801231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012322:	f300 82c2 	bgt.w	80128aa <iNemoEngine_API_Update+0x372a>
 8012326:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 801232a:	f001 febd 	bl	80140a8 <ceil>
 801232e:	ec51 0b10 	vmov	r0, r1, d0
 8012332:	f7ee fbb5 	bl	8000aa0 <__aeabi_d2f>
 8012336:	4603      	mov	r3, r0
 8012338:	eddd 7a03 	vldr	s15, [sp, #12]
 801233c:	f8ca 3004 	str.w	r3, [sl, #4]
 8012340:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012348:	f140 8166 	bpl.w	8012618 <iNemoEngine_API_Update+0x3498>
 801234c:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80123e4 <iNemoEngine_API_Update+0x3264>
 8012350:	eef4 bae7 	vcmpe.f32	s23, s15
 8012354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012358:	f280 829a 	bge.w	8012890 <iNemoEngine_API_Update+0x3710>
 801235c:	eddf 7a22 	vldr	s15, [pc, #136]	@ 80123e8 <iNemoEngine_API_Update+0x3268>
 8012360:	eef4 bae7 	vcmpe.f32	s23, s15
 8012364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012368:	f300 829c 	bgt.w	80128a4 <iNemoEngine_API_Update+0x3724>
 801236c:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8012370:	f001 fe9a 	bl	80140a8 <ceil>
 8012374:	ec51 0b10 	vmov	r0, r1, d0
 8012378:	f7ee fb92 	bl	8000aa0 <__aeabi_d2f>
 801237c:	4603      	mov	r3, r0
 801237e:	f8ca 3008 	str.w	r3, [sl, #8]
 8012382:	f10a 0a0c 	add.w	sl, sl, #12
 8012386:	45ca      	cmp	sl, r9
 8012388:	f000 814f 	beq.w	801262a <iNemoEngine_API_Update+0x34aa>
 801238c:	eef4 cae9 	vcmpe.f32	s25, s19
 8012390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012394:	d497      	bmi.n	80122c6 <iNemoEngine_API_Update+0x3146>
 8012396:	ee1d 3a90 	vmov	r3, s27
 801239a:	eeb4 bae9 	vcmpe.f32	s22, s19
 801239e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123a2:	f8ca 3000 	str.w	r3, [sl]
 80123a6:	d4ae      	bmi.n	8012306 <iNemoEngine_API_Update+0x3186>
 80123a8:	ee1e 3a10 	vmov	r3, s28
 80123ac:	e7c4      	b.n	8012338 <iNemoEngine_API_Update+0x31b8>
 80123ae:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80123b2:	f001 fef5 	bl	80141a0 <floor>
 80123b6:	ec51 0b10 	vmov	r0, r1, d0
 80123ba:	f7ee fb71 	bl	8000aa0 <__aeabi_d2f>
 80123be:	4603      	mov	r3, r0
 80123c0:	e6eb      	b.n	801219a <iNemoEngine_API_Update+0x301a>
 80123c2:	bf00      	nop
 80123c4:	3a7001e0 	.word	0x3a7001e0
 80123c8:	3a000100 	.word	0x3a000100
 80123cc:	3a8c0118 	.word	0x3a8c0118
 80123d0:	44888777 	.word	0x44888777
 80123d4:	4b000000 	.word	0x4b000000
 80123d8:	39f001e1 	.word	0x39f001e1
 80123dc:	b9f001e1 	.word	0xb9f001e1
 80123e0:	44fffe00 	.word	0x44fffe00
 80123e4:	39800100 	.word	0x39800100
 80123e8:	b9800100 	.word	0xb9800100
 80123ec:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80123f0:	f001 fed6 	bl	80141a0 <floor>
 80123f4:	ec51 0b10 	vmov	r0, r1, d0
 80123f8:	f7ee fb52 	bl	8000aa0 <__aeabi_d2f>
 80123fc:	4603      	mov	r3, r0
 80123fe:	e6ac      	b.n	801215a <iNemoEngine_API_Update+0x2fda>
 8012400:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8012404:	f001 fecc 	bl	80141a0 <floor>
 8012408:	ec51 0b10 	vmov	r0, r1, d0
 801240c:	f7ee fb48 	bl	8000aa0 <__aeabi_d2f>
 8012410:	4603      	mov	r3, r0
 8012412:	e6e4      	b.n	80121de <iNemoEngine_API_Update+0x305e>
 8012414:	464b      	mov	r3, r9
 8012416:	e6e2      	b.n	80121de <iNemoEngine_API_Update+0x305e>
 8012418:	464b      	mov	r3, r9
 801241a:	e6be      	b.n	801219a <iNemoEngine_API_Update+0x301a>
 801241c:	464b      	mov	r3, r9
 801241e:	e69c      	b.n	801215a <iNemoEngine_API_Update+0x2fda>
 8012420:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8012424:	4bb1      	ldr	r3, [pc, #708]	@ (80126ec <iNemoEngine_API_Update+0x356c>)
 8012426:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 801242a:	2100      	movs	r1, #0
 801242c:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8012430:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8012434:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8012438:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 801243c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8012440:	f001 fbfc 	bl	8013c3c <memset>
 8012444:	ed97 6a02 	vldr	s12, [r7, #8]
 8012448:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 80126f0 <iNemoEngine_API_Update+0x3570>
 801244c:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 80126f4 <iNemoEngine_API_Update+0x3574>
 8012450:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 80126f8 <iNemoEngine_API_Update+0x3578>
 8012454:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 80126fc <iNemoEngine_API_Update+0x357c>
 8012458:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8012700 <iNemoEngine_API_Update+0x3580>
 801245c:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8012460:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012464:	2300      	movs	r3, #0
 8012466:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 801246a:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8012704 <iNemoEngine_API_Update+0x3584>
 801246e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012472:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012476:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 801247a:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 801247e:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012708 <iNemoEngine_API_Update+0x3588>
 8012482:	4ba2      	ldr	r3, [pc, #648]	@ (801270c <iNemoEngine_API_Update+0x358c>)
 8012484:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012488:	ee66 7a27 	vmul.f32	s15, s12, s15
 801248c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012490:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8012494:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012710 <iNemoEngine_API_Update+0x3590>
 8012498:	4b9e      	ldr	r3, [pc, #632]	@ (8012714 <iNemoEngine_API_Update+0x3594>)
 801249a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 801249e:	ee66 7a27 	vmul.f32	s15, s12, s15
 80124a2:	4b9d      	ldr	r3, [pc, #628]	@ (8012718 <iNemoEngine_API_Update+0x3598>)
 80124a4:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 80124a8:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 801271c <iNemoEngine_API_Update+0x359c>
 80124ac:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80124b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80124b4:	4b9a      	ldr	r3, [pc, #616]	@ (8012720 <iNemoEngine_API_Update+0x35a0>)
 80124b6:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 80124ba:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80124be:	eddf 7a99 	vldr	s15, [pc, #612]	@ 8012724 <iNemoEngine_API_Update+0x35a4>
 80124c2:	4b99      	ldr	r3, [pc, #612]	@ (8012728 <iNemoEngine_API_Update+0x35a8>)
 80124c4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80124c8:	4b98      	ldr	r3, [pc, #608]	@ (801272c <iNemoEngine_API_Update+0x35ac>)
 80124ca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80124ce:	ee66 5a25 	vmul.f32	s11, s12, s11
 80124d2:	4b97      	ldr	r3, [pc, #604]	@ (8012730 <iNemoEngine_API_Update+0x35b0>)
 80124d4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80124d8:	ee26 5a05 	vmul.f32	s10, s12, s10
 80124dc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80124e0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 80124e4:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 80124e8:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 80124ec:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 80124f0:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 80124f4:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 80124f8:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 80124fc:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012500:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012504:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8012508:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 801250c:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8012510:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8012514:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8012734 <iNemoEngine_API_Update+0x35b4>
 8012518:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8012738 <iNemoEngine_API_Update+0x35b8>
 801251c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 801273c <iNemoEngine_API_Update+0x35bc>
 8012520:	eddf 4a87 	vldr	s9, [pc, #540]	@ 8012740 <iNemoEngine_API_Update+0x35c0>
 8012524:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8012528:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 801252c:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8012530:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8012534:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8012538:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 801253c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8012540:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8012544:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8012548:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 801254c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8012550:	ee66 6a26 	vmul.f32	s13, s12, s13
 8012554:	ee26 7a07 	vmul.f32	s14, s12, s14
 8012558:	ee66 7a27 	vmul.f32	s15, s12, s15
 801255c:	ee66 2a23 	vmul.f32	s5, s12, s7
 8012560:	ee26 3a02 	vmul.f32	s6, s12, s4
 8012564:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8012568:	ee66 4a24 	vmul.f32	s9, s12, s9
 801256c:	4b75      	ldr	r3, [pc, #468]	@ (8012744 <iNemoEngine_API_Update+0x35c4>)
 801256e:	4a76      	ldr	r2, [pc, #472]	@ (8012748 <iNemoEngine_API_Update+0x35c8>)
 8012570:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8012574:	ee66 1a04 	vmul.f32	s3, s12, s8
 8012578:	4b74      	ldr	r3, [pc, #464]	@ (801274c <iNemoEngine_API_Update+0x35cc>)
 801257a:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 8012768 <iNemoEngine_API_Update+0x35e8>
 801257e:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 801276c <iNemoEngine_API_Update+0x35ec>
 8012582:	4e73      	ldr	r6, [pc, #460]	@ (8012750 <iNemoEngine_API_Update+0x35d0>)
 8012584:	4d73      	ldr	r5, [pc, #460]	@ (8012754 <iNemoEngine_API_Update+0x35d4>)
 8012586:	4874      	ldr	r0, [pc, #464]	@ (8012758 <iNemoEngine_API_Update+0x35d8>)
 8012588:	4974      	ldr	r1, [pc, #464]	@ (801275c <iNemoEngine_API_Update+0x35dc>)
 801258a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 801258e:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8012592:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8012596:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 801259a:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 801259e:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 80125a2:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 80125a6:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 80125aa:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 80125ae:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 80125b2:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 80125b6:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 80125ba:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80125be:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80125c2:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 80125c6:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 80125ca:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 80125ce:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 80125d2:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 80125d6:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 80125da:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 80125de:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 80125e2:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 80125e6:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 80125ea:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 80125ee:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 80125f2:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 80125f6:	787b      	ldrb	r3, [r7, #1]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	f000 81a7 	beq.w	801294c <iNemoEngine_API_Update+0x37cc>
 80125fe:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012602:	932b      	str	r3, [sp, #172]	@ 0xac
 8012604:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8012608:	932c      	str	r3, [sp, #176]	@ 0xb0
 801260a:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 801260e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8012610:	2300      	movs	r3, #0
 8012612:	707b      	strb	r3, [r7, #1]
 8012614:	f7fd b8ad 	b.w	800f772 <iNemoEngine_API_Update+0x5f2>
 8012618:	ee1a 3a90 	vmov	r3, s21
 801261c:	f10a 0a0c 	add.w	sl, sl, #12
 8012620:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012624:	45ca      	cmp	sl, r9
 8012626:	f47f aeb1 	bne.w	801238c <iNemoEngine_API_Update+0x320c>
 801262a:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 801262e:	f1ba 0f00 	cmp.w	sl, #0
 8012632:	f000 87f3 	beq.w	801361c <iNemoEngine_API_Update+0x449c>
 8012636:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8012760 <iNemoEngine_API_Update+0x35e0>
 801263a:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 801263e:	ee6f daa7 	vmul.f32	s27, s31, s15
 8012642:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8012646:	ee67 aa27 	vmul.f32	s21, s14, s15
 801264a:	ee2f ea27 	vmul.f32	s28, s30, s15
 801264e:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8012652:	eef0 caed 	vabs.f32	s25, s27
 8012656:	ee17 0a90 	vmov	r0, s15
 801265a:	f7ed ff19 	bl	8000490 <__aeabi_f2d>
 801265e:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8012662:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8012666:	ee17 0a90 	vmov	r0, s15
 801266a:	f7ed ff11 	bl	8000490 <__aeabi_f2d>
 801266e:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8012672:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012676:	ee17 0a90 	vmov	r0, s15
 801267a:	f7ed ff09 	bl	8000490 <__aeabi_f2d>
 801267e:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8012682:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012686:	ee17 0a90 	vmov	r0, s15
 801268a:	f7ed ff01 	bl	8000490 <__aeabi_f2d>
 801268e:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8012692:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8012696:	ee17 0a90 	vmov	r0, s15
 801269a:	f7ed fef9 	bl	8000490 <__aeabi_f2d>
 801269e:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 80126a2:	4602      	mov	r2, r0
 80126a4:	460b      	mov	r3, r1
 80126a6:	ee17 0a90 	vmov	r0, s15
 80126aa:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 80126ae:	f7ed feef 	bl	8000490 <__aeabi_f2d>
 80126b2:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 80126b6:	eef0 7aea 	vabs.f32	s15, s21
 80126ba:	220c      	movs	r2, #12
 80126bc:	fb12 320a 	smlabb	r2, r2, sl, r3
 80126c0:	edcd 7a03 	vstr	s15, [sp, #12]
 80126c4:	eef0 7a4d 	vmov.f32	s15, s26
 80126c8:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 80126cc:	eeb0 da6e 	vmov.f32	s26, s29
 80126d0:	eddf 9a24 	vldr	s19, [pc, #144]	@ 8012764 <iNemoEngine_API_Update+0x35e4>
 80126d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80126d6:	eef0 ea6b 	vmov.f32	s29, s23
 80126da:	eeb0 bace 	vabs.f32	s22, s28
 80126de:	eef0 ba49 	vmov.f32	s23, s18
 80126e2:	469a      	mov	sl, r3
 80126e4:	4691      	mov	r9, r2
 80126e6:	eeb0 9a67 	vmov.f32	s18, s15
 80126ea:	e0ac      	b.n	8012846 <iNemoEngine_API_Update+0x36c6>
 80126ec:	bf666666 	.word	0xbf666666
 80126f0:	3d072b02 	.word	0x3d072b02
 80126f4:	3ca3d70a 	.word	0x3ca3d70a
 80126f8:	3d4ccccd 	.word	0x3d4ccccd
 80126fc:	3ecccccd 	.word	0x3ecccccd
 8012700:	3f4ccccd 	.word	0x3f4ccccd
 8012704:	3cb43958 	.word	0x3cb43958
 8012708:	3cf5c28f 	.word	0x3cf5c28f
 801270c:	3eb33333 	.word	0x3eb33333
 8012710:	3d75c28f 	.word	0x3d75c28f
 8012714:	3ee66666 	.word	0x3ee66666
 8012718:	3f866666 	.word	0x3f866666
 801271c:	3d23d70a 	.word	0x3d23d70a
 8012720:	3f8ccccd 	.word	0x3f8ccccd
 8012724:	3d8f5c29 	.word	0x3d8f5c29
 8012728:	3f933333 	.word	0x3f933333
 801272c:	3ebd70a4 	.word	0x3ebd70a4
 8012730:	40a00000 	.word	0x40a00000
 8012734:	3dcccccd 	.word	0x3dcccccd
 8012738:	3e4ccccd 	.word	0x3e4ccccd
 801273c:	3e99999a 	.word	0x3e99999a
 8012740:	3f666666 	.word	0x3f666666
 8012744:	40200000 	.word	0x40200000
 8012748:	3f99999a 	.word	0x3f99999a
 801274c:	40400000 	.word	0x40400000
 8012750:	3fb9999a 	.word	0x3fb9999a
 8012754:	3fcccccd 	.word	0x3fcccccd
 8012758:	3fe66666 	.word	0x3fe66666
 801275c:	3f333333 	.word	0x3f333333
 8012760:	446a0ccd 	.word	0x446a0ccd
 8012764:	4b000000 	.word	0x4b000000
 8012768:	3fa66666 	.word	0x3fa66666
 801276c:	3f19999a 	.word	0x3f19999a
 8012770:	3cfaad3b 	.word	0x3cfaad3b
 8012774:	bcfaad3b 	.word	0xbcfaad3b
 8012778:	80000000 	.word	0x80000000
 801277c:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 8012780:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8012770 <iNemoEngine_API_Update+0x35f0>
 8012784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801278c:	f280 80b1 	bge.w	80128f2 <iNemoEngine_API_Update+0x3772>
 8012790:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 8012774 <iNemoEngine_API_Update+0x35f4>
 8012794:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801279c:	f300 80c3 	bgt.w	8012926 <iNemoEngine_API_Update+0x37a6>
 80127a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80127a4:	f001 fc80 	bl	80140a8 <ceil>
 80127a8:	ec51 0b10 	vmov	r0, r1, d0
 80127ac:	f7ee f978 	bl	8000aa0 <__aeabi_d2f>
 80127b0:	4603      	mov	r3, r0
 80127b2:	eeb4 bae9 	vcmpe.f32	s22, s19
 80127b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ba:	f8ca 3000 	str.w	r3, [sl]
 80127be:	d550      	bpl.n	8012862 <iNemoEngine_API_Update+0x36e2>
 80127c0:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 80127c4:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8012770 <iNemoEngine_API_Update+0x35f0>
 80127c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80127cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127d0:	f280 8085 	bge.w	80128de <iNemoEngine_API_Update+0x375e>
 80127d4:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 8012774 <iNemoEngine_API_Update+0x35f4>
 80127d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80127dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127e0:	f300 809e 	bgt.w	8012920 <iNemoEngine_API_Update+0x37a0>
 80127e4:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80127e8:	f001 fc5e 	bl	80140a8 <ceil>
 80127ec:	ec51 0b10 	vmov	r0, r1, d0
 80127f0:	f7ee f956 	bl	8000aa0 <__aeabi_d2f>
 80127f4:	4603      	mov	r3, r0
 80127f6:	eddd 7a03 	vldr	s15, [sp, #12]
 80127fa:	f8ca 3004 	str.w	r3, [sl, #4]
 80127fe:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012806:	d556      	bpl.n	80128b6 <iNemoEngine_API_Update+0x3736>
 8012808:	eddd 7a08 	vldr	s15, [sp, #32]
 801280c:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 8012770 <iNemoEngine_API_Update+0x35f0>
 8012810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012818:	da75      	bge.n	8012906 <iNemoEngine_API_Update+0x3786>
 801281a:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 8012774 <iNemoEngine_API_Update+0x35f4>
 801281e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012826:	dc78      	bgt.n	801291a <iNemoEngine_API_Update+0x379a>
 8012828:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801282c:	f001 fc3c 	bl	80140a8 <ceil>
 8012830:	ec51 0b10 	vmov	r0, r1, d0
 8012834:	f7ee f934 	bl	8000aa0 <__aeabi_d2f>
 8012838:	4603      	mov	r3, r0
 801283a:	f8ca 3008 	str.w	r3, [sl, #8]
 801283e:	f10a 0a0c 	add.w	sl, sl, #12
 8012842:	45ca      	cmp	sl, r9
 8012844:	d03f      	beq.n	80128c6 <iNemoEngine_API_Update+0x3746>
 8012846:	eef4 cae9 	vcmpe.f32	s25, s19
 801284a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801284e:	d495      	bmi.n	801277c <iNemoEngine_API_Update+0x35fc>
 8012850:	ee1d 3a90 	vmov	r3, s27
 8012854:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801285c:	f8ca 3000 	str.w	r3, [sl]
 8012860:	d4ae      	bmi.n	80127c0 <iNemoEngine_API_Update+0x3640>
 8012862:	ee1e 3a10 	vmov	r3, s28
 8012866:	e7c6      	b.n	80127f6 <iNemoEngine_API_Update+0x3676>
 8012868:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 801286c:	f001 fc98 	bl	80141a0 <floor>
 8012870:	ec51 0b10 	vmov	r0, r1, d0
 8012874:	f7ee f914 	bl	8000aa0 <__aeabi_d2f>
 8012878:	4603      	mov	r3, r0
 801287a:	e55d      	b.n	8012338 <iNemoEngine_API_Update+0x31b8>
 801287c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012880:	f001 fc8e 	bl	80141a0 <floor>
 8012884:	ec51 0b10 	vmov	r0, r1, d0
 8012888:	f7ee f90a 	bl	8000aa0 <__aeabi_d2f>
 801288c:	4603      	mov	r3, r0
 801288e:	e533      	b.n	80122f8 <iNemoEngine_API_Update+0x3178>
 8012890:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8012894:	f001 fc84 	bl	80141a0 <floor>
 8012898:	ec51 0b10 	vmov	r0, r1, d0
 801289c:	f7ee f900 	bl	8000aa0 <__aeabi_d2f>
 80128a0:	4603      	mov	r3, r0
 80128a2:	e56c      	b.n	801237e <iNemoEngine_API_Update+0x31fe>
 80128a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80128a8:	e569      	b.n	801237e <iNemoEngine_API_Update+0x31fe>
 80128aa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80128ae:	e543      	b.n	8012338 <iNemoEngine_API_Update+0x31b8>
 80128b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80128b4:	e520      	b.n	80122f8 <iNemoEngine_API_Update+0x3178>
 80128b6:	ee1a 3a90 	vmov	r3, s21
 80128ba:	f10a 0a0c 	add.w	sl, sl, #12
 80128be:	f84a 3c04 	str.w	r3, [sl, #-4]
 80128c2:	45ca      	cmp	sl, r9
 80128c4:	d1bf      	bne.n	8012846 <iNemoEngine_API_Update+0x36c6>
 80128c6:	eef0 7a49 	vmov.f32	s15, s18
 80128ca:	eeb0 9a6b 	vmov.f32	s18, s23
 80128ce:	eef0 ba6e 	vmov.f32	s23, s29
 80128d2:	eef0 ea4d 	vmov.f32	s29, s26
 80128d6:	eeb0 da67 	vmov.f32	s26, s15
 80128da:	f7fc bf5e 	b.w	800f79a <iNemoEngine_API_Update+0x61a>
 80128de:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 80128e2:	f001 fc5d 	bl	80141a0 <floor>
 80128e6:	ec51 0b10 	vmov	r0, r1, d0
 80128ea:	f7ee f8d9 	bl	8000aa0 <__aeabi_d2f>
 80128ee:	4603      	mov	r3, r0
 80128f0:	e781      	b.n	80127f6 <iNemoEngine_API_Update+0x3676>
 80128f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80128f6:	f001 fc53 	bl	80141a0 <floor>
 80128fa:	ec51 0b10 	vmov	r0, r1, d0
 80128fe:	f7ee f8cf 	bl	8000aa0 <__aeabi_d2f>
 8012902:	4603      	mov	r3, r0
 8012904:	e755      	b.n	80127b2 <iNemoEngine_API_Update+0x3632>
 8012906:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 801290a:	f001 fc49 	bl	80141a0 <floor>
 801290e:	ec51 0b10 	vmov	r0, r1, d0
 8012912:	f7ee f8c5 	bl	8000aa0 <__aeabi_d2f>
 8012916:	4603      	mov	r3, r0
 8012918:	e78f      	b.n	801283a <iNemoEngine_API_Update+0x36ba>
 801291a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801291e:	e78c      	b.n	801283a <iNemoEngine_API_Update+0x36ba>
 8012920:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012924:	e767      	b.n	80127f6 <iNemoEngine_API_Update+0x3676>
 8012926:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801292a:	e742      	b.n	80127b2 <iNemoEngine_API_Update+0x3632>
 801292c:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8012930:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012934:	f7fd bfd2 	b.w	80108dc <iNemoEngine_API_Update+0x175c>
 8012938:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 801293c:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012940:	f7fd bfcc 	b.w	80108dc <iNemoEngine_API_Update+0x175c>
 8012944:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 8012948:	f7fd be41 	b.w	80105ce <iNemoEngine_API_Update+0x144e>
 801294c:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012950:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 8012954:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8012958:	932b      	str	r3, [sp, #172]	@ 0xac
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8012960:	6813      	ldr	r3, [r2, #0]
 8012962:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8012966:	680b      	ldr	r3, [r1, #0]
 8012968:	922c      	str	r2, [sp, #176]	@ 0xb0
 801296a:	912d      	str	r1, [sp, #180]	@ 0xb4
 801296c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8012970:	e64e      	b.n	8012610 <iNemoEngine_API_Update+0x3490>
 8012972:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 8012976:	ed93 0a00 	vldr	s0, [r3]
 801297a:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 801297e:	f7fa ff35 	bl	800d7ec <dataDerivative5>
 8012982:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 8012986:	eeb0 3a40 	vmov.f32	s6, s0
 801298a:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 801298e:	ed93 0a00 	vldr	s0, [r3]
 8012992:	f7fa ff2b 	bl	800d7ec <dataDerivative5>
 8012996:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 801299a:	eef0 2a40 	vmov.f32	s5, s0
 801299e:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 80129a2:	ed9b 0a00 	vldr	s0, [fp]
 80129a6:	f7fa ff21 	bl	800d7ec <dataDerivative5>
 80129aa:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 80129ae:	ee07 3a90 	vmov	s15, r3
 80129b2:	3301      	adds	r3, #1
 80129b4:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80129b8:	ee07 3a90 	vmov	s15, r3
 80129bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80129c4:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80129c8:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 80129cc:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 80129d0:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 80129d4:	b21b      	sxth	r3, r3
 80129d6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80129da:	ed90 7a00 	vldr	s14, [r0]
 80129de:	ed91 5a00 	vldr	s10, [r1]
 80129e2:	eef0 7a43 	vmov.f32	s15, s6
 80129e6:	eee7 7a25 	vfma.f32	s15, s14, s11
 80129ea:	eeb0 7a62 	vmov.f32	s14, s5
 80129ee:	eea5 7a85 	vfma.f32	s14, s11, s10
 80129f2:	ed92 5a00 	vldr	s10, [r2]
 80129f6:	eef0 6a40 	vmov.f32	s13, s0
 80129fa:	eee5 6a85 	vfma.f32	s13, s11, s10
 80129fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012a02:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012a06:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012a0a:	edc0 7a00 	vstr	s15, [r0]
 8012a0e:	ed81 7a00 	vstr	s14, [r1]
 8012a12:	edc2 6a00 	vstr	s13, [r2]
 8012a16:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012a1a:	f47c abd8 	bne.w	800f1ce <iNemoEngine_API_Update+0x4e>
 8012a1e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012a22:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012a26:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012a2a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012a2e:	2300      	movs	r3, #0
 8012a30:	ed87 7a07 	vstr	s14, [r7, #28]
 8012a34:	edc7 6a08 	vstr	s13, [r7, #32]
 8012a38:	edc7 7a06 	vstr	s15, [r7, #24]
 8012a3c:	6003      	str	r3, [r0, #0]
 8012a3e:	600b      	str	r3, [r1, #0]
 8012a40:	6013      	str	r3, [r2, #0]
 8012a42:	2300      	movs	r3, #0
 8012a44:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012a48:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 8012a4c:	f7fc bbbf 	b.w	800f1ce <iNemoEngine_API_Update+0x4e>
 8012a50:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012a54:	f7fd b942 	b.w	800fcdc <iNemoEngine_API_Update+0xb5c>
 8012a58:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012a5c:	f7fd b994 	b.w	800fd88 <iNemoEngine_API_Update+0xc08>
 8012a60:	9b03      	ldr	r3, [sp, #12]
 8012a62:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a64:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8012a68:	939f      	str	r3, [sp, #636]	@ 0x27c
 8012a6a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012a6e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8012a70:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8012a74:	93a1      	str	r3, [sp, #644]	@ 0x284
 8012a76:	2300      	movs	r3, #0
 8012a78:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012a7c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012a80:	f7fe bc68 	b.w	8011354 <iNemoEngine_API_Update+0x21d4>
 8012a84:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012a88:	f7fd b953 	b.w	800fd32 <iNemoEngine_API_Update+0xbb2>
 8012a8c:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012a90:	f7fd b8bb 	b.w	800fc0a <iNemoEngine_API_Update+0xa8a>
 8012a94:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012a98:	f7fd b88c 	b.w	800fbb4 <iNemoEngine_API_Update+0xa34>
 8012a9c:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012aa0:	f7fd b85d 	b.w	800fb5e <iNemoEngine_API_Update+0x9de>
 8012aa4:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012aa8:	f7fc bff0 	b.w	800fa8c <iNemoEngine_API_Update+0x90c>
 8012aac:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012ab0:	f7fc bfc1 	b.w	800fa36 <iNemoEngine_API_Update+0x8b6>
 8012ab4:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 8012778 <iNemoEngine_API_Update+0x35f8>
 8012ab8:	f7fc bf92 	b.w	800f9e0 <iNemoEngine_API_Update+0x860>
 8012abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ac0:	f280 836c 	bge.w	801319c <iNemoEngine_API_Update+0x401c>
 8012ac4:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 8012ac8:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8012acc:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012ad0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8012ad4:	ee78 3a63 	vsub.f32	s7, s16, s7
 8012ad8:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012adc:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012ae0:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012ae4:	f7ff b82c 	b.w	8011b40 <iNemoEngine_API_Update+0x29c0>
 8012ae8:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8012aec:	3301      	adds	r3, #1
 8012aee:	b29b      	uxth	r3, r3
 8012af0:	2a00      	cmp	r2, #0
 8012af2:	f040 85cf 	bne.w	8013694 <iNemoEngine_API_Update+0x4514>
 8012af6:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 8012e90 <iNemoEngine_API_Update+0x3d10>
 8012afa:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 8012e94 <iNemoEngine_API_Update+0x3d14>
 8012afe:	2b31      	cmp	r3, #49	@ 0x31
 8012b00:	bf98      	it	ls
 8012b02:	eef0 7a66 	vmovls.f32	s15, s13
 8012b06:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012b0a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8012b0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012b12:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 8012b16:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012b1a:	f000 85b1 	beq.w	8013680 <iNemoEngine_API_Update+0x4500>
 8012b1e:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 8012b22:	f47e adc9 	bne.w	80116b8 <iNemoEngine_API_Update+0x2538>
 8012b26:	2301      	movs	r3, #1
 8012b28:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 8012b2c:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8012b30:	edd3 5a00 	vldr	s11, [r3]
 8012b34:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8012b38:	ed93 7a00 	vldr	s14, [r3]
 8012b3c:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 8012b40:	ed93 5a00 	vldr	s10, [r3]
 8012b44:	ee65 4aa5 	vmul.f32	s9, s11, s11
 8012b48:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 8012b4c:	eee5 4a05 	vfma.f32	s9, s10, s10
 8012b50:	a84d      	add	r0, sp, #308	@ 0x134
 8012b52:	462a      	mov	r2, r5
 8012b54:	edd3 6a00 	vldr	s13, [r3]
 8012b58:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8012b5c:	edd3 7a00 	vldr	s15, [r3]
 8012b60:	eee7 4aa7 	vfma.f32	s9, s15, s15
 8012b64:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 8012b68:	a947      	add	r1, sp, #284	@ 0x11c
 8012b6a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8012b6e:	eef1 3ae4 	vsqrt.f32	s7, s9
 8012b72:	462e      	mov	r6, r5
 8012b74:	4654      	mov	r4, sl
 8012b76:	ee27 6a07 	vmul.f32	s12, s14, s14
 8012b7a:	eec4 4a23 	vdiv.f32	s9, s8, s7
 8012b7e:	eea6 6aa6 	vfma.f32	s12, s13, s13
 8012b82:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8012b86:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8012b8a:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012b8e:	edd3 7a00 	vldr	s15, [r3]
 8012b92:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 8012b96:	eea7 6aa7 	vfma.f32	s12, s15, s15
 8012b9a:	ee25 5a24 	vmul.f32	s10, s10, s9
 8012b9e:	eef1 5ac6 	vsqrt.f32	s11, s12
 8012ba2:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 8012ba6:	ee84 6a25 	vdiv.f32	s12, s8, s11
 8012baa:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012bae:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012bb2:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012bb6:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 8012bba:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 8012bbe:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 8012bc2:	f7fa fef9 	bl	800d9b8 <getRotationMatrix>
 8012bc6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012bc8:	46de      	mov	lr, fp
 8012bca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012bce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012bd0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012bd4:	6836      	ldr	r6, [r6, #0]
 8012bd6:	f8ce 6000 	str.w	r6, [lr]
 8012bda:	46dc      	mov	ip, fp
 8012bdc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012be2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012be8:	ed9b 7a00 	vldr	s14, [fp]
 8012bec:	eddb 7a01 	vldr	s15, [fp, #4]
 8012bf0:	6026      	str	r6, [r4, #0]
 8012bf2:	eeb0 7ac7 	vabs.f32	s14, s14
 8012bf6:	eef0 7ae7 	vabs.f32	s15, s15
 8012bfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c02:	f100 8574 	bmi.w	80136ee <iNemoEngine_API_Update+0x456e>
 8012c06:	2304      	movs	r3, #4
 8012c08:	2000      	movs	r0, #0
 8012c0a:	eef0 7a47 	vmov.f32	s15, s14
 8012c0e:	4699      	mov	r9, r3
 8012c10:	2103      	movs	r1, #3
 8012c12:	2606      	movs	r6, #6
 8012c14:	f04f 0e07 	mov.w	lr, #7
 8012c18:	461a      	mov	r2, r3
 8012c1a:	f04f 0c01 	mov.w	ip, #1
 8012c1e:	9004      	str	r0, [sp, #16]
 8012c20:	ed9b 7a02 	vldr	s14, [fp, #8]
 8012c24:	eeb0 7ac7 	vabs.f32	s14, s14
 8012c28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c30:	f300 854d 	bgt.w	80136ce <iNemoEngine_API_Update+0x454e>
 8012c34:	2305      	movs	r3, #5
 8012c36:	2408      	movs	r4, #8
 8012c38:	e9cd 3405 	strd	r3, r4, [sp, #20]
 8012c3c:	2302      	movs	r3, #2
 8012c3e:	464c      	mov	r4, r9
 8012c40:	445c      	add	r4, fp
 8012c42:	4458      	add	r0, fp
 8012c44:	edd4 6a00 	vldr	s13, [r4]
 8012c48:	ed90 7a00 	vldr	s14, [r0]
 8012c4c:	9804      	ldr	r0, [sp, #16]
 8012c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012c52:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 8012c56:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 8012c5a:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 8012c5e:	0080      	lsls	r0, r0, #2
 8012c60:	9004      	str	r0, [sp, #16]
 8012c62:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 8012c66:	0089      	lsls	r1, r1, #2
 8012c68:	9107      	str	r1, [sp, #28]
 8012c6a:	009b      	lsls	r3, r3, #2
 8012c6c:	edcb 7a00 	vstr	s15, [fp]
 8012c70:	ed94 7a00 	vldr	s14, [r4]
 8012c74:	edd9 7a00 	vldr	s15, [r9]
 8012c78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8012c7c:	ea4f 098e 	mov.w	r9, lr, lsl #2
 8012c80:	edc4 6a00 	vstr	s13, [r4]
 8012c84:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 8012c88:	ed9b 6a00 	vldr	s12, [fp]
 8012c8c:	ed90 7a00 	vldr	s14, [r0]
 8012c90:	edd4 7a00 	vldr	s15, [r4]
 8012c94:	eee6 7a47 	vfms.f32	s15, s12, s14
 8012c98:	edc4 7a00 	vstr	s15, [r4]
 8012c9c:	edd0 7a00 	vldr	s15, [r0]
 8012ca0:	9805      	ldr	r0, [sp, #20]
 8012ca2:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 8012ca6:	ed91 7a00 	vldr	s14, [r1]
 8012caa:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8012cae:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8012cb2:	00b0      	lsls	r0, r6, #2
 8012cb4:	9005      	str	r0, [sp, #20]
 8012cb6:	ed81 7a00 	vstr	s14, [r1]
 8012cba:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 8012cbe:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012cc2:	ed91 5a00 	vldr	s10, [r1]
 8012cc6:	edd0 7a00 	vldr	s15, [r0]
 8012cca:	9e06      	ldr	r6, [sp, #24]
 8012ccc:	eee6 7a45 	vfms.f32	s15, s12, s10
 8012cd0:	eef0 5ac7 	vabs.f32	s11, s14
 8012cd4:	edc0 7a00 	vstr	s15, [r0]
 8012cd8:	ed91 6a00 	vldr	s12, [r1]
 8012cdc:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012ce0:	edd1 7a00 	vldr	s15, [r1]
 8012ce4:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8012ce8:	00b6      	lsls	r6, r6, #2
 8012cea:	edc1 7a00 	vstr	s15, [r1]
 8012cee:	edd4 6a00 	vldr	s13, [r4]
 8012cf2:	eeb0 6ae6 	vabs.f32	s12, s13
 8012cf6:	eef4 5ac6 	vcmpe.f32	s11, s12
 8012cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cfe:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8012d02:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8012d06:	f300 84cd 	bgt.w	80136a4 <iNemoEngine_API_Update+0x4524>
 8012d0a:	ed90 6a00 	vldr	s12, [r0]
 8012d0e:	9804      	ldr	r0, [sp, #16]
 8012d10:	eec7 1a26 	vdiv.f32	s3, s14, s13
 8012d14:	eb0a 020b 	add.w	r2, sl, fp
 8012d18:	4456      	add	r6, sl
 8012d1a:	4454      	add	r4, sl
 8012d1c:	eb0a 0b09 	add.w	fp, sl, r9
 8012d20:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8012d24:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012d28:	edc2 1a00 	vstr	s3, [r2]
 8012d2c:	9a05      	ldr	r2, [sp, #20]
 8012d2e:	edc6 7a00 	vstr	s15, [r6]
 8012d32:	4452      	add	r2, sl
 8012d34:	ed92 3a00 	vldr	s6, [r2]
 8012d38:	9a07      	ldr	r2, [sp, #28]
 8012d3a:	ed9b 2a00 	vldr	s4, [fp]
 8012d3e:	4452      	add	r2, sl
 8012d40:	edd2 4a00 	vldr	s9, [r2]
 8012d44:	9a03      	ldr	r2, [sp, #12]
 8012d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8012d48:	eb0a 0201 	add.w	r2, sl, r1
 8012d4c:	ed92 0a00 	vldr	s0, [r2]
 8012d50:	eb0a 0203 	add.w	r2, sl, r3
 8012d54:	edd2 2a00 	vldr	s5, [r2]
 8012d58:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012d5a:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 8012d5e:	4402      	add	r2, r0
 8012d60:	edd2 6a00 	vldr	s13, [r2]
 8012d64:	edd4 7a00 	vldr	s15, [r4]
 8012d68:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012d6a:	440a      	add	r2, r1
 8012d6c:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 8012d70:	edd2 7a00 	vldr	s15, [r2]
 8012d74:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012d76:	441a      	add	r2, r3
 8012d78:	ed92 7a00 	vldr	s14, [r2]
 8012d7c:	eee0 7a66 	vfms.f32	s15, s0, s13
 8012d80:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012d82:	4402      	add	r2, r0
 8012d84:	eea2 7ae6 	vfms.f32	s14, s5, s13
 8012d88:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012d8c:	ee21 7a07 	vmul.f32	s14, s2, s14
 8012d90:	eee2 7a47 	vfms.f32	s15, s4, s14
 8012d94:	eee3 6a47 	vfms.f32	s13, s6, s14
 8012d98:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8012d9c:	ed85 7a02 	vstr	s14, [r5, #8]
 8012da0:	eee4 6ae7 	vfms.f32	s13, s9, s15
 8012da4:	edc5 7a01 	vstr	s15, [r5, #4]
 8012da8:	eeb0 4a66 	vmov.f32	s8, s13
 8012dac:	edd2 6a00 	vldr	s13, [r2]
 8012db0:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012db2:	440a      	add	r2, r1
 8012db4:	ed92 6a00 	vldr	s12, [r2]
 8012db8:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012dba:	441a      	add	r2, r3
 8012dbc:	edd2 5a00 	vldr	s11, [r2]
 8012dc0:	aa78      	add	r2, sp, #480	@ 0x1e0
 8012dc2:	4411      	add	r1, r2
 8012dc4:	4413      	add	r3, r2
 8012dc6:	4402      	add	r2, r0
 8012dc8:	ed92 5a00 	vldr	s10, [r2]
 8012dcc:	edd1 7a00 	vldr	s15, [r1]
 8012dd0:	ed93 7a00 	vldr	s14, [r3]
 8012dd4:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012dd8:	eb0a 0300 	add.w	r3, sl, r0
 8012ddc:	a95c      	add	r1, sp, #368	@ 0x170
 8012dde:	eee5 7a40 	vfms.f32	s15, s10, s0
 8012de2:	4628      	mov	r0, r5
 8012de4:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8012de8:	eea5 7a62 	vfms.f32	s14, s10, s5
 8012dec:	ed93 0a00 	vldr	s0, [r3]
 8012df0:	eee1 5ac6 	vfms.f32	s11, s3, s12
 8012df4:	2300      	movs	r3, #0
 8012df6:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012dfa:	eec0 2a80 	vdiv.f32	s5, s1, s0
 8012dfe:	ee27 7a01 	vmul.f32	s14, s14, s2
 8012e02:	ee61 5a25 	vmul.f32	s11, s2, s11
 8012e06:	eee7 7a42 	vfms.f32	s15, s14, s4
 8012e0a:	eea2 6a65 	vfms.f32	s12, s4, s11
 8012e0e:	eee3 6a65 	vfms.f32	s13, s6, s11
 8012e12:	edc5 5a05 	vstr	s11, [r5, #20]
 8012e16:	eef0 5a45 	vmov.f32	s11, s10
 8012e1a:	eee7 5a43 	vfms.f32	s11, s14, s6
 8012e1e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012e22:	ee23 6a86 	vmul.f32	s12, s7, s12
 8012e26:	eee7 5ae4 	vfms.f32	s11, s15, s9
 8012e2a:	eee4 6ac6 	vfms.f32	s13, s9, s12
 8012e2e:	ee22 4a84 	vmul.f32	s8, s5, s8
 8012e32:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8012e36:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8012e3a:	edc5 6a03 	vstr	s13, [r5, #12]
 8012e3e:	ed85 7a08 	vstr	s14, [r5, #32]
 8012e42:	edc5 7a07 	vstr	s15, [r5, #28]
 8012e46:	ed85 4a00 	vstr	s8, [r5]
 8012e4a:	ed85 6a04 	vstr	s12, [r5, #16]
 8012e4e:	edc5 2a06 	vstr	s5, [r5, #24]
 8012e52:	f7fa fd11 	bl	800d878 <b_dcm2q>
 8012e56:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 8012e5a:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 8012e5e:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 8012e62:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012e66:	ee37 7a07 	vadd.f32	s14, s14, s14
 8012e6a:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8012e6e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012e72:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 8012e76:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 8012e7a:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012e7e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012e82:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012e86:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012e8a:	f7fe ba63 	b.w	8011354 <iNemoEngine_API_Update+0x21d4>
 8012e8e:	bf00      	nop
 8012e90:	3e4cccce 	.word	0x3e4cccce
 8012e94:	3eaaaaab 	.word	0x3eaaaaab
 8012e98:	a958      	add	r1, sp, #352	@ 0x160
 8012e9a:	a872      	add	r0, sp, #456	@ 0x1c8
 8012e9c:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 8012ea0:	ed8d 0a08 	vstr	s0, [sp, #32]
 8012ea4:	edcd 6a07 	vstr	s13, [sp, #28]
 8012ea8:	ed8d 7a06 	vstr	s14, [sp, #24]
 8012eac:	f7fa fce4 	bl	800d878 <b_dcm2q>
 8012eb0:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8012eb4:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012eb8:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 8012ebc:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 8012ec0:	4631      	mov	r1, r6
 8012ec2:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8012ec6:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8012eca:	f000 feb7 	bl	8013c3c <memset>
 8012ece:	4ba0      	ldr	r3, [pc, #640]	@ (8013150 <iNemoEngine_API_Update+0x3fd0>)
 8012ed0:	703e      	strb	r6, [r7, #0]
 8012ed2:	eef0 7a69 	vmov.f32	s15, s19
 8012ed6:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 8012eda:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 8012ede:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 8012ee2:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 8012ee6:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 8012eea:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 8012eee:	ed9d 0a08 	vldr	s0, [sp, #32]
 8012ef2:	eddd 6a07 	vldr	s13, [sp, #28]
 8012ef6:	ed9d 7a06 	vldr	s14, [sp, #24]
 8012efa:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8012efe:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8012f02:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012f06:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012f0a:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012f0e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012f12:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012f16:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012f1a:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012f1e:	2601      	movs	r6, #1
 8012f20:	f7fd bd29 	b.w	8010976 <iNemoEngine_API_Update+0x17f6>
 8012f24:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8013178 <iNemoEngine_API_Update+0x3ff8>
 8012f28:	eeb4 eae7 	vcmpe.f32	s28, s15
 8012f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f30:	f53d aeb2 	bmi.w	8010c98 <iNemoEngine_API_Update+0x1b18>
 8012f34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	f47d aeb7 	bne.w	8010caa <iNemoEngine_API_Update+0x1b2a>
 8012f3c:	f7fd beac 	b.w	8010c98 <iNemoEngine_API_Update+0x1b18>
 8012f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f44:	d511      	bpl.n	8012f6a <iNemoEngine_API_Update+0x3dea>
 8012f46:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 8012f4a:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 8012f4e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8012f52:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012f56:	ee78 5a65 	vsub.f32	s11, s16, s11
 8012f5a:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8012f5e:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 8012f62:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012f66:	f7fd bb68 	b.w	801063a <iNemoEngine_API_Update+0x14ba>
 8012f6a:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 8012f6e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f76:	f140 834a 	bpl.w	801360e <iNemoEngine_API_Update+0x448e>
 8012f7a:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 8012f7e:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 8012f82:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012f86:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012f8a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012f8e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012f92:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012f96:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012f9a:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8012f9e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fa6:	f6fd ab68 	blt.w	801067a <iNemoEngine_API_Update+0x14fa>
 8012faa:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 8012fae:	eef4 5ac8 	vcmpe.f32	s11, s16
 8012fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fb6:	f340 8295 	ble.w	80134e4 <iNemoEngine_API_Update+0x4364>
 8012fba:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 8012fbe:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 8012fc2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012fc6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012fca:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012fce:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012fd2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012fd6:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012fda:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8012fde:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe6:	f6fd ab68 	blt.w	80106ba <iNemoEngine_API_Update+0x153a>
 8012fea:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 8012fee:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ff6:	f140 8258 	bpl.w	80134aa <iNemoEngine_API_Update+0x432a>
 8012ffa:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 8012ffe:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 8013002:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013006:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801300a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801300e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013012:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8013016:	ee7e ea83 	vadd.f32	s29, s29, s6
 801301a:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 801301e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013026:	f6fd ab68 	blt.w	80106fa <iNemoEngine_API_Update+0x157a>
 801302a:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 801302e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013036:	f140 825f 	bpl.w	80134f8 <iNemoEngine_API_Update+0x4378>
 801303a:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 801303e:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8013042:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013046:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801304a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801304e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013052:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8013056:	ee7e ea83 	vadd.f32	s29, s29, s6
 801305a:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 801305e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013066:	f6fd ab68 	blt.w	801073a <iNemoEngine_API_Update+0x15ba>
 801306a:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 801306e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013076:	f140 82d6 	bpl.w	8013626 <iNemoEngine_API_Update+0x44a6>
 801307a:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 801307e:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 8013082:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013086:	ee35 5a63 	vsub.f32	s10, s10, s7
 801308a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801308e:	ee25 5a27 	vmul.f32	s10, s10, s15
 8013092:	eec5 ea25 	vdiv.f32	s29, s10, s11
 8013096:	ee7e eaa3 	vadd.f32	s29, s29, s7
 801309a:	f7fd bb65 	b.w	8010768 <iNemoEngine_API_Update+0x15e8>
 801309e:	eef4 7ac4 	vcmpe.f32	s15, s8
 80130a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a6:	f57e aef1 	bpl.w	8011e8c <iNemoEngine_API_Update+0x2d0c>
 80130aa:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8013154 <iNemoEngine_API_Update+0x3fd4>
 80130ae:	eef4 7ac4 	vcmpe.f32	s15, s8
 80130b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130b6:	da03      	bge.n	80130c0 <iNemoEngine_API_Update+0x3f40>
 80130b8:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80130bc:	f7fe bef8 	b.w	8011eb0 <iNemoEngine_API_Update+0x2d30>
 80130c0:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8013158 <iNemoEngine_API_Update+0x3fd8>
 80130c4:	eef4 7ac4 	vcmpe.f32	s15, s8
 80130c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130cc:	f57e aef8 	bpl.w	8011ec0 <iNemoEngine_API_Update+0x2d40>
 80130d0:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8013154 <iNemoEngine_API_Update+0x3fd4>
 80130d4:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 801315c <iNemoEngine_API_Update+0x3fdc>
 80130d8:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8013160 <iNemoEngine_API_Update+0x3fe0>
 80130dc:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80130e0:	eee4 9a03 	vfma.f32	s19, s8, s6
 80130e4:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8013164 <iNemoEngine_API_Update+0x3fe4>
 80130e8:	eef4 7ac4 	vcmpe.f32	s15, s8
 80130ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f0:	f6fe aef8 	blt.w	8011ee4 <iNemoEngine_API_Update+0x2d64>
 80130f4:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8013168 <iNemoEngine_API_Update+0x3fe8>
 80130f8:	eef4 7ac4 	vcmpe.f32	s15, s8
 80130fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013100:	f57e aef8 	bpl.w	8011ef4 <iNemoEngine_API_Update+0x2d74>
 8013104:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8013164 <iNemoEngine_API_Update+0x3fe4>
 8013108:	ee37 4ac4 	vsub.f32	s8, s15, s8
 801310c:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8013110:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8013114:	eee4 9a03 	vfma.f32	s19, s8, s6
 8013118:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 801316c <iNemoEngine_API_Update+0x3fec>
 801311c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013124:	f6fe aef8 	blt.w	8011f18 <iNemoEngine_API_Update+0x2d98>
 8013128:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801312c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013134:	f57e aef7 	bpl.w	8011f26 <iNemoEngine_API_Update+0x2da6>
 8013138:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 801316c <iNemoEngine_API_Update+0x3fec>
 801313c:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8013170 <iNemoEngine_API_Update+0x3ff0>
 8013140:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8013144:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8013148:	eee4 9a03 	vfma.f32	s19, s8, s6
 801314c:	f7fe bef5 	b.w	8011f3a <iNemoEngine_API_Update+0x2dba>
 8013150:	40a00000 	.word	0x40a00000
 8013154:	3c75c28f 	.word	0x3c75c28f
 8013158:	3cf5c28f 	.word	0x3cf5c28f
 801315c:	40d5555a 	.word	0x40d5555a
 8013160:	3f866666 	.word	0x3f866666
 8013164:	3d4ccccd 	.word	0x3d4ccccd
 8013168:	3dcccccd 	.word	0x3dcccccd
 801316c:	3e4ccccd 	.word	0x3e4ccccd
 8013170:	43055555 	.word	0x43055555
 8013174:	43c7ffff 	.word	0x43c7ffff
 8013178:	3ecccccd 	.word	0x3ecccccd
 801317c:	3e999998 	.word	0x3e999998
 8013180:	3f99999a 	.word	0x3f99999a
 8013184:	42100000 	.word	0x42100000
 8013188:	42c7ffff 	.word	0x42c7ffff
 801318c:	3d088889 	.word	0x3d088889
 8013190:	3d0d3dcb 	.word	0x3d0d3dcb
 8013194:	3e4cccd0 	.word	0x3e4cccd0
 8013198:	3f8ccccd 	.word	0x3f8ccccd
 801319c:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 80131a0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80131a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131a8:	f140 8278 	bpl.w	801369c <iNemoEngine_API_Update+0x451c>
 80131ac:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 80131b0:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 80131b4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80131b8:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80131bc:	ee78 7a67 	vsub.f32	s15, s16, s15
 80131c0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80131c4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80131c8:	ee39 9a03 	vadd.f32	s18, s18, s6
 80131cc:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80131d0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80131d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131d8:	f6fe acd2 	blt.w	8011b80 <iNemoEngine_API_Update+0x2a00>
 80131dc:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 80131e0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80131e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131e8:	f140 8178 	bpl.w	80134dc <iNemoEngine_API_Update+0x435c>
 80131ec:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 80131f0:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 80131f4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80131f8:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80131fc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013200:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013204:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013208:	ee39 9a03 	vadd.f32	s18, s18, s6
 801320c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8013210:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013218:	f6fe acd2 	blt.w	8011bc0 <iNemoEngine_API_Update+0x2a40>
 801321c:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8013220:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013228:	f140 8154 	bpl.w	80134d4 <iNemoEngine_API_Update+0x4354>
 801322c:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8013230:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8013234:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013238:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801323c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013240:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013244:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013248:	ee39 9a03 	vadd.f32	s18, s18, s6
 801324c:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8013250:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013258:	f6fe acd2 	blt.w	8011c00 <iNemoEngine_API_Update+0x2a80>
 801325c:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8013260:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013268:	f140 8130 	bpl.w	80134cc <iNemoEngine_API_Update+0x434c>
 801326c:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8013270:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8013274:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013278:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801327c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013280:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013284:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013288:	ee39 9a03 	vadd.f32	s18, s18, s6
 801328c:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8013290:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013298:	f6fe acd2 	blt.w	8011c40 <iNemoEngine_API_Update+0x2ac0>
 801329c:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 80132a0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80132a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132a8:	f140 8109 	bpl.w	80134be <iNemoEngine_API_Update+0x433e>
 80132ac:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 80132b0:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 80132b4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80132b8:	ee35 5a63 	vsub.f32	s10, s10, s7
 80132bc:	ee78 7a67 	vsub.f32	s15, s16, s15
 80132c0:	ee65 7a27 	vmul.f32	s15, s10, s15
 80132c4:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 80132c8:	ee39 9a23 	vadd.f32	s18, s18, s7
 80132cc:	f7fd b97f 	b.w	80105ce <iNemoEngine_API_Update+0x144e>
 80132d0:	eeb0 ba6a 	vmov.f32	s22, s21
 80132d4:	f7fc bac7 	b.w	800f866 <iNemoEngine_API_Update+0x6e6>
 80132d8:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80132dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132e0:	dd45      	ble.n	801336e <iNemoEngine_API_Update+0x41ee>
 80132e2:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8013174 <iNemoEngine_API_Update+0x3ff4>
 80132e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80132ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132ee:	f140 80d7 	bpl.w	80134a0 <iNemoEngine_API_Update+0x4320>
 80132f2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80132f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80132fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132fe:	f140 80bc 	bpl.w	801347a <iNemoEngine_API_Update+0x42fa>
 8013302:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8013306:	eeb4 7ac6 	vcmpe.f32	s14, s12
 801330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801330e:	da33      	bge.n	8013378 <iNemoEngine_API_Update+0x41f8>
 8013310:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8013194 <iNemoEngine_API_Update+0x4014>
 8013314:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013318:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 801331c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013324:	db39      	blt.n	801339a <iNemoEngine_API_Update+0x421a>
 8013326:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8013184 <iNemoEngine_API_Update+0x4004>
 801332a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801332e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013332:	d539      	bpl.n	80133a8 <iNemoEngine_API_Update+0x4228>
 8013334:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8013338:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801333c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8013340:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013344:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013348:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8013188 <iNemoEngine_API_Update+0x4008>
 801334c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013354:	db09      	blt.n	801336a <iNemoEngine_API_Update+0x41ea>
 8013356:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 801335a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801335e:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8013178 <iNemoEngine_API_Update+0x3ff8>
 8013362:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8013366:	eee6 7a86 	vfma.f32	s15, s13, s12
 801336a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801336e:	2300      	movs	r3, #0
 8013370:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8013374:	f7fe b9a0 	b.w	80116b8 <iNemoEngine_API_Update+0x2538>
 8013378:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 801337c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013384:	d5cf      	bpl.n	8013326 <iNemoEngine_API_Update+0x41a6>
 8013386:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801338a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801338e:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 801317c <iNemoEngine_API_Update+0x3ffc>
 8013392:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8013180 <iNemoEngine_API_Update+0x4000>
 8013396:	eee6 7a25 	vfma.f32	s15, s12, s11
 801339a:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8013184 <iNemoEngine_API_Update+0x4004>
 801339e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80133a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133a6:	dbcf      	blt.n	8013348 <iNemoEngine_API_Update+0x41c8>
 80133a8:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8013188 <iNemoEngine_API_Update+0x4008>
 80133ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80133b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133b4:	d5cf      	bpl.n	8013356 <iNemoEngine_API_Update+0x41d6>
 80133b6:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80133ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80133be:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80133c2:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80133c6:	eee6 7a86 	vfma.f32	s15, s13, s12
 80133ca:	e7ce      	b.n	801336a <iNemoEngine_API_Update+0x41ea>
 80133cc:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 801318c <iNemoEngine_API_Update+0x400c>
 80133d0:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8013190 <iNemoEngine_API_Update+0x4010>
 80133d4:	ac4d      	add	r4, sp, #308	@ 0x134
 80133d6:	f04f 31ff 	mov.w	r1, #4294967295
 80133da:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 80133de:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 80133e2:	3101      	adds	r1, #1
 80133e4:	eeb0 7a67 	vmov.f32	s14, s15
 80133e8:	461a      	mov	r2, r3
 80133ea:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 80133ee:	320c      	adds	r2, #12
 80133f0:	4290      	cmp	r0, r2
 80133f2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80133f6:	d1f8      	bne.n	80133ea <iNemoEngine_API_Update+0x426a>
 80133f8:	ee27 7a04 	vmul.f32	s14, s14, s8
 80133fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013400:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013404:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8013408:	330c      	adds	r3, #12
 801340a:	ee36 6a47 	vsub.f32	s12, s12, s14
 801340e:	4298      	cmp	r0, r3
 8013410:	eee6 7a06 	vfma.f32	s15, s12, s12
 8013414:	d1f6      	bne.n	8013404 <iNemoEngine_API_Update+0x4284>
 8013416:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801341a:	2902      	cmp	r1, #2
 801341c:	f100 0004 	add.w	r0, r0, #4
 8013420:	ece4 7a01 	vstmia	r4!, {s15}
 8013424:	d1d9      	bne.n	80133da <iNemoEngine_API_Update+0x425a>
 8013426:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 801342a:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 801342e:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8013432:	eef1 3ac6 	vsqrt.f32	s7, s12
 8013436:	eeb1 4ae7 	vsqrt.f32	s8, s15
 801343a:	eef1 5ac7 	vsqrt.f32	s11, s14
 801343e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8013442:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8013446:	ee77 7a87 	vadd.f32	s15, s15, s14
 801344a:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 801344e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8013452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013456:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 801345a:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 801345e:	f57e a98e 	bpl.w	801177e <iNemoEngine_API_Update+0x25fe>
 8013462:	2300      	movs	r3, #0
 8013464:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8013468:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 801346c:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8013470:	707b      	strb	r3, [r7, #1]
 8013472:	9b03      	ldr	r3, [sp, #12]
 8013474:	9309      	str	r3, [sp, #36]	@ 0x24
 8013476:	f7fd bf6d 	b.w	8011354 <iNemoEngine_API_Update+0x21d4>
 801347a:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 801347e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013486:	f57f af77 	bpl.w	8013378 <iNemoEngine_API_Update+0x41f8>
 801348a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801348e:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8013492:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8013194 <iNemoEngine_API_Update+0x4014>
 8013496:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8013198 <iNemoEngine_API_Update+0x4018>
 801349a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801349e:	e73b      	b.n	8013318 <iNemoEngine_API_Update+0x4198>
 80134a0:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 80134a4:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80134a8:	e761      	b.n	801336e <iNemoEngine_API_Update+0x41ee>
 80134aa:	eef0 7a65 	vmov.f32	s15, s11
 80134ae:	f7fd b90c 	b.w	80106ca <iNemoEngine_API_Update+0x154a>
 80134b2:	eef0 7a65 	vmov.f32	s15, s11
 80134b6:	e6d1      	b.n	801325c <iNemoEngine_API_Update+0x40dc>
 80134b8:	eef0 7a65 	vmov.f32	s15, s11
 80134bc:	e6ae      	b.n	801321c <iNemoEngine_API_Update+0x409c>
 80134be:	eef0 7a65 	vmov.f32	s15, s11
 80134c2:	f7fe bbc5 	b.w	8011c50 <iNemoEngine_API_Update+0x2ad0>
 80134c6:	eef0 7a65 	vmov.f32	s15, s11
 80134ca:	e687      	b.n	80131dc <iNemoEngine_API_Update+0x405c>
 80134cc:	eef0 7a65 	vmov.f32	s15, s11
 80134d0:	f7fe bb9e 	b.w	8011c10 <iNemoEngine_API_Update+0x2a90>
 80134d4:	eef0 7a65 	vmov.f32	s15, s11
 80134d8:	f7fe bb7a 	b.w	8011bd0 <iNemoEngine_API_Update+0x2a50>
 80134dc:	eef0 7a65 	vmov.f32	s15, s11
 80134e0:	f7fe bb56 	b.w	8011b90 <iNemoEngine_API_Update+0x2a10>
 80134e4:	eef0 7a65 	vmov.f32	s15, s11
 80134e8:	f7fd b8cf 	b.w	801068a <iNemoEngine_API_Update+0x150a>
 80134ec:	eef0 7a65 	vmov.f32	s15, s11
 80134f0:	e59b      	b.n	801302a <iNemoEngine_API_Update+0x3eaa>
 80134f2:	eef0 7a65 	vmov.f32	s15, s11
 80134f6:	e5b8      	b.n	801306a <iNemoEngine_API_Update+0x3eea>
 80134f8:	eef0 7a65 	vmov.f32	s15, s11
 80134fc:	f7fd b905 	b.w	801070a <iNemoEngine_API_Update+0x158a>
 8013500:	eef0 aa69 	vmov.f32	s21, s19
 8013504:	eeb0 ba69 	vmov.f32	s22, s19
 8013508:	f7fc b9ad 	b.w	800f866 <iNemoEngine_API_Update+0x6e6>
 801350c:	2a00      	cmp	r2, #0
 801350e:	f73e a94d 	bgt.w	80117ac <iNemoEngine_API_Update+0x262c>
 8013512:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8013516:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 801351a:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 801351e:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8013522:	ee25 5a25 	vmul.f32	s10, s10, s11
 8013526:	ee26 6a25 	vmul.f32	s12, s12, s11
 801352a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801352e:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8013532:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8013536:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 801353a:	f7fd bbfa 	b.w	8010d32 <iNemoEngine_API_Update+0x1bb2>
 801353e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013540:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8013544:	2a01      	cmp	r2, #1
 8013546:	d002      	beq.n	801354e <iNemoEngine_API_Update+0x43ce>
 8013548:	2301      	movs	r3, #1
 801354a:	f7fe b84a 	b.w	80115e2 <iNemoEngine_API_Update+0x2462>
 801354e:	2b0a      	cmp	r3, #10
 8013550:	d01b      	beq.n	801358a <iNemoEngine_API_Update+0x440a>
 8013552:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013710 <iNemoEngine_API_Update+0x4590>
 8013556:	3301      	adds	r3, #1
 8013558:	eef4 9ae7 	vcmpe.f32	s19, s15
 801355c:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8013560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013564:	f04f 0300 	mov.w	r3, #0
 8013568:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801356c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013570:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8013574:	da32      	bge.n	80135dc <iNemoEngine_API_Update+0x445c>
 8013576:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 801357a:	2b31      	cmp	r3, #49	@ 0x31
 801357c:	f63e a942 	bhi.w	8011804 <iNemoEngine_API_Update+0x2684>
 8013580:	3301      	adds	r3, #1
 8013582:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013586:	f7fe b93d 	b.w	8011804 <iNemoEngine_API_Update+0x2684>
 801358a:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 801358e:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8013592:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8013596:	3301      	adds	r3, #1
 8013598:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 801359c:	787b      	ldrb	r3, [r7, #1]
 801359e:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 80135a2:	f240 1201 	movw	r2, #257	@ 0x101
 80135a6:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 80135aa:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 80135ae:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 80135b2:	b13b      	cbz	r3, 80135c4 <iNemoEngine_API_Update+0x4444>
 80135b4:	2300      	movs	r3, #0
 80135b6:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 80135ba:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 80135be:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 80135c2:	707b      	strb	r3, [r7, #1]
 80135c4:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013710 <iNemoEngine_API_Update+0x4590>
 80135c8:	eef4 9ae7 	vcmpe.f32	s19, s15
 80135cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135d0:	db08      	blt.n	80135e4 <iNemoEngine_API_Update+0x4464>
 80135d2:	2300      	movs	r3, #0
 80135d4:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80135d8:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80135dc:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 80135e0:	f7fe b910 	b.w	8011804 <iNemoEngine_API_Update+0x2684>
 80135e4:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 80135e8:	2b31      	cmp	r3, #49	@ 0x31
 80135ea:	f63e a90b 	bhi.w	8011804 <iNemoEngine_API_Update+0x2684>
 80135ee:	3301      	adds	r3, #1
 80135f0:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 80135f4:	2300      	movs	r3, #0
 80135f6:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80135fa:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80135fe:	f7fe b901 	b.w	8011804 <iNemoEngine_API_Update+0x2684>
 8013602:	eef0 7a65 	vmov.f32	s15, s11
 8013606:	e649      	b.n	801329c <iNemoEngine_API_Update+0x411c>
 8013608:	eef0 7a65 	vmov.f32	s15, s11
 801360c:	e4cd      	b.n	8012faa <iNemoEngine_API_Update+0x3e2a>
 801360e:	eef0 7a65 	vmov.f32	s15, s11
 8013612:	f7fd b81a 	b.w	801064a <iNemoEngine_API_Update+0x14ca>
 8013616:	eef0 7a65 	vmov.f32	s15, s11
 801361a:	e4e6      	b.n	8012fea <iNemoEngine_API_Update+0x3e6a>
 801361c:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8013620:	930e      	str	r3, [sp, #56]	@ 0x38
 8013622:	f7fc b8ba 	b.w	800f79a <iNemoEngine_API_Update+0x61a>
 8013626:	eef0 7a65 	vmov.f32	s15, s11
 801362a:	f7fd b88d 	b.w	8010748 <iNemoEngine_API_Update+0x15c8>
 801362e:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8013632:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8013636:	2b27      	cmp	r3, #39	@ 0x27
 8013638:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 801363c:	f103 0301 	add.w	r3, r3, #1
 8013640:	bf98      	it	ls
 8013642:	eef0 fa64 	vmovls.f32	s31, s9
 8013646:	bf98      	it	ls
 8013648:	eeb0 fa45 	vmovls.f32	s30, s10
 801364c:	bf98      	it	ls
 801364e:	eef0 7a66 	vmovls.f32	s15, s13
 8013652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013656:	f04f 0201 	mov.w	r2, #1
 801365a:	bf14      	ite	ne
 801365c:	b29b      	uxthne	r3, r3
 801365e:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 8013662:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8013666:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 801366a:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 801366e:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 8013672:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 8013676:	e6fc      	b.n	8013472 <iNemoEngine_API_Update+0x42f2>
 8013678:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 801367c:	f7fe bdce 	b.w	801221c <iNemoEngine_API_Update+0x309c>
 8013680:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013684:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8013688:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 801368c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8013690:	f7fe b812 	b.w	80116b8 <iNemoEngine_API_Update+0x2538>
 8013694:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013698:	f7ff ba35 	b.w	8012b06 <iNemoEngine_API_Update+0x3986>
 801369c:	eef0 7a65 	vmov.f32	s15, s11
 80136a0:	f7fe ba56 	b.w	8011b50 <iNemoEngine_API_Update+0x29d0>
 80136a4:	eef0 5a47 	vmov.f32	s11, s14
 80136a8:	eeb0 6a67 	vmov.f32	s12, s15
 80136ac:	eeb0 7a66 	vmov.f32	s14, s13
 80136b0:	4619      	mov	r1, r3
 80136b2:	465c      	mov	r4, fp
 80136b4:	46b1      	mov	r9, r6
 80136b6:	edd0 7a00 	vldr	s15, [r0]
 80136ba:	eef0 6a65 	vmov.f32	s13, s11
 80136be:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80136c2:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 80136c6:	ea4f 068e 	mov.w	r6, lr, lsl #2
 80136ca:	f7ff bb20 	b.w	8012d0e <iNemoEngine_API_Update+0x3b8e>
 80136ce:	2306      	movs	r3, #6
 80136d0:	2608      	movs	r6, #8
 80136d2:	2204      	movs	r2, #4
 80136d4:	2402      	movs	r4, #2
 80136d6:	9306      	str	r3, [sp, #24]
 80136d8:	f04f 0e07 	mov.w	lr, #7
 80136dc:	2105      	movs	r1, #5
 80136de:	4630      	mov	r0, r6
 80136e0:	4691      	mov	r9, r2
 80136e2:	2300      	movs	r3, #0
 80136e4:	f04f 0c01 	mov.w	ip, #1
 80136e8:	9404      	str	r4, [sp, #16]
 80136ea:	f7ff baa8 	b.w	8012c3e <iNemoEngine_API_Update+0x3abe>
 80136ee:	2104      	movs	r1, #4
 80136f0:	2301      	movs	r3, #1
 80136f2:	2203      	movs	r2, #3
 80136f4:	2607      	movs	r6, #7
 80136f6:	f04f 0e06 	mov.w	lr, #6
 80136fa:	4608      	mov	r0, r1
 80136fc:	f04f 0c00 	mov.w	ip, #0
 8013700:	9304      	str	r3, [sp, #16]
 8013702:	f7ff ba8d 	b.w	8012c20 <iNemoEngine_API_Update+0x3aa0>
 8013706:	eddf 9a03 	vldr	s19, [pc, #12]	@ 8013714 <iNemoEngine_API_Update+0x4594>
 801370a:	f7fb be94 	b.w	800f436 <iNemoEngine_API_Update+0x2b6>
 801370e:	bf00      	nop
 8013710:	42480000 	.word	0x42480000
 8013714:	00000000 	.word	0x00000000

08013718 <MotionFX_GetStateSize>:
 8013718:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 801371c:	4770      	bx	lr
 801371e:	bf00      	nop

08013720 <MotionFX_initialize>:
 8013720:	4a4b      	ldr	r2, [pc, #300]	@ (8013850 <MotionFX_initialize+0x130>)
 8013722:	6813      	ldr	r3, [r2, #0]
 8013724:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8013728:	f023 0301 	bic.w	r3, r3, #1
 801372c:	b530      	push	{r4, r5, lr}
 801372e:	6013      	str	r3, [r2, #0]
 8013730:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8013734:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8013738:	400b      	ands	r3, r1
 801373a:	f24c 2240 	movw	r2, #49728	@ 0xc240
 801373e:	4293      	cmp	r3, r2
 8013740:	b085      	sub	sp, #20
 8013742:	4604      	mov	r4, r0
 8013744:	d013      	beq.n	801376e <MotionFX_initialize+0x4e>
 8013746:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 801374a:	f24c 2270 	movw	r2, #49776	@ 0xc270
 801374e:	400b      	ands	r3, r1
 8013750:	4293      	cmp	r3, r2
 8013752:	d00c      	beq.n	801376e <MotionFX_initialize+0x4e>
 8013754:	4a3f      	ldr	r2, [pc, #252]	@ (8013854 <MotionFX_initialize+0x134>)
 8013756:	2301      	movs	r3, #1
 8013758:	6093      	str	r3, [r2, #8]
 801375a:	6893      	ldr	r3, [r2, #8]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d1fc      	bne.n	801375a <MotionFX_initialize+0x3a>
 8013760:	4b3d      	ldr	r3, [pc, #244]	@ (8013858 <MotionFX_initialize+0x138>)
 8013762:	6013      	str	r3, [r2, #0]
 8013764:	6812      	ldr	r2, [r2, #0]
 8013766:	4b3d      	ldr	r3, [pc, #244]	@ (801385c <MotionFX_initialize+0x13c>)
 8013768:	429a      	cmp	r2, r3
 801376a:	d02c      	beq.n	80137c6 <MotionFX_initialize+0xa6>
 801376c:	e7fe      	b.n	801376c <MotionFX_initialize+0x4c>
 801376e:	4b3c      	ldr	r3, [pc, #240]	@ (8013860 <MotionFX_initialize+0x140>)
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d1ee      	bne.n	8013754 <MotionFX_initialize+0x34>
 8013776:	4a3b      	ldr	r2, [pc, #236]	@ (8013864 <MotionFX_initialize+0x144>)
 8013778:	6813      	ldr	r3, [r2, #0]
 801377a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801377e:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8013782:	d054      	beq.n	801382e <MotionFX_initialize+0x10e>
 8013784:	6813      	ldr	r3, [r2, #0]
 8013786:	f240 4183 	movw	r1, #1155	@ 0x483
 801378a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801378e:	428b      	cmp	r3, r1
 8013790:	d04d      	beq.n	801382e <MotionFX_initialize+0x10e>
 8013792:	6813      	ldr	r3, [r2, #0]
 8013794:	f240 4285 	movw	r2, #1157	@ 0x485
 8013798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801379c:	4293      	cmp	r3, r2
 801379e:	d046      	beq.n	801382e <MotionFX_initialize+0x10e>
 80137a0:	4b31      	ldr	r3, [pc, #196]	@ (8013868 <MotionFX_initialize+0x148>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80137a8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80137ac:	d1d2      	bne.n	8013754 <MotionFX_initialize+0x34>
 80137ae:	4a2f      	ldr	r2, [pc, #188]	@ (801386c <MotionFX_initialize+0x14c>)
 80137b0:	2301      	movs	r3, #1
 80137b2:	6093      	str	r3, [r2, #8]
 80137b4:	6893      	ldr	r3, [r2, #8]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d1fc      	bne.n	80137b4 <MotionFX_initialize+0x94>
 80137ba:	4b27      	ldr	r3, [pc, #156]	@ (8013858 <MotionFX_initialize+0x138>)
 80137bc:	6013      	str	r3, [r2, #0]
 80137be:	6812      	ldr	r2, [r2, #0]
 80137c0:	4b26      	ldr	r3, [pc, #152]	@ (801385c <MotionFX_initialize+0x13c>)
 80137c2:	429a      	cmp	r2, r3
 80137c4:	d1d2      	bne.n	801376c <MotionFX_initialize+0x4c>
 80137c6:	4b2a      	ldr	r3, [pc, #168]	@ (8013870 <MotionFX_initialize+0x150>)
 80137c8:	4a2a      	ldr	r2, [pc, #168]	@ (8013874 <MotionFX_initialize+0x154>)
 80137ca:	9303      	str	r3, [sp, #12]
 80137cc:	2501      	movs	r5, #1
 80137ce:	4620      	mov	r0, r4
 80137d0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80137d4:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 80137d8:	f7fb f9e8 	bl	800ebac <MFX_emptyAttitude>
 80137dc:	a901      	add	r1, sp, #4
 80137de:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 80137e2:	f7f9 ff45 	bl	800d670 <updateOrientation>
 80137e6:	a903      	add	r1, sp, #12
 80137e8:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80137ec:	f7f9 ff40 	bl	800d670 <updateOrientation>
 80137f0:	a902      	add	r1, sp, #8
 80137f2:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80137f6:	f7f9 ff3b 	bl	800d670 <updateOrientation>
 80137fa:	4b1f      	ldr	r3, [pc, #124]	@ (8013878 <MotionFX_initialize+0x158>)
 80137fc:	491f      	ldr	r1, [pc, #124]	@ (801387c <MotionFX_initialize+0x15c>)
 80137fe:	61a3      	str	r3, [r4, #24]
 8013800:	4b1f      	ldr	r3, [pc, #124]	@ (8013880 <MotionFX_initialize+0x160>)
 8013802:	4a20      	ldr	r2, [pc, #128]	@ (8013884 <MotionFX_initialize+0x164>)
 8013804:	62a1      	str	r1, [r4, #40]	@ 0x28
 8013806:	6223      	str	r3, [r4, #32]
 8013808:	491f      	ldr	r1, [pc, #124]	@ (8013888 <MotionFX_initialize+0x168>)
 801380a:	61e2      	str	r2, [r4, #28]
 801380c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013810:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8013814:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013818:	8723      	strh	r3, [r4, #56]	@ 0x38
 801381a:	f240 1301 	movw	r3, #257	@ 0x101
 801381e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8013820:	6361      	str	r1, [r4, #52]	@ 0x34
 8013822:	80a2      	strh	r2, [r4, #4]
 8013824:	f8a4 300d 	strh.w	r3, [r4, #13]
 8013828:	73e5      	strb	r5, [r4, #15]
 801382a:	b005      	add	sp, #20
 801382c:	bd30      	pop	{r4, r5, pc}
 801382e:	4a17      	ldr	r2, [pc, #92]	@ (801388c <MotionFX_initialize+0x16c>)
 8013830:	2301      	movs	r3, #1
 8013832:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8013836:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801383a:	2b00      	cmp	r3, #0
 801383c:	d1fb      	bne.n	8013836 <MotionFX_initialize+0x116>
 801383e:	4b06      	ldr	r3, [pc, #24]	@ (8013858 <MotionFX_initialize+0x138>)
 8013840:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8013844:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8013848:	4b04      	ldr	r3, [pc, #16]	@ (801385c <MotionFX_initialize+0x13c>)
 801384a:	429a      	cmp	r2, r3
 801384c:	d0bb      	beq.n	80137c6 <MotionFX_initialize+0xa6>
 801384e:	e78d      	b.n	801376c <MotionFX_initialize+0x4c>
 8013850:	e0002000 	.word	0xe0002000
 8013854:	40023000 	.word	0x40023000
 8013858:	f407a5c2 	.word	0xf407a5c2
 801385c:	b5e8b5cd 	.word	0xb5e8b5cd
 8013860:	e0042000 	.word	0xe0042000
 8013864:	5c001000 	.word	0x5c001000
 8013868:	50081000 	.word	0x50081000
 801386c:	4c004000 	.word	0x4c004000
 8013870:	00756e65 	.word	0x00756e65
 8013874:	200001a8 	.word	0x200001a8
 8013878:	3a51b717 	.word	0x3a51b717
 801387c:	3f666666 	.word	0x3f666666
 8013880:	3b378034 	.word	0x3b378034
 8013884:	3a378034 	.word	0x3a378034
 8013888:	3f2ac083 	.word	0x3f2ac083
 801388c:	58024000 	.word	0x58024000

08013890 <MotionFX_setKnobs>:
 8013890:	4b24      	ldr	r3, [pc, #144]	@ (8013924 <MotionFX_setKnobs+0x94>)
 8013892:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 8013896:	b902      	cbnz	r2, 801389a <MotionFX_setKnobs+0xa>
 8013898:	4770      	bx	lr
 801389a:	460b      	mov	r3, r1
 801389c:	2900      	cmp	r1, #0
 801389e:	d0fb      	beq.n	8013898 <MotionFX_setKnobs+0x8>
 80138a0:	b510      	push	{r4, lr}
 80138a2:	4604      	mov	r4, r0
 80138a4:	689a      	ldr	r2, [r3, #8]
 80138a6:	6808      	ldr	r0, [r1, #0]
 80138a8:	6849      	ldr	r1, [r1, #4]
 80138aa:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80138ac:	62a0      	str	r0, [r4, #40]	@ 0x28
 80138ae:	6362      	str	r2, [r4, #52]	@ 0x34
 80138b0:	7b1a      	ldrb	r2, [r3, #12]
 80138b2:	7162      	strb	r2, [r4, #5]
 80138b4:	6918      	ldr	r0, [r3, #16]
 80138b6:	6959      	ldr	r1, [r3, #20]
 80138b8:	699a      	ldr	r2, [r3, #24]
 80138ba:	6222      	str	r2, [r4, #32]
 80138bc:	61a0      	str	r0, [r4, #24]
 80138be:	61e1      	str	r1, [r4, #28]
 80138c0:	7f1a      	ldrb	r2, [r3, #28]
 80138c2:	7122      	strb	r2, [r4, #4]
 80138c4:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80138c8:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 80138cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138ce:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 80138d2:	b084      	sub	sp, #16
 80138d4:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 80138d8:	7fda      	ldrb	r2, [r3, #31]
 80138da:	f88d 2006 	strb.w	r2, [sp, #6]
 80138de:	f8ad 1004 	strh.w	r1, [sp, #4]
 80138e2:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 80138e6:	f8ad 2008 	strh.w	r2, [sp, #8]
 80138ea:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80138ee:	f88d 200a 	strb.w	r2, [sp, #10]
 80138f2:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 80138f6:	f8ad 200c 	strh.w	r2, [sp, #12]
 80138fa:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80138fe:	f88d 300e 	strb.w	r3, [sp, #14]
 8013902:	a901      	add	r1, sp, #4
 8013904:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013908:	f7f9 feb2 	bl	800d670 <updateOrientation>
 801390c:	a903      	add	r1, sp, #12
 801390e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013912:	f7f9 fead 	bl	800d670 <updateOrientation>
 8013916:	a902      	add	r1, sp, #8
 8013918:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801391c:	f7f9 fea8 	bl	800d670 <updateOrientation>
 8013920:	b004      	add	sp, #16
 8013922:	bd10      	pop	{r4, pc}
 8013924:	200001a8 	.word	0x200001a8

08013928 <MotionFX_getKnobs>:
 8013928:	4b1d      	ldr	r3, [pc, #116]	@ (80139a0 <MotionFX_getKnobs+0x78>)
 801392a:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801392e:	b903      	cbnz	r3, 8013932 <MotionFX_getKnobs+0xa>
 8013930:	4770      	bx	lr
 8013932:	460a      	mov	r2, r1
 8013934:	2900      	cmp	r1, #0
 8013936:	d0fb      	beq.n	8013930 <MotionFX_getKnobs+0x8>
 8013938:	b510      	push	{r4, lr}
 801393a:	4604      	mov	r4, r0
 801393c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 801393e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013942:	6093      	str	r3, [r2, #8]
 8013944:	6010      	str	r0, [r2, #0]
 8013946:	6051      	str	r1, [r2, #4]
 8013948:	7963      	ldrb	r3, [r4, #5]
 801394a:	7313      	strb	r3, [r2, #12]
 801394c:	69a0      	ldr	r0, [r4, #24]
 801394e:	69e1      	ldr	r1, [r4, #28]
 8013950:	6a23      	ldr	r3, [r4, #32]
 8013952:	6193      	str	r3, [r2, #24]
 8013954:	6110      	str	r0, [r2, #16]
 8013956:	6151      	str	r1, [r2, #20]
 8013958:	7923      	ldrb	r3, [r4, #4]
 801395a:	7713      	strb	r3, [r2, #28]
 801395c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8013960:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 8013964:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 8013968:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801396a:	f102 011d 	add.w	r1, r2, #29
 801396e:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013972:	f7f9 fd11 	bl	800d398 <findAxis>
 8013976:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 801397a:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801397e:	f7f9 fd0b 	bl	800d398 <findAxis>
 8013982:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 8013986:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801398a:	f7f9 fd05 	bl	800d398 <findAxis>
 801398e:	2300      	movs	r3, #0
 8013990:	f882 3020 	strb.w	r3, [r2, #32]
 8013994:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 8013998:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 801399c:	bd10      	pop	{r4, pc}
 801399e:	bf00      	nop
 80139a0:	200001a8 	.word	0x200001a8

080139a4 <MotionFX_enable_6X>:
 80139a4:	4b0e      	ldr	r3, [pc, #56]	@ (80139e0 <MotionFX_enable_6X+0x3c>)
 80139a6:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80139aa:	b903      	cbnz	r3, 80139ae <MotionFX_enable_6X+0xa>
 80139ac:	4770      	bx	lr
 80139ae:	2900      	cmp	r1, #0
 80139b0:	d0fc      	beq.n	80139ac <MotionFX_enable_6X+0x8>
 80139b2:	b530      	push	{r4, r5, lr}
 80139b4:	1d05      	adds	r5, r0, #4
 80139b6:	b099      	sub	sp, #100	@ 0x64
 80139b8:	4604      	mov	r4, r0
 80139ba:	4629      	mov	r1, r5
 80139bc:	225c      	movs	r2, #92	@ 0x5c
 80139be:	a801      	add	r0, sp, #4
 80139c0:	f000 f96e 	bl	8013ca0 <memcpy>
 80139c4:	4620      	mov	r0, r4
 80139c6:	f7fb f8f1 	bl	800ebac <MFX_emptyAttitude>
 80139ca:	225c      	movs	r2, #92	@ 0x5c
 80139cc:	a901      	add	r1, sp, #4
 80139ce:	4628      	mov	r0, r5
 80139d0:	f000 f966 	bl	8013ca0 <memcpy>
 80139d4:	2300      	movs	r3, #0
 80139d6:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 80139da:	7363      	strb	r3, [r4, #13]
 80139dc:	b019      	add	sp, #100	@ 0x64
 80139de:	bd30      	pop	{r4, r5, pc}
 80139e0:	200001a8 	.word	0x200001a8

080139e4 <MotionFX_enable_9X>:
 80139e4:	4b0e      	ldr	r3, [pc, #56]	@ (8013a20 <MotionFX_enable_9X+0x3c>)
 80139e6:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80139ea:	b903      	cbnz	r3, 80139ee <MotionFX_enable_9X+0xa>
 80139ec:	4770      	bx	lr
 80139ee:	2900      	cmp	r1, #0
 80139f0:	d0fc      	beq.n	80139ec <MotionFX_enable_9X+0x8>
 80139f2:	b530      	push	{r4, r5, lr}
 80139f4:	1d05      	adds	r5, r0, #4
 80139f6:	b099      	sub	sp, #100	@ 0x64
 80139f8:	4604      	mov	r4, r0
 80139fa:	4629      	mov	r1, r5
 80139fc:	225c      	movs	r2, #92	@ 0x5c
 80139fe:	a801      	add	r0, sp, #4
 8013a00:	f000 f94e 	bl	8013ca0 <memcpy>
 8013a04:	4620      	mov	r0, r4
 8013a06:	f7fb f8d1 	bl	800ebac <MFX_emptyAttitude>
 8013a0a:	225c      	movs	r2, #92	@ 0x5c
 8013a0c:	a901      	add	r1, sp, #4
 8013a0e:	4628      	mov	r0, r5
 8013a10:	f000 f946 	bl	8013ca0 <memcpy>
 8013a14:	2301      	movs	r3, #1
 8013a16:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013a1a:	7363      	strb	r3, [r4, #13]
 8013a1c:	b019      	add	sp, #100	@ 0x64
 8013a1e:	bd30      	pop	{r4, r5, pc}
 8013a20:	200001a8 	.word	0x200001a8

08013a24 <MotionFX_update>:
 8013a24:	b430      	push	{r4, r5}
 8013a26:	4c06      	ldr	r4, [pc, #24]	@ (8013a40 <MotionFX_update+0x1c>)
 8013a28:	9d02      	ldr	r5, [sp, #8]
 8013a2a:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 8013a2e:	b90c      	cbnz	r4, 8013a34 <MotionFX_update+0x10>
 8013a30:	bc30      	pop	{r4, r5}
 8013a32:	4770      	bx	lr
 8013a34:	ed93 0a00 	vldr	s0, [r3]
 8013a38:	462b      	mov	r3, r5
 8013a3a:	bc30      	pop	{r4, r5}
 8013a3c:	f7fb bba0 	b.w	800f180 <iNemoEngine_API_Update>
 8013a40:	200001a8 	.word	0x200001a8

08013a44 <MotionFX_propagate>:
 8013a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013a46:	ed2d 8b06 	vpush	{d8-d10}
 8013a4a:	4c79      	ldr	r4, [pc, #484]	@ (8013c30 <MotionFX_propagate+0x1ec>)
 8013a4c:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 8013a50:	b09d      	sub	sp, #116	@ 0x74
 8013a52:	b91e      	cbnz	r6, 8013a5c <MotionFX_propagate+0x18>
 8013a54:	b01d      	add	sp, #116	@ 0x74
 8013a56:	ecbd 8b06 	vpop	{d8-d10}
 8013a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a5c:	4694      	mov	ip, r2
 8013a5e:	4604      	mov	r4, r0
 8013a60:	460d      	mov	r5, r1
 8013a62:	68d0      	ldr	r0, [r2, #12]
 8013a64:	6911      	ldr	r1, [r2, #16]
 8013a66:	6952      	ldr	r2, [r2, #20]
 8013a68:	ed93 0a00 	vldr	s0, [r3]
 8013a6c:	ab0f      	add	r3, sp, #60	@ 0x3c
 8013a6e:	c307      	stmia	r3!, {r0, r1, r2}
 8013a70:	f8dc 0018 	ldr.w	r0, [ip, #24]
 8013a74:	f8dc 101c 	ldr.w	r1, [ip, #28]
 8013a78:	f8dc 2020 	ldr.w	r2, [ip, #32]
 8013a7c:	c307      	stmia	r3!, {r0, r1, r2}
 8013a7e:	aa12      	add	r2, sp, #72	@ 0x48
 8013a80:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 8013a84:	a802      	add	r0, sp, #8
 8013a86:	f7f9 fc25 	bl	800d2d4 <rotVect>
 8013a8a:	7923      	ldrb	r3, [r4, #4]
 8013a8c:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	f000 80bf 	beq.w	8013c14 <MotionFX_propagate+0x1d0>
 8013a96:	ee07 3a90 	vmov	s15, r3
 8013a9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013a9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013aa2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8013aa6:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 8013aaa:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 8013aae:	edd3 7a00 	vldr	s15, [r3]
 8013ab2:	eddd 5a02 	vldr	s11, [sp, #8]
 8013ab6:	ed9d 5a03 	vldr	s10, [sp, #12]
 8013aba:	ed9d 6a04 	vldr	s12, [sp, #16]
 8013abe:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8013c34 <MotionFX_propagate+0x1f0>
 8013ac2:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8013c38 <MotionFX_propagate+0x1f4>
 8013ac6:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8013aca:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8013ace:	edc3 7a00 	vstr	s15, [r3]
 8013ad2:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 8013ad6:	edd3 7a00 	vldr	s15, [r3]
 8013ada:	eee5 7a26 	vfma.f32	s15, s10, s13
 8013ade:	ee20 0a04 	vmul.f32	s0, s0, s8
 8013ae2:	edc3 7a00 	vstr	s15, [r3]
 8013ae6:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 8013aea:	edd3 7a00 	vldr	s15, [r3]
 8013aee:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013af2:	edc3 7a00 	vstr	s15, [r3]
 8013af6:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 8013afa:	edd3 8a00 	vldr	s17, [r3]
 8013afe:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 8013b02:	ed93 9a00 	vldr	s18, [r3]
 8013b06:	eed5 8a07 	vfnms.f32	s17, s10, s14
 8013b0a:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 8013b0e:	ee95 9a87 	vfnms.f32	s18, s11, s14
 8013b12:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8013b16:	ed93 8a00 	vldr	s16, [r3]
 8013b1a:	eee9 7a09 	vfma.f32	s15, s18, s18
 8013b1e:	ee96 8a07 	vfnms.f32	s16, s12, s14
 8013b22:	eee8 7a08 	vfma.f32	s15, s16, s16
 8013b26:	eef4 7ae4 	vcmpe.f32	s15, s9
 8013b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b2e:	dd76      	ble.n	8013c1e <MotionFX_propagate+0x1da>
 8013b30:	eeb1 aae7 	vsqrt.f32	s20, s15
 8013b34:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8013b38:	eeb0 0a69 	vmov.f32	s0, s19
 8013b3c:	f000 f966 	bl	8013e0c <sinf>
 8013b40:	eeb0 7a40 	vmov.f32	s14, s0
 8013b44:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 8013b48:	eeb0 0a69 	vmov.f32	s0, s19
 8013b4c:	ee29 9a27 	vmul.f32	s18, s18, s15
 8013b50:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8013b54:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013b58:	f000 f90c 	bl	8013d74 <cosf>
 8013b5c:	a805      	add	r0, sp, #20
 8013b5e:	4632      	mov	r2, r6
 8013b60:	4631      	mov	r1, r6
 8013b62:	ed8d 0a08 	vstr	s0, [sp, #32]
 8013b66:	ed8d 9a05 	vstr	s18, [sp, #20]
 8013b6a:	edcd 8a06 	vstr	s17, [sp, #24]
 8013b6e:	ed8d 8a07 	vstr	s16, [sp, #28]
 8013b72:	f7f9 fe01 	bl	800d778 <qmult>
 8013b76:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 8013b7a:	ed9c 7a00 	vldr	s14, [ip]
 8013b7e:	ed96 6a00 	vldr	s12, [r6]
 8013b82:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 8013b86:	edde 6a00 	vldr	s13, [lr]
 8013b8a:	ee67 7a07 	vmul.f32	s15, s14, s14
 8013b8e:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 8013b92:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8013b96:	aa0f      	add	r2, sp, #60	@ 0x3c
 8013b98:	4639      	mov	r1, r7
 8013b9a:	edd3 5a00 	vldr	s11, [r3]
 8013b9e:	eee6 7a06 	vfma.f32	s15, s12, s12
 8013ba2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8013ba6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8013baa:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8013bae:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8013bb2:	ee27 4a86 	vmul.f32	s8, s15, s12
 8013bb6:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8013bba:	ee27 5a27 	vmul.f32	s10, s14, s15
 8013bbe:	ee67 5aa5 	vmul.f32	s11, s15, s11
 8013bc2:	ed86 4a00 	vstr	s8, [r6]
 8013bc6:	edce 4a00 	vstr	s9, [lr]
 8013bca:	ed8c 5a00 	vstr	s10, [ip]
 8013bce:	edc3 5a00 	vstr	s11, [r3]
 8013bd2:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 8013bd6:	3301      	adds	r3, #1
 8013bd8:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 8013bdc:	f7f9 fb7a 	bl	800d2d4 <rotVect>
 8013be0:	ed85 4a03 	vstr	s8, [r5, #12]
 8013be4:	edc5 4a04 	vstr	s9, [r5, #16]
 8013be8:	ed85 5a05 	vstr	s10, [r5, #20]
 8013bec:	edc5 5a06 	vstr	s11, [r5, #24]
 8013bf0:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8013bf4:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8013bf8:	e9cd 3200 	strd	r3, r2, [sp]
 8013bfc:	4601      	mov	r1, r0
 8013bfe:	f105 031c 	add.w	r3, r5, #28
 8013c02:	462a      	mov	r2, r5
 8013c04:	f105 000c 	add.w	r0, r5, #12
 8013c08:	f7fa ff02 	bl	800ea10 <output_update>
 8013c0c:	b01d      	add	sp, #116	@ 0x74
 8013c0e:	ecbd 8b06 	vpop	{d8-d10}
 8013c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c14:	2301      	movs	r3, #1
 8013c16:	7123      	strb	r3, [r4, #4]
 8013c18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013c1c:	e743      	b.n	8013aa6 <MotionFX_propagate+0x62>
 8013c1e:	ee29 9a00 	vmul.f32	s18, s18, s0
 8013c22:	ee68 8a80 	vmul.f32	s17, s17, s0
 8013c26:	ee28 8a00 	vmul.f32	s16, s16, s0
 8013c2a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013c2e:	e795      	b.n	8013b5c <MotionFX_propagate+0x118>
 8013c30:	200001a8 	.word	0x200001a8
 8013c34:	3c8efa35 	.word	0x3c8efa35
 8013c38:	38d1b718 	.word	0x38d1b718

08013c3c <memset>:
 8013c3c:	4402      	add	r2, r0
 8013c3e:	4603      	mov	r3, r0
 8013c40:	4293      	cmp	r3, r2
 8013c42:	d100      	bne.n	8013c46 <memset+0xa>
 8013c44:	4770      	bx	lr
 8013c46:	f803 1b01 	strb.w	r1, [r3], #1
 8013c4a:	e7f9      	b.n	8013c40 <memset+0x4>

08013c4c <__errno>:
 8013c4c:	4b01      	ldr	r3, [pc, #4]	@ (8013c54 <__errno+0x8>)
 8013c4e:	6818      	ldr	r0, [r3, #0]
 8013c50:	4770      	bx	lr
 8013c52:	bf00      	nop
 8013c54:	2000013c 	.word	0x2000013c

08013c58 <__libc_init_array>:
 8013c58:	b570      	push	{r4, r5, r6, lr}
 8013c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8013c90 <__libc_init_array+0x38>)
 8013c5c:	4c0d      	ldr	r4, [pc, #52]	@ (8013c94 <__libc_init_array+0x3c>)
 8013c5e:	1b64      	subs	r4, r4, r5
 8013c60:	10a4      	asrs	r4, r4, #2
 8013c62:	2600      	movs	r6, #0
 8013c64:	42a6      	cmp	r6, r4
 8013c66:	d109      	bne.n	8013c7c <__libc_init_array+0x24>
 8013c68:	4d0b      	ldr	r5, [pc, #44]	@ (8013c98 <__libc_init_array+0x40>)
 8013c6a:	4c0c      	ldr	r4, [pc, #48]	@ (8013c9c <__libc_init_array+0x44>)
 8013c6c:	f001 fd9a 	bl	80157a4 <_init>
 8013c70:	1b64      	subs	r4, r4, r5
 8013c72:	10a4      	asrs	r4, r4, #2
 8013c74:	2600      	movs	r6, #0
 8013c76:	42a6      	cmp	r6, r4
 8013c78:	d105      	bne.n	8013c86 <__libc_init_array+0x2e>
 8013c7a:	bd70      	pop	{r4, r5, r6, pc}
 8013c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013c80:	4798      	blx	r3
 8013c82:	3601      	adds	r6, #1
 8013c84:	e7ee      	b.n	8013c64 <__libc_init_array+0xc>
 8013c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8013c8a:	4798      	blx	r3
 8013c8c:	3601      	adds	r6, #1
 8013c8e:	e7f2      	b.n	8013c76 <__libc_init_array+0x1e>
 8013c90:	08015d20 	.word	0x08015d20
 8013c94:	08015d20 	.word	0x08015d20
 8013c98:	08015d20 	.word	0x08015d20
 8013c9c:	08015d24 	.word	0x08015d24

08013ca0 <memcpy>:
 8013ca0:	440a      	add	r2, r1
 8013ca2:	4291      	cmp	r1, r2
 8013ca4:	f100 33ff 	add.w	r3, r0, #4294967295
 8013ca8:	d100      	bne.n	8013cac <memcpy+0xc>
 8013caa:	4770      	bx	lr
 8013cac:	b510      	push	{r4, lr}
 8013cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013cb6:	4291      	cmp	r1, r2
 8013cb8:	d1f9      	bne.n	8013cae <memcpy+0xe>
 8013cba:	bd10      	pop	{r4, pc}

08013cbc <atan2>:
 8013cbc:	f000 baec 	b.w	8014298 <__ieee754_atan2>

08013cc0 <sqrt>:
 8013cc0:	b538      	push	{r3, r4, r5, lr}
 8013cc2:	ed2d 8b02 	vpush	{d8}
 8013cc6:	ec55 4b10 	vmov	r4, r5, d0
 8013cca:	f000 f917 	bl	8013efc <__ieee754_sqrt>
 8013cce:	4622      	mov	r2, r4
 8013cd0:	462b      	mov	r3, r5
 8013cd2:	4620      	mov	r0, r4
 8013cd4:	4629      	mov	r1, r5
 8013cd6:	eeb0 8a40 	vmov.f32	s16, s0
 8013cda:	eef0 8a60 	vmov.f32	s17, s1
 8013cde:	f7ec fec9 	bl	8000a74 <__aeabi_dcmpun>
 8013ce2:	b990      	cbnz	r0, 8013d0a <sqrt+0x4a>
 8013ce4:	2200      	movs	r2, #0
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	4620      	mov	r0, r4
 8013cea:	4629      	mov	r1, r5
 8013cec:	f7ec fe9a 	bl	8000a24 <__aeabi_dcmplt>
 8013cf0:	b158      	cbz	r0, 8013d0a <sqrt+0x4a>
 8013cf2:	f7ff ffab 	bl	8013c4c <__errno>
 8013cf6:	2321      	movs	r3, #33	@ 0x21
 8013cf8:	6003      	str	r3, [r0, #0]
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	2300      	movs	r3, #0
 8013cfe:	4610      	mov	r0, r2
 8013d00:	4619      	mov	r1, r3
 8013d02:	f7ec fd47 	bl	8000794 <__aeabi_ddiv>
 8013d06:	ec41 0b18 	vmov	d8, r0, r1
 8013d0a:	eeb0 0a48 	vmov.f32	s0, s16
 8013d0e:	eef0 0a68 	vmov.f32	s1, s17
 8013d12:	ecbd 8b02 	vpop	{d8}
 8013d16:	bd38      	pop	{r3, r4, r5, pc}

08013d18 <asinf>:
 8013d18:	b508      	push	{r3, lr}
 8013d1a:	ed2d 8b02 	vpush	{d8}
 8013d1e:	eeb0 8a40 	vmov.f32	s16, s0
 8013d22:	f000 fea1 	bl	8014a68 <__ieee754_asinf>
 8013d26:	eeb4 8a48 	vcmp.f32	s16, s16
 8013d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d2e:	eef0 8a40 	vmov.f32	s17, s0
 8013d32:	d615      	bvs.n	8013d60 <asinf+0x48>
 8013d34:	eeb0 0a48 	vmov.f32	s0, s16
 8013d38:	f000 f860 	bl	8013dfc <fabsf>
 8013d3c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013d40:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d48:	dd0a      	ble.n	8013d60 <asinf+0x48>
 8013d4a:	f7ff ff7f 	bl	8013c4c <__errno>
 8013d4e:	ecbd 8b02 	vpop	{d8}
 8013d52:	2321      	movs	r3, #33	@ 0x21
 8013d54:	6003      	str	r3, [r0, #0]
 8013d56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013d5a:	4804      	ldr	r0, [pc, #16]	@ (8013d6c <asinf+0x54>)
 8013d5c:	f000 b8c8 	b.w	8013ef0 <nanf>
 8013d60:	eeb0 0a68 	vmov.f32	s0, s17
 8013d64:	ecbd 8b02 	vpop	{d8}
 8013d68:	bd08      	pop	{r3, pc}
 8013d6a:	bf00      	nop
 8013d6c:	08015888 	.word	0x08015888

08013d70 <atan2f>:
 8013d70:	f000 bf5e 	b.w	8014c30 <__ieee754_atan2f>

08013d74 <cosf>:
 8013d74:	ee10 3a10 	vmov	r3, s0
 8013d78:	b507      	push	{r0, r1, r2, lr}
 8013d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8013df4 <cosf+0x80>)
 8013d7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013d80:	4293      	cmp	r3, r2
 8013d82:	d806      	bhi.n	8013d92 <cosf+0x1e>
 8013d84:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013df8 <cosf+0x84>
 8013d88:	b003      	add	sp, #12
 8013d8a:	f85d eb04 	ldr.w	lr, [sp], #4
 8013d8e:	f000 bceb 	b.w	8014768 <__kernel_cosf>
 8013d92:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013d96:	d304      	bcc.n	8013da2 <cosf+0x2e>
 8013d98:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013d9c:	b003      	add	sp, #12
 8013d9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8013da2:	4668      	mov	r0, sp
 8013da4:	f000 ffe4 	bl	8014d70 <__ieee754_rem_pio2f>
 8013da8:	f000 0003 	and.w	r0, r0, #3
 8013dac:	2801      	cmp	r0, #1
 8013dae:	d009      	beq.n	8013dc4 <cosf+0x50>
 8013db0:	2802      	cmp	r0, #2
 8013db2:	d010      	beq.n	8013dd6 <cosf+0x62>
 8013db4:	b9b0      	cbnz	r0, 8013de4 <cosf+0x70>
 8013db6:	eddd 0a01 	vldr	s1, [sp, #4]
 8013dba:	ed9d 0a00 	vldr	s0, [sp]
 8013dbe:	f000 fcd3 	bl	8014768 <__kernel_cosf>
 8013dc2:	e7eb      	b.n	8013d9c <cosf+0x28>
 8013dc4:	eddd 0a01 	vldr	s1, [sp, #4]
 8013dc8:	ed9d 0a00 	vldr	s0, [sp]
 8013dcc:	f000 fd24 	bl	8014818 <__kernel_sinf>
 8013dd0:	eeb1 0a40 	vneg.f32	s0, s0
 8013dd4:	e7e2      	b.n	8013d9c <cosf+0x28>
 8013dd6:	eddd 0a01 	vldr	s1, [sp, #4]
 8013dda:	ed9d 0a00 	vldr	s0, [sp]
 8013dde:	f000 fcc3 	bl	8014768 <__kernel_cosf>
 8013de2:	e7f5      	b.n	8013dd0 <cosf+0x5c>
 8013de4:	eddd 0a01 	vldr	s1, [sp, #4]
 8013de8:	ed9d 0a00 	vldr	s0, [sp]
 8013dec:	2001      	movs	r0, #1
 8013dee:	f000 fd13 	bl	8014818 <__kernel_sinf>
 8013df2:	e7d3      	b.n	8013d9c <cosf+0x28>
 8013df4:	3f490fd8 	.word	0x3f490fd8
 8013df8:	00000000 	.word	0x00000000

08013dfc <fabsf>:
 8013dfc:	ee10 3a10 	vmov	r3, s0
 8013e00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013e04:	ee00 3a10 	vmov	s0, r3
 8013e08:	4770      	bx	lr
	...

08013e0c <sinf>:
 8013e0c:	ee10 3a10 	vmov	r3, s0
 8013e10:	b507      	push	{r0, r1, r2, lr}
 8013e12:	4a1f      	ldr	r2, [pc, #124]	@ (8013e90 <sinf+0x84>)
 8013e14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013e18:	4293      	cmp	r3, r2
 8013e1a:	d807      	bhi.n	8013e2c <sinf+0x20>
 8013e1c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8013e94 <sinf+0x88>
 8013e20:	2000      	movs	r0, #0
 8013e22:	b003      	add	sp, #12
 8013e24:	f85d eb04 	ldr.w	lr, [sp], #4
 8013e28:	f000 bcf6 	b.w	8014818 <__kernel_sinf>
 8013e2c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013e30:	d304      	bcc.n	8013e3c <sinf+0x30>
 8013e32:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013e36:	b003      	add	sp, #12
 8013e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8013e3c:	4668      	mov	r0, sp
 8013e3e:	f000 ff97 	bl	8014d70 <__ieee754_rem_pio2f>
 8013e42:	f000 0003 	and.w	r0, r0, #3
 8013e46:	2801      	cmp	r0, #1
 8013e48:	d00a      	beq.n	8013e60 <sinf+0x54>
 8013e4a:	2802      	cmp	r0, #2
 8013e4c:	d00f      	beq.n	8013e6e <sinf+0x62>
 8013e4e:	b9c0      	cbnz	r0, 8013e82 <sinf+0x76>
 8013e50:	eddd 0a01 	vldr	s1, [sp, #4]
 8013e54:	ed9d 0a00 	vldr	s0, [sp]
 8013e58:	2001      	movs	r0, #1
 8013e5a:	f000 fcdd 	bl	8014818 <__kernel_sinf>
 8013e5e:	e7ea      	b.n	8013e36 <sinf+0x2a>
 8013e60:	eddd 0a01 	vldr	s1, [sp, #4]
 8013e64:	ed9d 0a00 	vldr	s0, [sp]
 8013e68:	f000 fc7e 	bl	8014768 <__kernel_cosf>
 8013e6c:	e7e3      	b.n	8013e36 <sinf+0x2a>
 8013e6e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013e72:	ed9d 0a00 	vldr	s0, [sp]
 8013e76:	2001      	movs	r0, #1
 8013e78:	f000 fcce 	bl	8014818 <__kernel_sinf>
 8013e7c:	eeb1 0a40 	vneg.f32	s0, s0
 8013e80:	e7d9      	b.n	8013e36 <sinf+0x2a>
 8013e82:	eddd 0a01 	vldr	s1, [sp, #4]
 8013e86:	ed9d 0a00 	vldr	s0, [sp]
 8013e8a:	f000 fc6d 	bl	8014768 <__kernel_cosf>
 8013e8e:	e7f5      	b.n	8013e7c <sinf+0x70>
 8013e90:	3f490fd8 	.word	0x3f490fd8
 8013e94:	00000000 	.word	0x00000000

08013e98 <tanf>:
 8013e98:	ee10 3a10 	vmov	r3, s0
 8013e9c:	b507      	push	{r0, r1, r2, lr}
 8013e9e:	4a12      	ldr	r2, [pc, #72]	@ (8013ee8 <tanf+0x50>)
 8013ea0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013ea4:	4293      	cmp	r3, r2
 8013ea6:	d807      	bhi.n	8013eb8 <tanf+0x20>
 8013ea8:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8013eec <tanf+0x54>
 8013eac:	2001      	movs	r0, #1
 8013eae:	b003      	add	sp, #12
 8013eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8013eb4:	f000 bcf8 	b.w	80148a8 <__kernel_tanf>
 8013eb8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013ebc:	d304      	bcc.n	8013ec8 <tanf+0x30>
 8013ebe:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013ec2:	b003      	add	sp, #12
 8013ec4:	f85d fb04 	ldr.w	pc, [sp], #4
 8013ec8:	4668      	mov	r0, sp
 8013eca:	f000 ff51 	bl	8014d70 <__ieee754_rem_pio2f>
 8013ece:	0040      	lsls	r0, r0, #1
 8013ed0:	f000 0002 	and.w	r0, r0, #2
 8013ed4:	eddd 0a01 	vldr	s1, [sp, #4]
 8013ed8:	ed9d 0a00 	vldr	s0, [sp]
 8013edc:	f1c0 0001 	rsb	r0, r0, #1
 8013ee0:	f000 fce2 	bl	80148a8 <__kernel_tanf>
 8013ee4:	e7ed      	b.n	8013ec2 <tanf+0x2a>
 8013ee6:	bf00      	nop
 8013ee8:	3f490fda 	.word	0x3f490fda
 8013eec:	00000000 	.word	0x00000000

08013ef0 <nanf>:
 8013ef0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013ef8 <nanf+0x8>
 8013ef4:	4770      	bx	lr
 8013ef6:	bf00      	nop
 8013ef8:	7fc00000 	.word	0x7fc00000

08013efc <__ieee754_sqrt>:
 8013efc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f00:	4a66      	ldr	r2, [pc, #408]	@ (801409c <__ieee754_sqrt+0x1a0>)
 8013f02:	ec55 4b10 	vmov	r4, r5, d0
 8013f06:	43aa      	bics	r2, r5
 8013f08:	462b      	mov	r3, r5
 8013f0a:	4621      	mov	r1, r4
 8013f0c:	d110      	bne.n	8013f30 <__ieee754_sqrt+0x34>
 8013f0e:	4622      	mov	r2, r4
 8013f10:	4620      	mov	r0, r4
 8013f12:	4629      	mov	r1, r5
 8013f14:	f7ec fb14 	bl	8000540 <__aeabi_dmul>
 8013f18:	4602      	mov	r2, r0
 8013f1a:	460b      	mov	r3, r1
 8013f1c:	4620      	mov	r0, r4
 8013f1e:	4629      	mov	r1, r5
 8013f20:	f7ec f958 	bl	80001d4 <__adddf3>
 8013f24:	4604      	mov	r4, r0
 8013f26:	460d      	mov	r5, r1
 8013f28:	ec45 4b10 	vmov	d0, r4, r5
 8013f2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f30:	2d00      	cmp	r5, #0
 8013f32:	dc0e      	bgt.n	8013f52 <__ieee754_sqrt+0x56>
 8013f34:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013f38:	4322      	orrs	r2, r4
 8013f3a:	d0f5      	beq.n	8013f28 <__ieee754_sqrt+0x2c>
 8013f3c:	b19d      	cbz	r5, 8013f66 <__ieee754_sqrt+0x6a>
 8013f3e:	4622      	mov	r2, r4
 8013f40:	4620      	mov	r0, r4
 8013f42:	4629      	mov	r1, r5
 8013f44:	f7ec f944 	bl	80001d0 <__aeabi_dsub>
 8013f48:	4602      	mov	r2, r0
 8013f4a:	460b      	mov	r3, r1
 8013f4c:	f7ec fc22 	bl	8000794 <__aeabi_ddiv>
 8013f50:	e7e8      	b.n	8013f24 <__ieee754_sqrt+0x28>
 8013f52:	152a      	asrs	r2, r5, #20
 8013f54:	d115      	bne.n	8013f82 <__ieee754_sqrt+0x86>
 8013f56:	2000      	movs	r0, #0
 8013f58:	e009      	b.n	8013f6e <__ieee754_sqrt+0x72>
 8013f5a:	0acb      	lsrs	r3, r1, #11
 8013f5c:	3a15      	subs	r2, #21
 8013f5e:	0549      	lsls	r1, r1, #21
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d0fa      	beq.n	8013f5a <__ieee754_sqrt+0x5e>
 8013f64:	e7f7      	b.n	8013f56 <__ieee754_sqrt+0x5a>
 8013f66:	462a      	mov	r2, r5
 8013f68:	e7fa      	b.n	8013f60 <__ieee754_sqrt+0x64>
 8013f6a:	005b      	lsls	r3, r3, #1
 8013f6c:	3001      	adds	r0, #1
 8013f6e:	02dc      	lsls	r4, r3, #11
 8013f70:	d5fb      	bpl.n	8013f6a <__ieee754_sqrt+0x6e>
 8013f72:	1e44      	subs	r4, r0, #1
 8013f74:	1b12      	subs	r2, r2, r4
 8013f76:	f1c0 0420 	rsb	r4, r0, #32
 8013f7a:	fa21 f404 	lsr.w	r4, r1, r4
 8013f7e:	4323      	orrs	r3, r4
 8013f80:	4081      	lsls	r1, r0
 8013f82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013f86:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8013f8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013f8e:	07d2      	lsls	r2, r2, #31
 8013f90:	bf5c      	itt	pl
 8013f92:	005b      	lslpl	r3, r3, #1
 8013f94:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8013f98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013f9c:	bf58      	it	pl
 8013f9e:	0049      	lslpl	r1, r1, #1
 8013fa0:	2600      	movs	r6, #0
 8013fa2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8013fa6:	107f      	asrs	r7, r7, #1
 8013fa8:	0049      	lsls	r1, r1, #1
 8013faa:	2016      	movs	r0, #22
 8013fac:	4632      	mov	r2, r6
 8013fae:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013fb2:	1915      	adds	r5, r2, r4
 8013fb4:	429d      	cmp	r5, r3
 8013fb6:	bfde      	ittt	le
 8013fb8:	192a      	addle	r2, r5, r4
 8013fba:	1b5b      	suble	r3, r3, r5
 8013fbc:	1936      	addle	r6, r6, r4
 8013fbe:	0fcd      	lsrs	r5, r1, #31
 8013fc0:	3801      	subs	r0, #1
 8013fc2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013fc6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013fca:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8013fce:	d1f0      	bne.n	8013fb2 <__ieee754_sqrt+0xb6>
 8013fd0:	4605      	mov	r5, r0
 8013fd2:	2420      	movs	r4, #32
 8013fd4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013fd8:	4293      	cmp	r3, r2
 8013fda:	eb0c 0e00 	add.w	lr, ip, r0
 8013fde:	dc02      	bgt.n	8013fe6 <__ieee754_sqrt+0xea>
 8013fe0:	d113      	bne.n	801400a <__ieee754_sqrt+0x10e>
 8013fe2:	458e      	cmp	lr, r1
 8013fe4:	d811      	bhi.n	801400a <__ieee754_sqrt+0x10e>
 8013fe6:	f1be 0f00 	cmp.w	lr, #0
 8013fea:	eb0e 000c 	add.w	r0, lr, ip
 8013fee:	da3f      	bge.n	8014070 <__ieee754_sqrt+0x174>
 8013ff0:	2800      	cmp	r0, #0
 8013ff2:	db3d      	blt.n	8014070 <__ieee754_sqrt+0x174>
 8013ff4:	f102 0801 	add.w	r8, r2, #1
 8013ff8:	1a9b      	subs	r3, r3, r2
 8013ffa:	458e      	cmp	lr, r1
 8013ffc:	bf88      	it	hi
 8013ffe:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014002:	eba1 010e 	sub.w	r1, r1, lr
 8014006:	4465      	add	r5, ip
 8014008:	4642      	mov	r2, r8
 801400a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801400e:	3c01      	subs	r4, #1
 8014010:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014014:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014018:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801401c:	d1dc      	bne.n	8013fd8 <__ieee754_sqrt+0xdc>
 801401e:	4319      	orrs	r1, r3
 8014020:	d01b      	beq.n	801405a <__ieee754_sqrt+0x15e>
 8014022:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80140a0 <__ieee754_sqrt+0x1a4>
 8014026:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80140a4 <__ieee754_sqrt+0x1a8>
 801402a:	e9da 0100 	ldrd	r0, r1, [sl]
 801402e:	e9db 2300 	ldrd	r2, r3, [fp]
 8014032:	f7ec f8cd 	bl	80001d0 <__aeabi_dsub>
 8014036:	e9da 8900 	ldrd	r8, r9, [sl]
 801403a:	4602      	mov	r2, r0
 801403c:	460b      	mov	r3, r1
 801403e:	4640      	mov	r0, r8
 8014040:	4649      	mov	r1, r9
 8014042:	f7ec fcf9 	bl	8000a38 <__aeabi_dcmple>
 8014046:	b140      	cbz	r0, 801405a <__ieee754_sqrt+0x15e>
 8014048:	f1b5 3fff 	cmp.w	r5, #4294967295
 801404c:	e9da 0100 	ldrd	r0, r1, [sl]
 8014050:	e9db 2300 	ldrd	r2, r3, [fp]
 8014054:	d10e      	bne.n	8014074 <__ieee754_sqrt+0x178>
 8014056:	3601      	adds	r6, #1
 8014058:	4625      	mov	r5, r4
 801405a:	1073      	asrs	r3, r6, #1
 801405c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014060:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014064:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014068:	086b      	lsrs	r3, r5, #1
 801406a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801406e:	e759      	b.n	8013f24 <__ieee754_sqrt+0x28>
 8014070:	4690      	mov	r8, r2
 8014072:	e7c1      	b.n	8013ff8 <__ieee754_sqrt+0xfc>
 8014074:	f7ec f8ae 	bl	80001d4 <__adddf3>
 8014078:	e9da 8900 	ldrd	r8, r9, [sl]
 801407c:	4602      	mov	r2, r0
 801407e:	460b      	mov	r3, r1
 8014080:	4640      	mov	r0, r8
 8014082:	4649      	mov	r1, r9
 8014084:	f7ec fcce 	bl	8000a24 <__aeabi_dcmplt>
 8014088:	b120      	cbz	r0, 8014094 <__ieee754_sqrt+0x198>
 801408a:	1cab      	adds	r3, r5, #2
 801408c:	bf08      	it	eq
 801408e:	3601      	addeq	r6, #1
 8014090:	3502      	adds	r5, #2
 8014092:	e7e2      	b.n	801405a <__ieee754_sqrt+0x15e>
 8014094:	1c6b      	adds	r3, r5, #1
 8014096:	f023 0501 	bic.w	r5, r3, #1
 801409a:	e7de      	b.n	801405a <__ieee754_sqrt+0x15e>
 801409c:	7ff00000 	.word	0x7ff00000
 80140a0:	08015898 	.word	0x08015898
 80140a4:	08015890 	.word	0x08015890

080140a8 <ceil>:
 80140a8:	ec51 0b10 	vmov	r0, r1, d0
 80140ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80140b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140b4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80140b8:	2e13      	cmp	r6, #19
 80140ba:	460c      	mov	r4, r1
 80140bc:	4605      	mov	r5, r0
 80140be:	4680      	mov	r8, r0
 80140c0:	dc2e      	bgt.n	8014120 <ceil+0x78>
 80140c2:	2e00      	cmp	r6, #0
 80140c4:	da11      	bge.n	80140ea <ceil+0x42>
 80140c6:	a332      	add	r3, pc, #200	@ (adr r3, 8014190 <ceil+0xe8>)
 80140c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140cc:	f7ec f882 	bl	80001d4 <__adddf3>
 80140d0:	2200      	movs	r2, #0
 80140d2:	2300      	movs	r3, #0
 80140d4:	f7ec fcc4 	bl	8000a60 <__aeabi_dcmpgt>
 80140d8:	b120      	cbz	r0, 80140e4 <ceil+0x3c>
 80140da:	2c00      	cmp	r4, #0
 80140dc:	db4f      	blt.n	801417e <ceil+0xd6>
 80140de:	4325      	orrs	r5, r4
 80140e0:	d151      	bne.n	8014186 <ceil+0xde>
 80140e2:	462c      	mov	r4, r5
 80140e4:	4621      	mov	r1, r4
 80140e6:	4628      	mov	r0, r5
 80140e8:	e023      	b.n	8014132 <ceil+0x8a>
 80140ea:	4f2b      	ldr	r7, [pc, #172]	@ (8014198 <ceil+0xf0>)
 80140ec:	4137      	asrs	r7, r6
 80140ee:	ea01 0307 	and.w	r3, r1, r7
 80140f2:	4303      	orrs	r3, r0
 80140f4:	d01d      	beq.n	8014132 <ceil+0x8a>
 80140f6:	a326      	add	r3, pc, #152	@ (adr r3, 8014190 <ceil+0xe8>)
 80140f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140fc:	f7ec f86a 	bl	80001d4 <__adddf3>
 8014100:	2200      	movs	r2, #0
 8014102:	2300      	movs	r3, #0
 8014104:	f7ec fcac 	bl	8000a60 <__aeabi_dcmpgt>
 8014108:	2800      	cmp	r0, #0
 801410a:	d0eb      	beq.n	80140e4 <ceil+0x3c>
 801410c:	2c00      	cmp	r4, #0
 801410e:	bfc2      	ittt	gt
 8014110:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8014114:	4133      	asrgt	r3, r6
 8014116:	18e4      	addgt	r4, r4, r3
 8014118:	ea24 0407 	bic.w	r4, r4, r7
 801411c:	2500      	movs	r5, #0
 801411e:	e7e1      	b.n	80140e4 <ceil+0x3c>
 8014120:	2e33      	cmp	r6, #51	@ 0x33
 8014122:	dd0a      	ble.n	801413a <ceil+0x92>
 8014124:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014128:	d103      	bne.n	8014132 <ceil+0x8a>
 801412a:	4602      	mov	r2, r0
 801412c:	460b      	mov	r3, r1
 801412e:	f7ec f851 	bl	80001d4 <__adddf3>
 8014132:	ec41 0b10 	vmov	d0, r0, r1
 8014136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801413a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801413e:	f04f 37ff 	mov.w	r7, #4294967295
 8014142:	40df      	lsrs	r7, r3
 8014144:	4238      	tst	r0, r7
 8014146:	d0f4      	beq.n	8014132 <ceil+0x8a>
 8014148:	a311      	add	r3, pc, #68	@ (adr r3, 8014190 <ceil+0xe8>)
 801414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801414e:	f7ec f841 	bl	80001d4 <__adddf3>
 8014152:	2200      	movs	r2, #0
 8014154:	2300      	movs	r3, #0
 8014156:	f7ec fc83 	bl	8000a60 <__aeabi_dcmpgt>
 801415a:	2800      	cmp	r0, #0
 801415c:	d0c2      	beq.n	80140e4 <ceil+0x3c>
 801415e:	2c00      	cmp	r4, #0
 8014160:	dd0a      	ble.n	8014178 <ceil+0xd0>
 8014162:	2e14      	cmp	r6, #20
 8014164:	d101      	bne.n	801416a <ceil+0xc2>
 8014166:	3401      	adds	r4, #1
 8014168:	e006      	b.n	8014178 <ceil+0xd0>
 801416a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801416e:	2301      	movs	r3, #1
 8014170:	40b3      	lsls	r3, r6
 8014172:	441d      	add	r5, r3
 8014174:	45a8      	cmp	r8, r5
 8014176:	d8f6      	bhi.n	8014166 <ceil+0xbe>
 8014178:	ea25 0507 	bic.w	r5, r5, r7
 801417c:	e7b2      	b.n	80140e4 <ceil+0x3c>
 801417e:	2500      	movs	r5, #0
 8014180:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8014184:	e7ae      	b.n	80140e4 <ceil+0x3c>
 8014186:	4c05      	ldr	r4, [pc, #20]	@ (801419c <ceil+0xf4>)
 8014188:	2500      	movs	r5, #0
 801418a:	e7ab      	b.n	80140e4 <ceil+0x3c>
 801418c:	f3af 8000 	nop.w
 8014190:	8800759c 	.word	0x8800759c
 8014194:	7e37e43c 	.word	0x7e37e43c
 8014198:	000fffff 	.word	0x000fffff
 801419c:	3ff00000 	.word	0x3ff00000

080141a0 <floor>:
 80141a0:	ec51 0b10 	vmov	r0, r1, d0
 80141a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80141a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141ac:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80141b0:	2e13      	cmp	r6, #19
 80141b2:	460c      	mov	r4, r1
 80141b4:	4605      	mov	r5, r0
 80141b6:	4680      	mov	r8, r0
 80141b8:	dc34      	bgt.n	8014224 <floor+0x84>
 80141ba:	2e00      	cmp	r6, #0
 80141bc:	da17      	bge.n	80141ee <floor+0x4e>
 80141be:	a332      	add	r3, pc, #200	@ (adr r3, 8014288 <floor+0xe8>)
 80141c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141c4:	f7ec f806 	bl	80001d4 <__adddf3>
 80141c8:	2200      	movs	r2, #0
 80141ca:	2300      	movs	r3, #0
 80141cc:	f7ec fc48 	bl	8000a60 <__aeabi_dcmpgt>
 80141d0:	b150      	cbz	r0, 80141e8 <floor+0x48>
 80141d2:	2c00      	cmp	r4, #0
 80141d4:	da55      	bge.n	8014282 <floor+0xe2>
 80141d6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80141da:	432c      	orrs	r4, r5
 80141dc:	2500      	movs	r5, #0
 80141de:	42ac      	cmp	r4, r5
 80141e0:	4c2b      	ldr	r4, [pc, #172]	@ (8014290 <floor+0xf0>)
 80141e2:	bf08      	it	eq
 80141e4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80141e8:	4621      	mov	r1, r4
 80141ea:	4628      	mov	r0, r5
 80141ec:	e023      	b.n	8014236 <floor+0x96>
 80141ee:	4f29      	ldr	r7, [pc, #164]	@ (8014294 <floor+0xf4>)
 80141f0:	4137      	asrs	r7, r6
 80141f2:	ea01 0307 	and.w	r3, r1, r7
 80141f6:	4303      	orrs	r3, r0
 80141f8:	d01d      	beq.n	8014236 <floor+0x96>
 80141fa:	a323      	add	r3, pc, #140	@ (adr r3, 8014288 <floor+0xe8>)
 80141fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014200:	f7eb ffe8 	bl	80001d4 <__adddf3>
 8014204:	2200      	movs	r2, #0
 8014206:	2300      	movs	r3, #0
 8014208:	f7ec fc2a 	bl	8000a60 <__aeabi_dcmpgt>
 801420c:	2800      	cmp	r0, #0
 801420e:	d0eb      	beq.n	80141e8 <floor+0x48>
 8014210:	2c00      	cmp	r4, #0
 8014212:	bfbe      	ittt	lt
 8014214:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014218:	4133      	asrlt	r3, r6
 801421a:	18e4      	addlt	r4, r4, r3
 801421c:	ea24 0407 	bic.w	r4, r4, r7
 8014220:	2500      	movs	r5, #0
 8014222:	e7e1      	b.n	80141e8 <floor+0x48>
 8014224:	2e33      	cmp	r6, #51	@ 0x33
 8014226:	dd0a      	ble.n	801423e <floor+0x9e>
 8014228:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801422c:	d103      	bne.n	8014236 <floor+0x96>
 801422e:	4602      	mov	r2, r0
 8014230:	460b      	mov	r3, r1
 8014232:	f7eb ffcf 	bl	80001d4 <__adddf3>
 8014236:	ec41 0b10 	vmov	d0, r0, r1
 801423a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801423e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8014242:	f04f 37ff 	mov.w	r7, #4294967295
 8014246:	40df      	lsrs	r7, r3
 8014248:	4207      	tst	r7, r0
 801424a:	d0f4      	beq.n	8014236 <floor+0x96>
 801424c:	a30e      	add	r3, pc, #56	@ (adr r3, 8014288 <floor+0xe8>)
 801424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014252:	f7eb ffbf 	bl	80001d4 <__adddf3>
 8014256:	2200      	movs	r2, #0
 8014258:	2300      	movs	r3, #0
 801425a:	f7ec fc01 	bl	8000a60 <__aeabi_dcmpgt>
 801425e:	2800      	cmp	r0, #0
 8014260:	d0c2      	beq.n	80141e8 <floor+0x48>
 8014262:	2c00      	cmp	r4, #0
 8014264:	da0a      	bge.n	801427c <floor+0xdc>
 8014266:	2e14      	cmp	r6, #20
 8014268:	d101      	bne.n	801426e <floor+0xce>
 801426a:	3401      	adds	r4, #1
 801426c:	e006      	b.n	801427c <floor+0xdc>
 801426e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8014272:	2301      	movs	r3, #1
 8014274:	40b3      	lsls	r3, r6
 8014276:	441d      	add	r5, r3
 8014278:	4545      	cmp	r5, r8
 801427a:	d3f6      	bcc.n	801426a <floor+0xca>
 801427c:	ea25 0507 	bic.w	r5, r5, r7
 8014280:	e7b2      	b.n	80141e8 <floor+0x48>
 8014282:	2500      	movs	r5, #0
 8014284:	462c      	mov	r4, r5
 8014286:	e7af      	b.n	80141e8 <floor+0x48>
 8014288:	8800759c 	.word	0x8800759c
 801428c:	7e37e43c 	.word	0x7e37e43c
 8014290:	bff00000 	.word	0xbff00000
 8014294:	000fffff 	.word	0x000fffff

08014298 <__ieee754_atan2>:
 8014298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801429c:	ec57 6b11 	vmov	r6, r7, d1
 80142a0:	4273      	negs	r3, r6
 80142a2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8014420 <__ieee754_atan2+0x188>
 80142a6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80142aa:	4333      	orrs	r3, r6
 80142ac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80142b0:	4543      	cmp	r3, r8
 80142b2:	ec51 0b10 	vmov	r0, r1, d0
 80142b6:	4635      	mov	r5, r6
 80142b8:	d809      	bhi.n	80142ce <__ieee754_atan2+0x36>
 80142ba:	4244      	negs	r4, r0
 80142bc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80142c0:	4304      	orrs	r4, r0
 80142c2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80142c6:	4544      	cmp	r4, r8
 80142c8:	468e      	mov	lr, r1
 80142ca:	4681      	mov	r9, r0
 80142cc:	d907      	bls.n	80142de <__ieee754_atan2+0x46>
 80142ce:	4632      	mov	r2, r6
 80142d0:	463b      	mov	r3, r7
 80142d2:	f7eb ff7f 	bl	80001d4 <__adddf3>
 80142d6:	ec41 0b10 	vmov	d0, r0, r1
 80142da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80142de:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80142e2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80142e6:	4334      	orrs	r4, r6
 80142e8:	d103      	bne.n	80142f2 <__ieee754_atan2+0x5a>
 80142ea:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142ee:	f000 b89b 	b.w	8014428 <atan>
 80142f2:	17bc      	asrs	r4, r7, #30
 80142f4:	f004 0402 	and.w	r4, r4, #2
 80142f8:	ea53 0909 	orrs.w	r9, r3, r9
 80142fc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014300:	d107      	bne.n	8014312 <__ieee754_atan2+0x7a>
 8014302:	2c02      	cmp	r4, #2
 8014304:	d05f      	beq.n	80143c6 <__ieee754_atan2+0x12e>
 8014306:	2c03      	cmp	r4, #3
 8014308:	d1e5      	bne.n	80142d6 <__ieee754_atan2+0x3e>
 801430a:	a143      	add	r1, pc, #268	@ (adr r1, 8014418 <__ieee754_atan2+0x180>)
 801430c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014310:	e7e1      	b.n	80142d6 <__ieee754_atan2+0x3e>
 8014312:	4315      	orrs	r5, r2
 8014314:	d106      	bne.n	8014324 <__ieee754_atan2+0x8c>
 8014316:	f1be 0f00 	cmp.w	lr, #0
 801431a:	db5f      	blt.n	80143dc <__ieee754_atan2+0x144>
 801431c:	a136      	add	r1, pc, #216	@ (adr r1, 80143f8 <__ieee754_atan2+0x160>)
 801431e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014322:	e7d8      	b.n	80142d6 <__ieee754_atan2+0x3e>
 8014324:	4542      	cmp	r2, r8
 8014326:	d10f      	bne.n	8014348 <__ieee754_atan2+0xb0>
 8014328:	4293      	cmp	r3, r2
 801432a:	f104 34ff 	add.w	r4, r4, #4294967295
 801432e:	d107      	bne.n	8014340 <__ieee754_atan2+0xa8>
 8014330:	2c02      	cmp	r4, #2
 8014332:	d84c      	bhi.n	80143ce <__ieee754_atan2+0x136>
 8014334:	4b36      	ldr	r3, [pc, #216]	@ (8014410 <__ieee754_atan2+0x178>)
 8014336:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801433a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801433e:	e7ca      	b.n	80142d6 <__ieee754_atan2+0x3e>
 8014340:	2c02      	cmp	r4, #2
 8014342:	d848      	bhi.n	80143d6 <__ieee754_atan2+0x13e>
 8014344:	4b33      	ldr	r3, [pc, #204]	@ (8014414 <__ieee754_atan2+0x17c>)
 8014346:	e7f6      	b.n	8014336 <__ieee754_atan2+0x9e>
 8014348:	4543      	cmp	r3, r8
 801434a:	d0e4      	beq.n	8014316 <__ieee754_atan2+0x7e>
 801434c:	1a9b      	subs	r3, r3, r2
 801434e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8014352:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014356:	da1e      	bge.n	8014396 <__ieee754_atan2+0xfe>
 8014358:	2f00      	cmp	r7, #0
 801435a:	da01      	bge.n	8014360 <__ieee754_atan2+0xc8>
 801435c:	323c      	adds	r2, #60	@ 0x3c
 801435e:	db1e      	blt.n	801439e <__ieee754_atan2+0x106>
 8014360:	4632      	mov	r2, r6
 8014362:	463b      	mov	r3, r7
 8014364:	f7ec fa16 	bl	8000794 <__aeabi_ddiv>
 8014368:	ec41 0b10 	vmov	d0, r0, r1
 801436c:	f000 f9f4 	bl	8014758 <fabs>
 8014370:	f000 f85a 	bl	8014428 <atan>
 8014374:	ec51 0b10 	vmov	r0, r1, d0
 8014378:	2c01      	cmp	r4, #1
 801437a:	d013      	beq.n	80143a4 <__ieee754_atan2+0x10c>
 801437c:	2c02      	cmp	r4, #2
 801437e:	d015      	beq.n	80143ac <__ieee754_atan2+0x114>
 8014380:	2c00      	cmp	r4, #0
 8014382:	d0a8      	beq.n	80142d6 <__ieee754_atan2+0x3e>
 8014384:	a318      	add	r3, pc, #96	@ (adr r3, 80143e8 <__ieee754_atan2+0x150>)
 8014386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801438a:	f7eb ff21 	bl	80001d0 <__aeabi_dsub>
 801438e:	a318      	add	r3, pc, #96	@ (adr r3, 80143f0 <__ieee754_atan2+0x158>)
 8014390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014394:	e014      	b.n	80143c0 <__ieee754_atan2+0x128>
 8014396:	a118      	add	r1, pc, #96	@ (adr r1, 80143f8 <__ieee754_atan2+0x160>)
 8014398:	e9d1 0100 	ldrd	r0, r1, [r1]
 801439c:	e7ec      	b.n	8014378 <__ieee754_atan2+0xe0>
 801439e:	2000      	movs	r0, #0
 80143a0:	2100      	movs	r1, #0
 80143a2:	e7e9      	b.n	8014378 <__ieee754_atan2+0xe0>
 80143a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80143a8:	4619      	mov	r1, r3
 80143aa:	e794      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143ac:	a30e      	add	r3, pc, #56	@ (adr r3, 80143e8 <__ieee754_atan2+0x150>)
 80143ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b2:	f7eb ff0d 	bl	80001d0 <__aeabi_dsub>
 80143b6:	4602      	mov	r2, r0
 80143b8:	460b      	mov	r3, r1
 80143ba:	a10d      	add	r1, pc, #52	@ (adr r1, 80143f0 <__ieee754_atan2+0x158>)
 80143bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80143c0:	f7eb ff06 	bl	80001d0 <__aeabi_dsub>
 80143c4:	e787      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143c6:	a10a      	add	r1, pc, #40	@ (adr r1, 80143f0 <__ieee754_atan2+0x158>)
 80143c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80143cc:	e783      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143ce:	a10c      	add	r1, pc, #48	@ (adr r1, 8014400 <__ieee754_atan2+0x168>)
 80143d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80143d4:	e77f      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143d6:	2000      	movs	r0, #0
 80143d8:	2100      	movs	r1, #0
 80143da:	e77c      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143dc:	a10a      	add	r1, pc, #40	@ (adr r1, 8014408 <__ieee754_atan2+0x170>)
 80143de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80143e2:	e778      	b.n	80142d6 <__ieee754_atan2+0x3e>
 80143e4:	f3af 8000 	nop.w
 80143e8:	33145c07 	.word	0x33145c07
 80143ec:	3ca1a626 	.word	0x3ca1a626
 80143f0:	54442d18 	.word	0x54442d18
 80143f4:	400921fb 	.word	0x400921fb
 80143f8:	54442d18 	.word	0x54442d18
 80143fc:	3ff921fb 	.word	0x3ff921fb
 8014400:	54442d18 	.word	0x54442d18
 8014404:	3fe921fb 	.word	0x3fe921fb
 8014408:	54442d18 	.word	0x54442d18
 801440c:	bff921fb 	.word	0xbff921fb
 8014410:	080158b8 	.word	0x080158b8
 8014414:	080158a0 	.word	0x080158a0
 8014418:	54442d18 	.word	0x54442d18
 801441c:	c00921fb 	.word	0xc00921fb
 8014420:	7ff00000 	.word	0x7ff00000
 8014424:	00000000 	.word	0x00000000

08014428 <atan>:
 8014428:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801442c:	ec55 4b10 	vmov	r4, r5, d0
 8014430:	4bbf      	ldr	r3, [pc, #764]	@ (8014730 <atan+0x308>)
 8014432:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8014436:	429e      	cmp	r6, r3
 8014438:	46ab      	mov	fp, r5
 801443a:	d918      	bls.n	801446e <atan+0x46>
 801443c:	4bbd      	ldr	r3, [pc, #756]	@ (8014734 <atan+0x30c>)
 801443e:	429e      	cmp	r6, r3
 8014440:	d801      	bhi.n	8014446 <atan+0x1e>
 8014442:	d109      	bne.n	8014458 <atan+0x30>
 8014444:	b144      	cbz	r4, 8014458 <atan+0x30>
 8014446:	4622      	mov	r2, r4
 8014448:	462b      	mov	r3, r5
 801444a:	4620      	mov	r0, r4
 801444c:	4629      	mov	r1, r5
 801444e:	f7eb fec1 	bl	80001d4 <__adddf3>
 8014452:	4604      	mov	r4, r0
 8014454:	460d      	mov	r5, r1
 8014456:	e006      	b.n	8014466 <atan+0x3e>
 8014458:	f1bb 0f00 	cmp.w	fp, #0
 801445c:	f340 812b 	ble.w	80146b6 <atan+0x28e>
 8014460:	a597      	add	r5, pc, #604	@ (adr r5, 80146c0 <atan+0x298>)
 8014462:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014466:	ec45 4b10 	vmov	d0, r4, r5
 801446a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801446e:	4bb2      	ldr	r3, [pc, #712]	@ (8014738 <atan+0x310>)
 8014470:	429e      	cmp	r6, r3
 8014472:	d813      	bhi.n	801449c <atan+0x74>
 8014474:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8014478:	429e      	cmp	r6, r3
 801447a:	d80c      	bhi.n	8014496 <atan+0x6e>
 801447c:	a392      	add	r3, pc, #584	@ (adr r3, 80146c8 <atan+0x2a0>)
 801447e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014482:	4620      	mov	r0, r4
 8014484:	4629      	mov	r1, r5
 8014486:	f7eb fea5 	bl	80001d4 <__adddf3>
 801448a:	4bac      	ldr	r3, [pc, #688]	@ (801473c <atan+0x314>)
 801448c:	2200      	movs	r2, #0
 801448e:	f7ec fae7 	bl	8000a60 <__aeabi_dcmpgt>
 8014492:	2800      	cmp	r0, #0
 8014494:	d1e7      	bne.n	8014466 <atan+0x3e>
 8014496:	f04f 3aff 	mov.w	sl, #4294967295
 801449a:	e029      	b.n	80144f0 <atan+0xc8>
 801449c:	f000 f95c 	bl	8014758 <fabs>
 80144a0:	4ba7      	ldr	r3, [pc, #668]	@ (8014740 <atan+0x318>)
 80144a2:	429e      	cmp	r6, r3
 80144a4:	ec55 4b10 	vmov	r4, r5, d0
 80144a8:	f200 80bc 	bhi.w	8014624 <atan+0x1fc>
 80144ac:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 80144b0:	429e      	cmp	r6, r3
 80144b2:	f200 809e 	bhi.w	80145f2 <atan+0x1ca>
 80144b6:	4622      	mov	r2, r4
 80144b8:	462b      	mov	r3, r5
 80144ba:	4620      	mov	r0, r4
 80144bc:	4629      	mov	r1, r5
 80144be:	f7eb fe89 	bl	80001d4 <__adddf3>
 80144c2:	4b9e      	ldr	r3, [pc, #632]	@ (801473c <atan+0x314>)
 80144c4:	2200      	movs	r2, #0
 80144c6:	f7eb fe83 	bl	80001d0 <__aeabi_dsub>
 80144ca:	2200      	movs	r2, #0
 80144cc:	4606      	mov	r6, r0
 80144ce:	460f      	mov	r7, r1
 80144d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80144d4:	4620      	mov	r0, r4
 80144d6:	4629      	mov	r1, r5
 80144d8:	f7eb fe7c 	bl	80001d4 <__adddf3>
 80144dc:	4602      	mov	r2, r0
 80144de:	460b      	mov	r3, r1
 80144e0:	4630      	mov	r0, r6
 80144e2:	4639      	mov	r1, r7
 80144e4:	f7ec f956 	bl	8000794 <__aeabi_ddiv>
 80144e8:	f04f 0a00 	mov.w	sl, #0
 80144ec:	4604      	mov	r4, r0
 80144ee:	460d      	mov	r5, r1
 80144f0:	4622      	mov	r2, r4
 80144f2:	462b      	mov	r3, r5
 80144f4:	4620      	mov	r0, r4
 80144f6:	4629      	mov	r1, r5
 80144f8:	f7ec f822 	bl	8000540 <__aeabi_dmul>
 80144fc:	4602      	mov	r2, r0
 80144fe:	460b      	mov	r3, r1
 8014500:	4680      	mov	r8, r0
 8014502:	4689      	mov	r9, r1
 8014504:	f7ec f81c 	bl	8000540 <__aeabi_dmul>
 8014508:	a371      	add	r3, pc, #452	@ (adr r3, 80146d0 <atan+0x2a8>)
 801450a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801450e:	4606      	mov	r6, r0
 8014510:	460f      	mov	r7, r1
 8014512:	f7ec f815 	bl	8000540 <__aeabi_dmul>
 8014516:	a370      	add	r3, pc, #448	@ (adr r3, 80146d8 <atan+0x2b0>)
 8014518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801451c:	f7eb fe5a 	bl	80001d4 <__adddf3>
 8014520:	4632      	mov	r2, r6
 8014522:	463b      	mov	r3, r7
 8014524:	f7ec f80c 	bl	8000540 <__aeabi_dmul>
 8014528:	a36d      	add	r3, pc, #436	@ (adr r3, 80146e0 <atan+0x2b8>)
 801452a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801452e:	f7eb fe51 	bl	80001d4 <__adddf3>
 8014532:	4632      	mov	r2, r6
 8014534:	463b      	mov	r3, r7
 8014536:	f7ec f803 	bl	8000540 <__aeabi_dmul>
 801453a:	a36b      	add	r3, pc, #428	@ (adr r3, 80146e8 <atan+0x2c0>)
 801453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014540:	f7eb fe48 	bl	80001d4 <__adddf3>
 8014544:	4632      	mov	r2, r6
 8014546:	463b      	mov	r3, r7
 8014548:	f7eb fffa 	bl	8000540 <__aeabi_dmul>
 801454c:	a368      	add	r3, pc, #416	@ (adr r3, 80146f0 <atan+0x2c8>)
 801454e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014552:	f7eb fe3f 	bl	80001d4 <__adddf3>
 8014556:	4632      	mov	r2, r6
 8014558:	463b      	mov	r3, r7
 801455a:	f7eb fff1 	bl	8000540 <__aeabi_dmul>
 801455e:	a366      	add	r3, pc, #408	@ (adr r3, 80146f8 <atan+0x2d0>)
 8014560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014564:	f7eb fe36 	bl	80001d4 <__adddf3>
 8014568:	4642      	mov	r2, r8
 801456a:	464b      	mov	r3, r9
 801456c:	f7eb ffe8 	bl	8000540 <__aeabi_dmul>
 8014570:	a363      	add	r3, pc, #396	@ (adr r3, 8014700 <atan+0x2d8>)
 8014572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014576:	4680      	mov	r8, r0
 8014578:	4689      	mov	r9, r1
 801457a:	4630      	mov	r0, r6
 801457c:	4639      	mov	r1, r7
 801457e:	f7eb ffdf 	bl	8000540 <__aeabi_dmul>
 8014582:	a361      	add	r3, pc, #388	@ (adr r3, 8014708 <atan+0x2e0>)
 8014584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014588:	f7eb fe22 	bl	80001d0 <__aeabi_dsub>
 801458c:	4632      	mov	r2, r6
 801458e:	463b      	mov	r3, r7
 8014590:	f7eb ffd6 	bl	8000540 <__aeabi_dmul>
 8014594:	a35e      	add	r3, pc, #376	@ (adr r3, 8014710 <atan+0x2e8>)
 8014596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801459a:	f7eb fe19 	bl	80001d0 <__aeabi_dsub>
 801459e:	4632      	mov	r2, r6
 80145a0:	463b      	mov	r3, r7
 80145a2:	f7eb ffcd 	bl	8000540 <__aeabi_dmul>
 80145a6:	a35c      	add	r3, pc, #368	@ (adr r3, 8014718 <atan+0x2f0>)
 80145a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ac:	f7eb fe10 	bl	80001d0 <__aeabi_dsub>
 80145b0:	4632      	mov	r2, r6
 80145b2:	463b      	mov	r3, r7
 80145b4:	f7eb ffc4 	bl	8000540 <__aeabi_dmul>
 80145b8:	a359      	add	r3, pc, #356	@ (adr r3, 8014720 <atan+0x2f8>)
 80145ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145be:	f7eb fe07 	bl	80001d0 <__aeabi_dsub>
 80145c2:	4632      	mov	r2, r6
 80145c4:	463b      	mov	r3, r7
 80145c6:	f7eb ffbb 	bl	8000540 <__aeabi_dmul>
 80145ca:	4602      	mov	r2, r0
 80145cc:	460b      	mov	r3, r1
 80145ce:	4640      	mov	r0, r8
 80145d0:	4649      	mov	r1, r9
 80145d2:	f7eb fdff 	bl	80001d4 <__adddf3>
 80145d6:	4622      	mov	r2, r4
 80145d8:	462b      	mov	r3, r5
 80145da:	f7eb ffb1 	bl	8000540 <__aeabi_dmul>
 80145de:	f1ba 3fff 	cmp.w	sl, #4294967295
 80145e2:	4602      	mov	r2, r0
 80145e4:	460b      	mov	r3, r1
 80145e6:	d148      	bne.n	801467a <atan+0x252>
 80145e8:	4620      	mov	r0, r4
 80145ea:	4629      	mov	r1, r5
 80145ec:	f7eb fdf0 	bl	80001d0 <__aeabi_dsub>
 80145f0:	e72f      	b.n	8014452 <atan+0x2a>
 80145f2:	4b52      	ldr	r3, [pc, #328]	@ (801473c <atan+0x314>)
 80145f4:	2200      	movs	r2, #0
 80145f6:	4620      	mov	r0, r4
 80145f8:	4629      	mov	r1, r5
 80145fa:	f7eb fde9 	bl	80001d0 <__aeabi_dsub>
 80145fe:	4b4f      	ldr	r3, [pc, #316]	@ (801473c <atan+0x314>)
 8014600:	4606      	mov	r6, r0
 8014602:	460f      	mov	r7, r1
 8014604:	2200      	movs	r2, #0
 8014606:	4620      	mov	r0, r4
 8014608:	4629      	mov	r1, r5
 801460a:	f7eb fde3 	bl	80001d4 <__adddf3>
 801460e:	4602      	mov	r2, r0
 8014610:	460b      	mov	r3, r1
 8014612:	4630      	mov	r0, r6
 8014614:	4639      	mov	r1, r7
 8014616:	f7ec f8bd 	bl	8000794 <__aeabi_ddiv>
 801461a:	f04f 0a01 	mov.w	sl, #1
 801461e:	4604      	mov	r4, r0
 8014620:	460d      	mov	r5, r1
 8014622:	e765      	b.n	80144f0 <atan+0xc8>
 8014624:	4b47      	ldr	r3, [pc, #284]	@ (8014744 <atan+0x31c>)
 8014626:	429e      	cmp	r6, r3
 8014628:	d21c      	bcs.n	8014664 <atan+0x23c>
 801462a:	4b47      	ldr	r3, [pc, #284]	@ (8014748 <atan+0x320>)
 801462c:	2200      	movs	r2, #0
 801462e:	4620      	mov	r0, r4
 8014630:	4629      	mov	r1, r5
 8014632:	f7eb fdcd 	bl	80001d0 <__aeabi_dsub>
 8014636:	4b44      	ldr	r3, [pc, #272]	@ (8014748 <atan+0x320>)
 8014638:	4606      	mov	r6, r0
 801463a:	460f      	mov	r7, r1
 801463c:	2200      	movs	r2, #0
 801463e:	4620      	mov	r0, r4
 8014640:	4629      	mov	r1, r5
 8014642:	f7eb ff7d 	bl	8000540 <__aeabi_dmul>
 8014646:	4b3d      	ldr	r3, [pc, #244]	@ (801473c <atan+0x314>)
 8014648:	2200      	movs	r2, #0
 801464a:	f7eb fdc3 	bl	80001d4 <__adddf3>
 801464e:	4602      	mov	r2, r0
 8014650:	460b      	mov	r3, r1
 8014652:	4630      	mov	r0, r6
 8014654:	4639      	mov	r1, r7
 8014656:	f7ec f89d 	bl	8000794 <__aeabi_ddiv>
 801465a:	f04f 0a02 	mov.w	sl, #2
 801465e:	4604      	mov	r4, r0
 8014660:	460d      	mov	r5, r1
 8014662:	e745      	b.n	80144f0 <atan+0xc8>
 8014664:	4622      	mov	r2, r4
 8014666:	462b      	mov	r3, r5
 8014668:	4938      	ldr	r1, [pc, #224]	@ (801474c <atan+0x324>)
 801466a:	2000      	movs	r0, #0
 801466c:	f7ec f892 	bl	8000794 <__aeabi_ddiv>
 8014670:	f04f 0a03 	mov.w	sl, #3
 8014674:	4604      	mov	r4, r0
 8014676:	460d      	mov	r5, r1
 8014678:	e73a      	b.n	80144f0 <atan+0xc8>
 801467a:	4b35      	ldr	r3, [pc, #212]	@ (8014750 <atan+0x328>)
 801467c:	4e35      	ldr	r6, [pc, #212]	@ (8014754 <atan+0x32c>)
 801467e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014686:	f7eb fda3 	bl	80001d0 <__aeabi_dsub>
 801468a:	4622      	mov	r2, r4
 801468c:	462b      	mov	r3, r5
 801468e:	f7eb fd9f 	bl	80001d0 <__aeabi_dsub>
 8014692:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014696:	4602      	mov	r2, r0
 8014698:	460b      	mov	r3, r1
 801469a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801469e:	f7eb fd97 	bl	80001d0 <__aeabi_dsub>
 80146a2:	f1bb 0f00 	cmp.w	fp, #0
 80146a6:	4604      	mov	r4, r0
 80146a8:	460d      	mov	r5, r1
 80146aa:	f6bf aedc 	bge.w	8014466 <atan+0x3e>
 80146ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80146b2:	461d      	mov	r5, r3
 80146b4:	e6d7      	b.n	8014466 <atan+0x3e>
 80146b6:	a51c      	add	r5, pc, #112	@ (adr r5, 8014728 <atan+0x300>)
 80146b8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80146bc:	e6d3      	b.n	8014466 <atan+0x3e>
 80146be:	bf00      	nop
 80146c0:	54442d18 	.word	0x54442d18
 80146c4:	3ff921fb 	.word	0x3ff921fb
 80146c8:	8800759c 	.word	0x8800759c
 80146cc:	7e37e43c 	.word	0x7e37e43c
 80146d0:	e322da11 	.word	0xe322da11
 80146d4:	3f90ad3a 	.word	0x3f90ad3a
 80146d8:	24760deb 	.word	0x24760deb
 80146dc:	3fa97b4b 	.word	0x3fa97b4b
 80146e0:	a0d03d51 	.word	0xa0d03d51
 80146e4:	3fb10d66 	.word	0x3fb10d66
 80146e8:	c54c206e 	.word	0xc54c206e
 80146ec:	3fb745cd 	.word	0x3fb745cd
 80146f0:	920083ff 	.word	0x920083ff
 80146f4:	3fc24924 	.word	0x3fc24924
 80146f8:	5555550d 	.word	0x5555550d
 80146fc:	3fd55555 	.word	0x3fd55555
 8014700:	2c6a6c2f 	.word	0x2c6a6c2f
 8014704:	bfa2b444 	.word	0xbfa2b444
 8014708:	52defd9a 	.word	0x52defd9a
 801470c:	3fadde2d 	.word	0x3fadde2d
 8014710:	af749a6d 	.word	0xaf749a6d
 8014714:	3fb3b0f2 	.word	0x3fb3b0f2
 8014718:	fe231671 	.word	0xfe231671
 801471c:	3fbc71c6 	.word	0x3fbc71c6
 8014720:	9998ebc4 	.word	0x9998ebc4
 8014724:	3fc99999 	.word	0x3fc99999
 8014728:	54442d18 	.word	0x54442d18
 801472c:	bff921fb 	.word	0xbff921fb
 8014730:	440fffff 	.word	0x440fffff
 8014734:	7ff00000 	.word	0x7ff00000
 8014738:	3fdbffff 	.word	0x3fdbffff
 801473c:	3ff00000 	.word	0x3ff00000
 8014740:	3ff2ffff 	.word	0x3ff2ffff
 8014744:	40038000 	.word	0x40038000
 8014748:	3ff80000 	.word	0x3ff80000
 801474c:	bff00000 	.word	0xbff00000
 8014750:	080158d0 	.word	0x080158d0
 8014754:	080158f0 	.word	0x080158f0

08014758 <fabs>:
 8014758:	ec51 0b10 	vmov	r0, r1, d0
 801475c:	4602      	mov	r2, r0
 801475e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014762:	ec43 2b10 	vmov	d0, r2, r3
 8014766:	4770      	bx	lr

08014768 <__kernel_cosf>:
 8014768:	ee10 3a10 	vmov	r3, s0
 801476c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014770:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014774:	eef0 6a40 	vmov.f32	s13, s0
 8014778:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801477c:	d204      	bcs.n	8014788 <__kernel_cosf+0x20>
 801477e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8014782:	ee17 2a90 	vmov	r2, s15
 8014786:	b342      	cbz	r2, 80147da <__kernel_cosf+0x72>
 8014788:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801478c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80147f8 <__kernel_cosf+0x90>
 8014790:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80147fc <__kernel_cosf+0x94>
 8014794:	4a1a      	ldr	r2, [pc, #104]	@ (8014800 <__kernel_cosf+0x98>)
 8014796:	eea7 6a27 	vfma.f32	s12, s14, s15
 801479a:	4293      	cmp	r3, r2
 801479c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014804 <__kernel_cosf+0x9c>
 80147a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80147a4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014808 <__kernel_cosf+0xa0>
 80147a8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80147ac:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801480c <__kernel_cosf+0xa4>
 80147b0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80147b4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014810 <__kernel_cosf+0xa8>
 80147b8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80147bc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80147c0:	ee26 6a07 	vmul.f32	s12, s12, s14
 80147c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80147c8:	eee7 0a06 	vfma.f32	s1, s14, s12
 80147cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80147d0:	d804      	bhi.n	80147dc <__kernel_cosf+0x74>
 80147d2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80147d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80147da:	4770      	bx	lr
 80147dc:	4a0d      	ldr	r2, [pc, #52]	@ (8014814 <__kernel_cosf+0xac>)
 80147de:	4293      	cmp	r3, r2
 80147e0:	bf9a      	itte	ls
 80147e2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80147e6:	ee07 3a10 	vmovls	s14, r3
 80147ea:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80147ee:	ee30 0a47 	vsub.f32	s0, s0, s14
 80147f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147f6:	e7ec      	b.n	80147d2 <__kernel_cosf+0x6a>
 80147f8:	ad47d74e 	.word	0xad47d74e
 80147fc:	310f74f6 	.word	0x310f74f6
 8014800:	3e999999 	.word	0x3e999999
 8014804:	b493f27c 	.word	0xb493f27c
 8014808:	37d00d01 	.word	0x37d00d01
 801480c:	bab60b61 	.word	0xbab60b61
 8014810:	3d2aaaab 	.word	0x3d2aaaab
 8014814:	3f480000 	.word	0x3f480000

08014818 <__kernel_sinf>:
 8014818:	ee10 3a10 	vmov	r3, s0
 801481c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014820:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014824:	d204      	bcs.n	8014830 <__kernel_sinf+0x18>
 8014826:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801482a:	ee17 3a90 	vmov	r3, s15
 801482e:	b35b      	cbz	r3, 8014888 <__kernel_sinf+0x70>
 8014830:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014834:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801488c <__kernel_sinf+0x74>
 8014838:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8014890 <__kernel_sinf+0x78>
 801483c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014840:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8014894 <__kernel_sinf+0x7c>
 8014844:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014848:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8014898 <__kernel_sinf+0x80>
 801484c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014850:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801489c <__kernel_sinf+0x84>
 8014854:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014858:	eee6 7a07 	vfma.f32	s15, s12, s14
 801485c:	b930      	cbnz	r0, 801486c <__kernel_sinf+0x54>
 801485e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80148a0 <__kernel_sinf+0x88>
 8014862:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014866:	eea6 0a26 	vfma.f32	s0, s12, s13
 801486a:	4770      	bx	lr
 801486c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014870:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8014874:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014878:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801487c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80148a4 <__kernel_sinf+0x8c>
 8014880:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8014884:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014888:	4770      	bx	lr
 801488a:	bf00      	nop
 801488c:	2f2ec9d3 	.word	0x2f2ec9d3
 8014890:	b2d72f34 	.word	0xb2d72f34
 8014894:	3638ef1b 	.word	0x3638ef1b
 8014898:	b9500d01 	.word	0xb9500d01
 801489c:	3c088889 	.word	0x3c088889
 80148a0:	be2aaaab 	.word	0xbe2aaaab
 80148a4:	3e2aaaab 	.word	0x3e2aaaab

080148a8 <__kernel_tanf>:
 80148a8:	b508      	push	{r3, lr}
 80148aa:	ee10 3a10 	vmov	r3, s0
 80148ae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80148b2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80148b6:	eef0 7a40 	vmov.f32	s15, s0
 80148ba:	d217      	bcs.n	80148ec <__kernel_tanf+0x44>
 80148bc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80148c0:	ee17 1a10 	vmov	r1, s14
 80148c4:	bb41      	cbnz	r1, 8014918 <__kernel_tanf+0x70>
 80148c6:	1c43      	adds	r3, r0, #1
 80148c8:	4313      	orrs	r3, r2
 80148ca:	d108      	bne.n	80148de <__kernel_tanf+0x36>
 80148cc:	f7ff fa96 	bl	8013dfc <fabsf>
 80148d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80148d4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80148d8:	eeb0 0a67 	vmov.f32	s0, s15
 80148dc:	bd08      	pop	{r3, pc}
 80148de:	2801      	cmp	r0, #1
 80148e0:	d0fa      	beq.n	80148d8 <__kernel_tanf+0x30>
 80148e2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80148e6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80148ea:	e7f5      	b.n	80148d8 <__kernel_tanf+0x30>
 80148ec:	494c      	ldr	r1, [pc, #304]	@ (8014a20 <__kernel_tanf+0x178>)
 80148ee:	428a      	cmp	r2, r1
 80148f0:	d312      	bcc.n	8014918 <__kernel_tanf+0x70>
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8014a24 <__kernel_tanf+0x17c>
 80148f8:	bfb8      	it	lt
 80148fa:	eef1 7a40 	vneglt.f32	s15, s0
 80148fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014902:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014a28 <__kernel_tanf+0x180>
 8014906:	bfb8      	it	lt
 8014908:	eef1 0a60 	vneglt.f32	s1, s1
 801490c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014910:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8014a2c <__kernel_tanf+0x184>
 8014914:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014918:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801491c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8014a30 <__kernel_tanf+0x188>
 8014920:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8014a34 <__kernel_tanf+0x18c>
 8014924:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8014a38 <__kernel_tanf+0x190>
 8014928:	493d      	ldr	r1, [pc, #244]	@ (8014a20 <__kernel_tanf+0x178>)
 801492a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801492e:	428a      	cmp	r2, r1
 8014930:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014934:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8014a3c <__kernel_tanf+0x194>
 8014938:	eee6 5a07 	vfma.f32	s11, s12, s14
 801493c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8014a40 <__kernel_tanf+0x198>
 8014940:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014944:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014a44 <__kernel_tanf+0x19c>
 8014948:	eee6 5a07 	vfma.f32	s11, s12, s14
 801494c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8014a48 <__kernel_tanf+0x1a0>
 8014950:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014954:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8014a4c <__kernel_tanf+0x1a4>
 8014958:	eee7 5a05 	vfma.f32	s11, s14, s10
 801495c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8014a50 <__kernel_tanf+0x1a8>
 8014960:	eea5 5a87 	vfma.f32	s10, s11, s14
 8014964:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8014a54 <__kernel_tanf+0x1ac>
 8014968:	eee5 5a07 	vfma.f32	s11, s10, s14
 801496c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8014a58 <__kernel_tanf+0x1b0>
 8014970:	eea5 5a87 	vfma.f32	s10, s11, s14
 8014974:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8014a5c <__kernel_tanf+0x1b4>
 8014978:	eee5 5a07 	vfma.f32	s11, s10, s14
 801497c:	eeb0 7a46 	vmov.f32	s14, s12
 8014980:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014984:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8014988:	eeb0 6a60 	vmov.f32	s12, s1
 801498c:	eea7 6a05 	vfma.f32	s12, s14, s10
 8014990:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8014a60 <__kernel_tanf+0x1b8>
 8014994:	eee6 0a26 	vfma.f32	s1, s12, s13
 8014998:	eee5 0a07 	vfma.f32	s1, s10, s14
 801499c:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80149a0:	d31d      	bcc.n	80149de <__kernel_tanf+0x136>
 80149a2:	ee07 0a10 	vmov	s14, r0
 80149a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80149aa:	ee26 5a06 	vmul.f32	s10, s12, s12
 80149ae:	ee36 6a07 	vadd.f32	s12, s12, s14
 80149b2:	179b      	asrs	r3, r3, #30
 80149b4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80149b8:	f003 0302 	and.w	r3, r3, #2
 80149bc:	f1c3 0301 	rsb	r3, r3, #1
 80149c0:	ee06 3a90 	vmov	s13, r3
 80149c4:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80149c8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80149cc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80149d0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80149d4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80149d8:	ee66 7a87 	vmul.f32	s15, s13, s14
 80149dc:	e77c      	b.n	80148d8 <__kernel_tanf+0x30>
 80149de:	2801      	cmp	r0, #1
 80149e0:	d01b      	beq.n	8014a1a <__kernel_tanf+0x172>
 80149e2:	4b20      	ldr	r3, [pc, #128]	@ (8014a64 <__kernel_tanf+0x1bc>)
 80149e4:	ee16 2a10 	vmov	r2, s12
 80149e8:	401a      	ands	r2, r3
 80149ea:	ee05 2a90 	vmov	s11, r2
 80149ee:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80149f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80149f6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80149fa:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80149fe:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8014a02:	ee16 2a90 	vmov	r2, s13
 8014a06:	4013      	ands	r3, r2
 8014a08:	ee07 3a90 	vmov	s15, r3
 8014a0c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014a10:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8014a14:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014a18:	e75e      	b.n	80148d8 <__kernel_tanf+0x30>
 8014a1a:	eef0 7a46 	vmov.f32	s15, s12
 8014a1e:	e75b      	b.n	80148d8 <__kernel_tanf+0x30>
 8014a20:	3f2ca140 	.word	0x3f2ca140
 8014a24:	3f490fda 	.word	0x3f490fda
 8014a28:	33222168 	.word	0x33222168
 8014a2c:	00000000 	.word	0x00000000
 8014a30:	b79bae5f 	.word	0xb79bae5f
 8014a34:	38a3f445 	.word	0x38a3f445
 8014a38:	37d95384 	.word	0x37d95384
 8014a3c:	3a1a26c8 	.word	0x3a1a26c8
 8014a40:	3b6b6916 	.word	0x3b6b6916
 8014a44:	3cb327a4 	.word	0x3cb327a4
 8014a48:	3e088889 	.word	0x3e088889
 8014a4c:	3895c07a 	.word	0x3895c07a
 8014a50:	398137b9 	.word	0x398137b9
 8014a54:	3abede48 	.word	0x3abede48
 8014a58:	3c11371f 	.word	0x3c11371f
 8014a5c:	3d5d0dd1 	.word	0x3d5d0dd1
 8014a60:	3eaaaaab 	.word	0x3eaaaaab
 8014a64:	fffff000 	.word	0xfffff000

08014a68 <__ieee754_asinf>:
 8014a68:	b538      	push	{r3, r4, r5, lr}
 8014a6a:	ee10 5a10 	vmov	r5, s0
 8014a6e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014a72:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8014a76:	ed2d 8b04 	vpush	{d8-d9}
 8014a7a:	d10c      	bne.n	8014a96 <__ieee754_asinf+0x2e>
 8014a7c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014bf0 <__ieee754_asinf+0x188>
 8014a80:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8014bf4 <__ieee754_asinf+0x18c>
 8014a84:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014a88:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8014a90:	ecbd 8b04 	vpop	{d8-d9}
 8014a94:	bd38      	pop	{r3, r4, r5, pc}
 8014a96:	d904      	bls.n	8014aa2 <__ieee754_asinf+0x3a>
 8014a98:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014a9c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014aa0:	e7f6      	b.n	8014a90 <__ieee754_asinf+0x28>
 8014aa2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8014aa6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8014aaa:	d20b      	bcs.n	8014ac4 <__ieee754_asinf+0x5c>
 8014aac:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8014ab0:	d252      	bcs.n	8014b58 <__ieee754_asinf+0xf0>
 8014ab2:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014bf8 <__ieee754_asinf+0x190>
 8014ab6:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014aba:	eef4 7ae8 	vcmpe.f32	s15, s17
 8014abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ac2:	dce5      	bgt.n	8014a90 <__ieee754_asinf+0x28>
 8014ac4:	f7ff f99a 	bl	8013dfc <fabsf>
 8014ac8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8014acc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014ad0:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014ad4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014bfc <__ieee754_asinf+0x194>
 8014ad8:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014c00 <__ieee754_asinf+0x198>
 8014adc:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8014c04 <__ieee754_asinf+0x19c>
 8014ae0:	eea8 7a27 	vfma.f32	s14, s16, s15
 8014ae4:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014c08 <__ieee754_asinf+0x1a0>
 8014ae8:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014aec:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8014c0c <__ieee754_asinf+0x1a4>
 8014af0:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014af4:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014c10 <__ieee754_asinf+0x1a8>
 8014af8:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014afc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8014c14 <__ieee754_asinf+0x1ac>
 8014b00:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014b04:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014c18 <__ieee754_asinf+0x1b0>
 8014b08:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014b0c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8014c1c <__ieee754_asinf+0x1b4>
 8014b10:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014b14:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014c20 <__ieee754_asinf+0x1b8>
 8014b18:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014b1c:	eeb0 0a48 	vmov.f32	s0, s16
 8014b20:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014b24:	f000 fb28 	bl	8015178 <__ieee754_sqrtf>
 8014b28:	4b3e      	ldr	r3, [pc, #248]	@ (8014c24 <__ieee754_asinf+0x1bc>)
 8014b2a:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014b2e:	429c      	cmp	r4, r3
 8014b30:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014b34:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014b38:	d93d      	bls.n	8014bb6 <__ieee754_asinf+0x14e>
 8014b3a:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014b3e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014c28 <__ieee754_asinf+0x1c0>
 8014b42:	eee0 7a26 	vfma.f32	s15, s0, s13
 8014b46:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8014bf4 <__ieee754_asinf+0x18c>
 8014b4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014b4e:	2d00      	cmp	r5, #0
 8014b50:	bfd8      	it	le
 8014b52:	eeb1 0a40 	vnegle.f32	s0, s0
 8014b56:	e79b      	b.n	8014a90 <__ieee754_asinf+0x28>
 8014b58:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014b5c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014c00 <__ieee754_asinf+0x198>
 8014b60:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8014bfc <__ieee754_asinf+0x194>
 8014b64:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8014c14 <__ieee754_asinf+0x1ac>
 8014b68:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014b6c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014c08 <__ieee754_asinf+0x1a0>
 8014b70:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014b74:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8014c0c <__ieee754_asinf+0x1a4>
 8014b78:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014b7c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014c10 <__ieee754_asinf+0x1a8>
 8014b80:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014b84:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8014c04 <__ieee754_asinf+0x19c>
 8014b88:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014b8c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014c18 <__ieee754_asinf+0x1b0>
 8014b90:	eee7 6a86 	vfma.f32	s13, s15, s12
 8014b94:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8014c1c <__ieee754_asinf+0x1b4>
 8014b98:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014b9c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014c20 <__ieee754_asinf+0x1b8>
 8014ba0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014ba4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014ba8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8014bac:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014bb0:	eea0 0a27 	vfma.f32	s0, s0, s15
 8014bb4:	e76c      	b.n	8014a90 <__ieee754_asinf+0x28>
 8014bb6:	ee10 3a10 	vmov	r3, s0
 8014bba:	f36f 030b 	bfc	r3, #0, #12
 8014bbe:	ee07 3a10 	vmov	s14, r3
 8014bc2:	eea7 8a47 	vfms.f32	s16, s14, s14
 8014bc6:	ee70 5a00 	vadd.f32	s11, s0, s0
 8014bca:	ee30 0a07 	vadd.f32	s0, s0, s14
 8014bce:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014bf0 <__ieee754_asinf+0x188>
 8014bd2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8014bd6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8014c2c <__ieee754_asinf+0x1c4>
 8014bda:	eee5 7a66 	vfms.f32	s15, s10, s13
 8014bde:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8014be2:	eeb0 6a40 	vmov.f32	s12, s0
 8014be6:	eea7 6a66 	vfms.f32	s12, s14, s13
 8014bea:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014bee:	e7ac      	b.n	8014b4a <__ieee754_asinf+0xe2>
 8014bf0:	b33bbd2e 	.word	0xb33bbd2e
 8014bf4:	3fc90fdb 	.word	0x3fc90fdb
 8014bf8:	7149f2ca 	.word	0x7149f2ca
 8014bfc:	3a4f7f04 	.word	0x3a4f7f04
 8014c00:	3811ef08 	.word	0x3811ef08
 8014c04:	3e2aaaab 	.word	0x3e2aaaab
 8014c08:	bd241146 	.word	0xbd241146
 8014c0c:	3e4e0aa8 	.word	0x3e4e0aa8
 8014c10:	bea6b090 	.word	0xbea6b090
 8014c14:	3d9dc62e 	.word	0x3d9dc62e
 8014c18:	bf303361 	.word	0xbf303361
 8014c1c:	4001572d 	.word	0x4001572d
 8014c20:	c019d139 	.word	0xc019d139
 8014c24:	3f799999 	.word	0x3f799999
 8014c28:	333bbd2e 	.word	0x333bbd2e
 8014c2c:	3f490fdb 	.word	0x3f490fdb

08014c30 <__ieee754_atan2f>:
 8014c30:	ee10 2a90 	vmov	r2, s1
 8014c34:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014c38:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014c3c:	b510      	push	{r4, lr}
 8014c3e:	eef0 7a40 	vmov.f32	s15, s0
 8014c42:	d806      	bhi.n	8014c52 <__ieee754_atan2f+0x22>
 8014c44:	ee10 0a10 	vmov	r0, s0
 8014c48:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014c4c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014c50:	d904      	bls.n	8014c5c <__ieee754_atan2f+0x2c>
 8014c52:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014c56:	eeb0 0a67 	vmov.f32	s0, s15
 8014c5a:	bd10      	pop	{r4, pc}
 8014c5c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8014c60:	d103      	bne.n	8014c6a <__ieee754_atan2f+0x3a>
 8014c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c66:	f000 b9b3 	b.w	8014fd0 <atanf>
 8014c6a:	1794      	asrs	r4, r2, #30
 8014c6c:	f004 0402 	and.w	r4, r4, #2
 8014c70:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014c74:	b943      	cbnz	r3, 8014c88 <__ieee754_atan2f+0x58>
 8014c76:	2c02      	cmp	r4, #2
 8014c78:	d05e      	beq.n	8014d38 <__ieee754_atan2f+0x108>
 8014c7a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014d4c <__ieee754_atan2f+0x11c>
 8014c7e:	2c03      	cmp	r4, #3
 8014c80:	bf08      	it	eq
 8014c82:	eef0 7a47 	vmoveq.f32	s15, s14
 8014c86:	e7e6      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014c88:	b941      	cbnz	r1, 8014c9c <__ieee754_atan2f+0x6c>
 8014c8a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8014d50 <__ieee754_atan2f+0x120>
 8014c8e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014d54 <__ieee754_atan2f+0x124>
 8014c92:	2800      	cmp	r0, #0
 8014c94:	bfa8      	it	ge
 8014c96:	eef0 7a47 	vmovge.f32	s15, s14
 8014c9a:	e7dc      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014c9c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014ca0:	d110      	bne.n	8014cc4 <__ieee754_atan2f+0x94>
 8014ca2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014ca6:	f104 34ff 	add.w	r4, r4, #4294967295
 8014caa:	d107      	bne.n	8014cbc <__ieee754_atan2f+0x8c>
 8014cac:	2c02      	cmp	r4, #2
 8014cae:	d846      	bhi.n	8014d3e <__ieee754_atan2f+0x10e>
 8014cb0:	4b29      	ldr	r3, [pc, #164]	@ (8014d58 <__ieee754_atan2f+0x128>)
 8014cb2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014cb6:	edd3 7a00 	vldr	s15, [r3]
 8014cba:	e7cc      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014cbc:	2c02      	cmp	r4, #2
 8014cbe:	d841      	bhi.n	8014d44 <__ieee754_atan2f+0x114>
 8014cc0:	4b26      	ldr	r3, [pc, #152]	@ (8014d5c <__ieee754_atan2f+0x12c>)
 8014cc2:	e7f6      	b.n	8014cb2 <__ieee754_atan2f+0x82>
 8014cc4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014cc8:	d0df      	beq.n	8014c8a <__ieee754_atan2f+0x5a>
 8014cca:	1a5b      	subs	r3, r3, r1
 8014ccc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014cd0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014cd4:	da1a      	bge.n	8014d0c <__ieee754_atan2f+0xdc>
 8014cd6:	2a00      	cmp	r2, #0
 8014cd8:	da01      	bge.n	8014cde <__ieee754_atan2f+0xae>
 8014cda:	313c      	adds	r1, #60	@ 0x3c
 8014cdc:	db19      	blt.n	8014d12 <__ieee754_atan2f+0xe2>
 8014cde:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014ce2:	f7ff f88b 	bl	8013dfc <fabsf>
 8014ce6:	f000 f973 	bl	8014fd0 <atanf>
 8014cea:	eef0 7a40 	vmov.f32	s15, s0
 8014cee:	2c01      	cmp	r4, #1
 8014cf0:	d012      	beq.n	8014d18 <__ieee754_atan2f+0xe8>
 8014cf2:	2c02      	cmp	r4, #2
 8014cf4:	d017      	beq.n	8014d26 <__ieee754_atan2f+0xf6>
 8014cf6:	2c00      	cmp	r4, #0
 8014cf8:	d0ad      	beq.n	8014c56 <__ieee754_atan2f+0x26>
 8014cfa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014d60 <__ieee754_atan2f+0x130>
 8014cfe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014d02:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8014d64 <__ieee754_atan2f+0x134>
 8014d06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014d0a:	e7a4      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d0c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8014d54 <__ieee754_atan2f+0x124>
 8014d10:	e7ed      	b.n	8014cee <__ieee754_atan2f+0xbe>
 8014d12:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014d68 <__ieee754_atan2f+0x138>
 8014d16:	e7ea      	b.n	8014cee <__ieee754_atan2f+0xbe>
 8014d18:	ee17 3a90 	vmov	r3, s15
 8014d1c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014d20:	ee07 3a90 	vmov	s15, r3
 8014d24:	e797      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d26:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014d60 <__ieee754_atan2f+0x130>
 8014d2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014d2e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8014d64 <__ieee754_atan2f+0x134>
 8014d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014d36:	e78e      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d38:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8014d64 <__ieee754_atan2f+0x134>
 8014d3c:	e78b      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d3e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8014d6c <__ieee754_atan2f+0x13c>
 8014d42:	e788      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d44:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014d68 <__ieee754_atan2f+0x138>
 8014d48:	e785      	b.n	8014c56 <__ieee754_atan2f+0x26>
 8014d4a:	bf00      	nop
 8014d4c:	c0490fdb 	.word	0xc0490fdb
 8014d50:	bfc90fdb 	.word	0xbfc90fdb
 8014d54:	3fc90fdb 	.word	0x3fc90fdb
 8014d58:	0801591c 	.word	0x0801591c
 8014d5c:	08015910 	.word	0x08015910
 8014d60:	33bbbd2e 	.word	0x33bbbd2e
 8014d64:	40490fdb 	.word	0x40490fdb
 8014d68:	00000000 	.word	0x00000000
 8014d6c:	3f490fdb 	.word	0x3f490fdb

08014d70 <__ieee754_rem_pio2f>:
 8014d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d72:	ee10 6a10 	vmov	r6, s0
 8014d76:	4b88      	ldr	r3, [pc, #544]	@ (8014f98 <__ieee754_rem_pio2f+0x228>)
 8014d78:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8014d7c:	429d      	cmp	r5, r3
 8014d7e:	b087      	sub	sp, #28
 8014d80:	4604      	mov	r4, r0
 8014d82:	d805      	bhi.n	8014d90 <__ieee754_rem_pio2f+0x20>
 8014d84:	2300      	movs	r3, #0
 8014d86:	ed80 0a00 	vstr	s0, [r0]
 8014d8a:	6043      	str	r3, [r0, #4]
 8014d8c:	2000      	movs	r0, #0
 8014d8e:	e022      	b.n	8014dd6 <__ieee754_rem_pio2f+0x66>
 8014d90:	4b82      	ldr	r3, [pc, #520]	@ (8014f9c <__ieee754_rem_pio2f+0x22c>)
 8014d92:	429d      	cmp	r5, r3
 8014d94:	d83a      	bhi.n	8014e0c <__ieee754_rem_pio2f+0x9c>
 8014d96:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014d9a:	2e00      	cmp	r6, #0
 8014d9c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8014fa0 <__ieee754_rem_pio2f+0x230>
 8014da0:	4a80      	ldr	r2, [pc, #512]	@ (8014fa4 <__ieee754_rem_pio2f+0x234>)
 8014da2:	f023 030f 	bic.w	r3, r3, #15
 8014da6:	dd18      	ble.n	8014dda <__ieee754_rem_pio2f+0x6a>
 8014da8:	4293      	cmp	r3, r2
 8014daa:	ee70 7a47 	vsub.f32	s15, s0, s14
 8014dae:	bf09      	itett	eq
 8014db0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8014fa8 <__ieee754_rem_pio2f+0x238>
 8014db4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8014fac <__ieee754_rem_pio2f+0x23c>
 8014db8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8014fb0 <__ieee754_rem_pio2f+0x240>
 8014dbc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8014dc0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8014dc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014dc8:	ed80 7a00 	vstr	s14, [r0]
 8014dcc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014dd0:	edc0 7a01 	vstr	s15, [r0, #4]
 8014dd4:	2001      	movs	r0, #1
 8014dd6:	b007      	add	sp, #28
 8014dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014dda:	4293      	cmp	r3, r2
 8014ddc:	ee70 7a07 	vadd.f32	s15, s0, s14
 8014de0:	bf09      	itett	eq
 8014de2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8014fa8 <__ieee754_rem_pio2f+0x238>
 8014de6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8014fac <__ieee754_rem_pio2f+0x23c>
 8014dea:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8014fb0 <__ieee754_rem_pio2f+0x240>
 8014dee:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8014df2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014df6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014dfa:	ed80 7a00 	vstr	s14, [r0]
 8014dfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014e02:	edc0 7a01 	vstr	s15, [r0, #4]
 8014e06:	f04f 30ff 	mov.w	r0, #4294967295
 8014e0a:	e7e4      	b.n	8014dd6 <__ieee754_rem_pio2f+0x66>
 8014e0c:	4b69      	ldr	r3, [pc, #420]	@ (8014fb4 <__ieee754_rem_pio2f+0x244>)
 8014e0e:	429d      	cmp	r5, r3
 8014e10:	d873      	bhi.n	8014efa <__ieee754_rem_pio2f+0x18a>
 8014e12:	f7fe fff3 	bl	8013dfc <fabsf>
 8014e16:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8014fb8 <__ieee754_rem_pio2f+0x248>
 8014e1a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014e1e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014e22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014e2a:	ee17 0a90 	vmov	r0, s15
 8014e2e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014fa0 <__ieee754_rem_pio2f+0x230>
 8014e32:	eea7 0a67 	vfms.f32	s0, s14, s15
 8014e36:	281f      	cmp	r0, #31
 8014e38:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014fac <__ieee754_rem_pio2f+0x23c>
 8014e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014e40:	eeb1 6a47 	vneg.f32	s12, s14
 8014e44:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014e48:	ee16 1a90 	vmov	r1, s13
 8014e4c:	dc09      	bgt.n	8014e62 <__ieee754_rem_pio2f+0xf2>
 8014e4e:	4a5b      	ldr	r2, [pc, #364]	@ (8014fbc <__ieee754_rem_pio2f+0x24c>)
 8014e50:	1e47      	subs	r7, r0, #1
 8014e52:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014e56:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8014e5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8014e5e:	4293      	cmp	r3, r2
 8014e60:	d107      	bne.n	8014e72 <__ieee754_rem_pio2f+0x102>
 8014e62:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8014e66:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8014e6a:	2a08      	cmp	r2, #8
 8014e6c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8014e70:	dc14      	bgt.n	8014e9c <__ieee754_rem_pio2f+0x12c>
 8014e72:	6021      	str	r1, [r4, #0]
 8014e74:	ed94 7a00 	vldr	s14, [r4]
 8014e78:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014e7c:	2e00      	cmp	r6, #0
 8014e7e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014e82:	ed84 0a01 	vstr	s0, [r4, #4]
 8014e86:	daa6      	bge.n	8014dd6 <__ieee754_rem_pio2f+0x66>
 8014e88:	eeb1 7a47 	vneg.f32	s14, s14
 8014e8c:	eeb1 0a40 	vneg.f32	s0, s0
 8014e90:	ed84 7a00 	vstr	s14, [r4]
 8014e94:	ed84 0a01 	vstr	s0, [r4, #4]
 8014e98:	4240      	negs	r0, r0
 8014e9a:	e79c      	b.n	8014dd6 <__ieee754_rem_pio2f+0x66>
 8014e9c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8014fa8 <__ieee754_rem_pio2f+0x238>
 8014ea0:	eef0 6a40 	vmov.f32	s13, s0
 8014ea4:	eee6 6a25 	vfma.f32	s13, s12, s11
 8014ea8:	ee70 7a66 	vsub.f32	s15, s0, s13
 8014eac:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014eb0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014fb0 <__ieee754_rem_pio2f+0x240>
 8014eb4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8014eb8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8014ebc:	ee15 2a90 	vmov	r2, s11
 8014ec0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014ec4:	1a5b      	subs	r3, r3, r1
 8014ec6:	2b19      	cmp	r3, #25
 8014ec8:	dc04      	bgt.n	8014ed4 <__ieee754_rem_pio2f+0x164>
 8014eca:	edc4 5a00 	vstr	s11, [r4]
 8014ece:	eeb0 0a66 	vmov.f32	s0, s13
 8014ed2:	e7cf      	b.n	8014e74 <__ieee754_rem_pio2f+0x104>
 8014ed4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8014fc0 <__ieee754_rem_pio2f+0x250>
 8014ed8:	eeb0 0a66 	vmov.f32	s0, s13
 8014edc:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014ee0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014ee4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8014fc4 <__ieee754_rem_pio2f+0x254>
 8014ee8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014eec:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014ef0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014ef4:	ed84 7a00 	vstr	s14, [r4]
 8014ef8:	e7bc      	b.n	8014e74 <__ieee754_rem_pio2f+0x104>
 8014efa:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8014efe:	d306      	bcc.n	8014f0e <__ieee754_rem_pio2f+0x19e>
 8014f00:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014f04:	edc0 7a01 	vstr	s15, [r0, #4]
 8014f08:	edc0 7a00 	vstr	s15, [r0]
 8014f0c:	e73e      	b.n	8014d8c <__ieee754_rem_pio2f+0x1c>
 8014f0e:	15ea      	asrs	r2, r5, #23
 8014f10:	3a86      	subs	r2, #134	@ 0x86
 8014f12:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8014f16:	ee07 3a90 	vmov	s15, r3
 8014f1a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014f1e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8014fc8 <__ieee754_rem_pio2f+0x258>
 8014f22:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014f26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f2a:	ed8d 7a03 	vstr	s14, [sp, #12]
 8014f2e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014f32:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014f36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014f3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f3e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8014f42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014f46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f4e:	edcd 7a05 	vstr	s15, [sp, #20]
 8014f52:	d11e      	bne.n	8014f92 <__ieee754_rem_pio2f+0x222>
 8014f54:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8014f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f5c:	bf0c      	ite	eq
 8014f5e:	2301      	moveq	r3, #1
 8014f60:	2302      	movne	r3, #2
 8014f62:	491a      	ldr	r1, [pc, #104]	@ (8014fcc <__ieee754_rem_pio2f+0x25c>)
 8014f64:	9101      	str	r1, [sp, #4]
 8014f66:	2102      	movs	r1, #2
 8014f68:	9100      	str	r1, [sp, #0]
 8014f6a:	a803      	add	r0, sp, #12
 8014f6c:	4621      	mov	r1, r4
 8014f6e:	f000 f907 	bl	8015180 <__kernel_rem_pio2f>
 8014f72:	2e00      	cmp	r6, #0
 8014f74:	f6bf af2f 	bge.w	8014dd6 <__ieee754_rem_pio2f+0x66>
 8014f78:	edd4 7a00 	vldr	s15, [r4]
 8014f7c:	eef1 7a67 	vneg.f32	s15, s15
 8014f80:	edc4 7a00 	vstr	s15, [r4]
 8014f84:	edd4 7a01 	vldr	s15, [r4, #4]
 8014f88:	eef1 7a67 	vneg.f32	s15, s15
 8014f8c:	edc4 7a01 	vstr	s15, [r4, #4]
 8014f90:	e782      	b.n	8014e98 <__ieee754_rem_pio2f+0x128>
 8014f92:	2303      	movs	r3, #3
 8014f94:	e7e5      	b.n	8014f62 <__ieee754_rem_pio2f+0x1f2>
 8014f96:	bf00      	nop
 8014f98:	3f490fd8 	.word	0x3f490fd8
 8014f9c:	4016cbe3 	.word	0x4016cbe3
 8014fa0:	3fc90f80 	.word	0x3fc90f80
 8014fa4:	3fc90fd0 	.word	0x3fc90fd0
 8014fa8:	37354400 	.word	0x37354400
 8014fac:	37354443 	.word	0x37354443
 8014fb0:	2e85a308 	.word	0x2e85a308
 8014fb4:	43490f80 	.word	0x43490f80
 8014fb8:	3f22f984 	.word	0x3f22f984
 8014fbc:	08015928 	.word	0x08015928
 8014fc0:	2e85a300 	.word	0x2e85a300
 8014fc4:	248d3132 	.word	0x248d3132
 8014fc8:	43800000 	.word	0x43800000
 8014fcc:	080159a8 	.word	0x080159a8

08014fd0 <atanf>:
 8014fd0:	b538      	push	{r3, r4, r5, lr}
 8014fd2:	ee10 5a10 	vmov	r5, s0
 8014fd6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014fda:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8014fde:	eef0 7a40 	vmov.f32	s15, s0
 8014fe2:	d310      	bcc.n	8015006 <atanf+0x36>
 8014fe4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014fe8:	d904      	bls.n	8014ff4 <atanf+0x24>
 8014fea:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014fee:	eeb0 0a67 	vmov.f32	s0, s15
 8014ff2:	bd38      	pop	{r3, r4, r5, pc}
 8014ff4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801512c <atanf+0x15c>
 8014ff8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8015130 <atanf+0x160>
 8014ffc:	2d00      	cmp	r5, #0
 8014ffe:	bfc8      	it	gt
 8015000:	eef0 7a47 	vmovgt.f32	s15, s14
 8015004:	e7f3      	b.n	8014fee <atanf+0x1e>
 8015006:	4b4b      	ldr	r3, [pc, #300]	@ (8015134 <atanf+0x164>)
 8015008:	429c      	cmp	r4, r3
 801500a:	d810      	bhi.n	801502e <atanf+0x5e>
 801500c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8015010:	d20a      	bcs.n	8015028 <atanf+0x58>
 8015012:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8015138 <atanf+0x168>
 8015016:	ee30 7a07 	vadd.f32	s14, s0, s14
 801501a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801501e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015026:	dce2      	bgt.n	8014fee <atanf+0x1e>
 8015028:	f04f 33ff 	mov.w	r3, #4294967295
 801502c:	e013      	b.n	8015056 <atanf+0x86>
 801502e:	f7fe fee5 	bl	8013dfc <fabsf>
 8015032:	4b42      	ldr	r3, [pc, #264]	@ (801513c <atanf+0x16c>)
 8015034:	429c      	cmp	r4, r3
 8015036:	d84f      	bhi.n	80150d8 <atanf+0x108>
 8015038:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801503c:	429c      	cmp	r4, r3
 801503e:	d841      	bhi.n	80150c4 <atanf+0xf4>
 8015040:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8015044:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015048:	eea0 7a27 	vfma.f32	s14, s0, s15
 801504c:	2300      	movs	r3, #0
 801504e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015052:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015056:	1c5a      	adds	r2, r3, #1
 8015058:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801505c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8015140 <atanf+0x170>
 8015060:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8015144 <atanf+0x174>
 8015064:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8015148 <atanf+0x178>
 8015068:	ee66 6a06 	vmul.f32	s13, s12, s12
 801506c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015070:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801514c <atanf+0x17c>
 8015074:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015078:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015150 <atanf+0x180>
 801507c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015080:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015154 <atanf+0x184>
 8015084:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015088:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015158 <atanf+0x188>
 801508c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015090:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801515c <atanf+0x18c>
 8015094:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015098:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015160 <atanf+0x190>
 801509c:	eea5 7a26 	vfma.f32	s14, s10, s13
 80150a0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015164 <atanf+0x194>
 80150a4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80150a8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015168 <atanf+0x198>
 80150ac:	eea5 7a26 	vfma.f32	s14, s10, s13
 80150b0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80150b4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80150b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80150bc:	d121      	bne.n	8015102 <atanf+0x132>
 80150be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80150c2:	e794      	b.n	8014fee <atanf+0x1e>
 80150c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80150c8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80150cc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80150d0:	2301      	movs	r3, #1
 80150d2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80150d6:	e7be      	b.n	8015056 <atanf+0x86>
 80150d8:	4b24      	ldr	r3, [pc, #144]	@ (801516c <atanf+0x19c>)
 80150da:	429c      	cmp	r4, r3
 80150dc:	d80b      	bhi.n	80150f6 <atanf+0x126>
 80150de:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80150e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80150e6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80150ea:	2302      	movs	r3, #2
 80150ec:	ee70 6a67 	vsub.f32	s13, s0, s15
 80150f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80150f4:	e7af      	b.n	8015056 <atanf+0x86>
 80150f6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80150fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80150fe:	2303      	movs	r3, #3
 8015100:	e7a9      	b.n	8015056 <atanf+0x86>
 8015102:	4a1b      	ldr	r2, [pc, #108]	@ (8015170 <atanf+0x1a0>)
 8015104:	491b      	ldr	r1, [pc, #108]	@ (8015174 <atanf+0x1a4>)
 8015106:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801510a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801510e:	edd3 6a00 	vldr	s13, [r3]
 8015112:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015116:	2d00      	cmp	r5, #0
 8015118:	ee37 7a67 	vsub.f32	s14, s14, s15
 801511c:	edd2 7a00 	vldr	s15, [r2]
 8015120:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015124:	bfb8      	it	lt
 8015126:	eef1 7a67 	vneglt.f32	s15, s15
 801512a:	e760      	b.n	8014fee <atanf+0x1e>
 801512c:	bfc90fdb 	.word	0xbfc90fdb
 8015130:	3fc90fdb 	.word	0x3fc90fdb
 8015134:	3edfffff 	.word	0x3edfffff
 8015138:	7149f2ca 	.word	0x7149f2ca
 801513c:	3f97ffff 	.word	0x3f97ffff
 8015140:	3c8569d7 	.word	0x3c8569d7
 8015144:	3d4bda59 	.word	0x3d4bda59
 8015148:	bd6ef16b 	.word	0xbd6ef16b
 801514c:	3d886b35 	.word	0x3d886b35
 8015150:	3dba2e6e 	.word	0x3dba2e6e
 8015154:	3e124925 	.word	0x3e124925
 8015158:	3eaaaaab 	.word	0x3eaaaaab
 801515c:	bd15a221 	.word	0xbd15a221
 8015160:	bd9d8795 	.word	0xbd9d8795
 8015164:	bde38e38 	.word	0xbde38e38
 8015168:	be4ccccd 	.word	0xbe4ccccd
 801516c:	401bffff 	.word	0x401bffff
 8015170:	08015cd0 	.word	0x08015cd0
 8015174:	08015cc0 	.word	0x08015cc0

08015178 <__ieee754_sqrtf>:
 8015178:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801517c:	4770      	bx	lr
	...

08015180 <__kernel_rem_pio2f>:
 8015180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015184:	ed2d 8b04 	vpush	{d8-d9}
 8015188:	b0d9      	sub	sp, #356	@ 0x164
 801518a:	4690      	mov	r8, r2
 801518c:	9001      	str	r0, [sp, #4]
 801518e:	4ab6      	ldr	r2, [pc, #728]	@ (8015468 <__kernel_rem_pio2f+0x2e8>)
 8015190:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8015192:	f118 0f04 	cmn.w	r8, #4
 8015196:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801519a:	460f      	mov	r7, r1
 801519c:	f103 3bff 	add.w	fp, r3, #4294967295
 80151a0:	db26      	blt.n	80151f0 <__kernel_rem_pio2f+0x70>
 80151a2:	f1b8 0203 	subs.w	r2, r8, #3
 80151a6:	bf48      	it	mi
 80151a8:	f108 0204 	addmi.w	r2, r8, #4
 80151ac:	10d2      	asrs	r2, r2, #3
 80151ae:	1c55      	adds	r5, r2, #1
 80151b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80151b2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 80151b6:	00e8      	lsls	r0, r5, #3
 80151b8:	eba2 060b 	sub.w	r6, r2, fp
 80151bc:	9002      	str	r0, [sp, #8]
 80151be:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80151c2:	eb0a 0c0b 	add.w	ip, sl, fp
 80151c6:	ac1c      	add	r4, sp, #112	@ 0x70
 80151c8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80151cc:	2000      	movs	r0, #0
 80151ce:	4560      	cmp	r0, ip
 80151d0:	dd10      	ble.n	80151f4 <__kernel_rem_pio2f+0x74>
 80151d2:	a91c      	add	r1, sp, #112	@ 0x70
 80151d4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80151d8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80151dc:	2600      	movs	r6, #0
 80151de:	4556      	cmp	r6, sl
 80151e0:	dc24      	bgt.n	801522c <__kernel_rem_pio2f+0xac>
 80151e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80151e6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 80151ea:	4684      	mov	ip, r0
 80151ec:	2400      	movs	r4, #0
 80151ee:	e016      	b.n	801521e <__kernel_rem_pio2f+0x9e>
 80151f0:	2200      	movs	r2, #0
 80151f2:	e7dc      	b.n	80151ae <__kernel_rem_pio2f+0x2e>
 80151f4:	42c6      	cmn	r6, r0
 80151f6:	bf5d      	ittte	pl
 80151f8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80151fc:	ee07 1a90 	vmovpl	s15, r1
 8015200:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8015204:	eef0 7a47 	vmovmi.f32	s15, s14
 8015208:	ece4 7a01 	vstmia	r4!, {s15}
 801520c:	3001      	adds	r0, #1
 801520e:	e7de      	b.n	80151ce <__kernel_rem_pio2f+0x4e>
 8015210:	ecfe 6a01 	vldmia	lr!, {s13}
 8015214:	ed3c 7a01 	vldmdb	ip!, {s14}
 8015218:	eee6 7a87 	vfma.f32	s15, s13, s14
 801521c:	3401      	adds	r4, #1
 801521e:	455c      	cmp	r4, fp
 8015220:	ddf6      	ble.n	8015210 <__kernel_rem_pio2f+0x90>
 8015222:	ece9 7a01 	vstmia	r9!, {s15}
 8015226:	3601      	adds	r6, #1
 8015228:	3004      	adds	r0, #4
 801522a:	e7d8      	b.n	80151de <__kernel_rem_pio2f+0x5e>
 801522c:	a908      	add	r1, sp, #32
 801522e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015232:	9104      	str	r1, [sp, #16]
 8015234:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8015236:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8015474 <__kernel_rem_pio2f+0x2f4>
 801523a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8015470 <__kernel_rem_pio2f+0x2f0>
 801523e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8015242:	9203      	str	r2, [sp, #12]
 8015244:	4654      	mov	r4, sl
 8015246:	00a2      	lsls	r2, r4, #2
 8015248:	9205      	str	r2, [sp, #20]
 801524a:	aa58      	add	r2, sp, #352	@ 0x160
 801524c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8015250:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8015254:	a944      	add	r1, sp, #272	@ 0x110
 8015256:	aa08      	add	r2, sp, #32
 8015258:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801525c:	4694      	mov	ip, r2
 801525e:	4626      	mov	r6, r4
 8015260:	2e00      	cmp	r6, #0
 8015262:	dc4c      	bgt.n	80152fe <__kernel_rem_pio2f+0x17e>
 8015264:	4628      	mov	r0, r5
 8015266:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801526a:	f000 f9f1 	bl	8015650 <scalbnf>
 801526e:	eeb0 8a40 	vmov.f32	s16, s0
 8015272:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8015276:	ee28 0a00 	vmul.f32	s0, s16, s0
 801527a:	f000 fa4f 	bl	801571c <floorf>
 801527e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8015282:	eea0 8a67 	vfms.f32	s16, s0, s15
 8015286:	2d00      	cmp	r5, #0
 8015288:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801528c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8015290:	ee17 9a90 	vmov	r9, s15
 8015294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015298:	ee38 8a67 	vsub.f32	s16, s16, s15
 801529c:	dd41      	ble.n	8015322 <__kernel_rem_pio2f+0x1a2>
 801529e:	f104 3cff 	add.w	ip, r4, #4294967295
 80152a2:	a908      	add	r1, sp, #32
 80152a4:	f1c5 0e08 	rsb	lr, r5, #8
 80152a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80152ac:	fa46 f00e 	asr.w	r0, r6, lr
 80152b0:	4481      	add	r9, r0
 80152b2:	fa00 f00e 	lsl.w	r0, r0, lr
 80152b6:	1a36      	subs	r6, r6, r0
 80152b8:	f1c5 0007 	rsb	r0, r5, #7
 80152bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80152c0:	4106      	asrs	r6, r0
 80152c2:	2e00      	cmp	r6, #0
 80152c4:	dd3c      	ble.n	8015340 <__kernel_rem_pio2f+0x1c0>
 80152c6:	f04f 0e00 	mov.w	lr, #0
 80152ca:	f109 0901 	add.w	r9, r9, #1
 80152ce:	4670      	mov	r0, lr
 80152d0:	4574      	cmp	r4, lr
 80152d2:	dc68      	bgt.n	80153a6 <__kernel_rem_pio2f+0x226>
 80152d4:	2d00      	cmp	r5, #0
 80152d6:	dd03      	ble.n	80152e0 <__kernel_rem_pio2f+0x160>
 80152d8:	2d01      	cmp	r5, #1
 80152da:	d074      	beq.n	80153c6 <__kernel_rem_pio2f+0x246>
 80152dc:	2d02      	cmp	r5, #2
 80152de:	d07d      	beq.n	80153dc <__kernel_rem_pio2f+0x25c>
 80152e0:	2e02      	cmp	r6, #2
 80152e2:	d12d      	bne.n	8015340 <__kernel_rem_pio2f+0x1c0>
 80152e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80152e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80152ec:	b340      	cbz	r0, 8015340 <__kernel_rem_pio2f+0x1c0>
 80152ee:	4628      	mov	r0, r5
 80152f0:	9306      	str	r3, [sp, #24]
 80152f2:	f000 f9ad 	bl	8015650 <scalbnf>
 80152f6:	9b06      	ldr	r3, [sp, #24]
 80152f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80152fc:	e020      	b.n	8015340 <__kernel_rem_pio2f+0x1c0>
 80152fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8015302:	3e01      	subs	r6, #1
 8015304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801530c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8015310:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015314:	ecac 0a01 	vstmia	ip!, {s0}
 8015318:	ed30 0a01 	vldmdb	r0!, {s0}
 801531c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8015320:	e79e      	b.n	8015260 <__kernel_rem_pio2f+0xe0>
 8015322:	d105      	bne.n	8015330 <__kernel_rem_pio2f+0x1b0>
 8015324:	1e60      	subs	r0, r4, #1
 8015326:	a908      	add	r1, sp, #32
 8015328:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801532c:	11f6      	asrs	r6, r6, #7
 801532e:	e7c8      	b.n	80152c2 <__kernel_rem_pio2f+0x142>
 8015330:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015334:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8015338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801533c:	da31      	bge.n	80153a2 <__kernel_rem_pio2f+0x222>
 801533e:	2600      	movs	r6, #0
 8015340:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8015344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015348:	f040 8098 	bne.w	801547c <__kernel_rem_pio2f+0x2fc>
 801534c:	1e60      	subs	r0, r4, #1
 801534e:	2200      	movs	r2, #0
 8015350:	4550      	cmp	r0, sl
 8015352:	da4b      	bge.n	80153ec <__kernel_rem_pio2f+0x26c>
 8015354:	2a00      	cmp	r2, #0
 8015356:	d065      	beq.n	8015424 <__kernel_rem_pio2f+0x2a4>
 8015358:	3c01      	subs	r4, #1
 801535a:	ab08      	add	r3, sp, #32
 801535c:	3d08      	subs	r5, #8
 801535e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8015362:	2b00      	cmp	r3, #0
 8015364:	d0f8      	beq.n	8015358 <__kernel_rem_pio2f+0x1d8>
 8015366:	4628      	mov	r0, r5
 8015368:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801536c:	f000 f970 	bl	8015650 <scalbnf>
 8015370:	1c63      	adds	r3, r4, #1
 8015372:	aa44      	add	r2, sp, #272	@ 0x110
 8015374:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8015474 <__kernel_rem_pio2f+0x2f4>
 8015378:	0099      	lsls	r1, r3, #2
 801537a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801537e:	4623      	mov	r3, r4
 8015380:	2b00      	cmp	r3, #0
 8015382:	f280 80a9 	bge.w	80154d8 <__kernel_rem_pio2f+0x358>
 8015386:	4623      	mov	r3, r4
 8015388:	2b00      	cmp	r3, #0
 801538a:	f2c0 80c7 	blt.w	801551c <__kernel_rem_pio2f+0x39c>
 801538e:	aa44      	add	r2, sp, #272	@ 0x110
 8015390:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8015394:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 801546c <__kernel_rem_pio2f+0x2ec>
 8015398:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 801539c:	2000      	movs	r0, #0
 801539e:	1ae2      	subs	r2, r4, r3
 80153a0:	e0b1      	b.n	8015506 <__kernel_rem_pio2f+0x386>
 80153a2:	2602      	movs	r6, #2
 80153a4:	e78f      	b.n	80152c6 <__kernel_rem_pio2f+0x146>
 80153a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80153aa:	b948      	cbnz	r0, 80153c0 <__kernel_rem_pio2f+0x240>
 80153ac:	b121      	cbz	r1, 80153b8 <__kernel_rem_pio2f+0x238>
 80153ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80153b2:	f842 1c04 	str.w	r1, [r2, #-4]
 80153b6:	2101      	movs	r1, #1
 80153b8:	f10e 0e01 	add.w	lr, lr, #1
 80153bc:	4608      	mov	r0, r1
 80153be:	e787      	b.n	80152d0 <__kernel_rem_pio2f+0x150>
 80153c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80153c4:	e7f5      	b.n	80153b2 <__kernel_rem_pio2f+0x232>
 80153c6:	f104 3cff 	add.w	ip, r4, #4294967295
 80153ca:	aa08      	add	r2, sp, #32
 80153cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80153d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80153d4:	a908      	add	r1, sp, #32
 80153d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80153da:	e781      	b.n	80152e0 <__kernel_rem_pio2f+0x160>
 80153dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80153e0:	aa08      	add	r2, sp, #32
 80153e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80153e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80153ea:	e7f3      	b.n	80153d4 <__kernel_rem_pio2f+0x254>
 80153ec:	a908      	add	r1, sp, #32
 80153ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80153f2:	3801      	subs	r0, #1
 80153f4:	430a      	orrs	r2, r1
 80153f6:	e7ab      	b.n	8015350 <__kernel_rem_pio2f+0x1d0>
 80153f8:	3201      	adds	r2, #1
 80153fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80153fe:	2e00      	cmp	r6, #0
 8015400:	d0fa      	beq.n	80153f8 <__kernel_rem_pio2f+0x278>
 8015402:	9905      	ldr	r1, [sp, #20]
 8015404:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8015408:	eb0d 0001 	add.w	r0, sp, r1
 801540c:	18e6      	adds	r6, r4, r3
 801540e:	a91c      	add	r1, sp, #112	@ 0x70
 8015410:	f104 0c01 	add.w	ip, r4, #1
 8015414:	384c      	subs	r0, #76	@ 0x4c
 8015416:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801541a:	4422      	add	r2, r4
 801541c:	4562      	cmp	r2, ip
 801541e:	da04      	bge.n	801542a <__kernel_rem_pio2f+0x2aa>
 8015420:	4614      	mov	r4, r2
 8015422:	e710      	b.n	8015246 <__kernel_rem_pio2f+0xc6>
 8015424:	9804      	ldr	r0, [sp, #16]
 8015426:	2201      	movs	r2, #1
 8015428:	e7e7      	b.n	80153fa <__kernel_rem_pio2f+0x27a>
 801542a:	9903      	ldr	r1, [sp, #12]
 801542c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8015430:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8015434:	9105      	str	r1, [sp, #20]
 8015436:	ee07 1a90 	vmov	s15, r1
 801543a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801543e:	2400      	movs	r4, #0
 8015440:	ece6 7a01 	vstmia	r6!, {s15}
 8015444:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 8015448:	46b1      	mov	r9, r6
 801544a:	455c      	cmp	r4, fp
 801544c:	dd04      	ble.n	8015458 <__kernel_rem_pio2f+0x2d8>
 801544e:	ece0 7a01 	vstmia	r0!, {s15}
 8015452:	f10c 0c01 	add.w	ip, ip, #1
 8015456:	e7e1      	b.n	801541c <__kernel_rem_pio2f+0x29c>
 8015458:	ecfe 6a01 	vldmia	lr!, {s13}
 801545c:	ed39 7a01 	vldmdb	r9!, {s14}
 8015460:	3401      	adds	r4, #1
 8015462:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015466:	e7f0      	b.n	801544a <__kernel_rem_pio2f+0x2ca>
 8015468:	08015d0c 	.word	0x08015d0c
 801546c:	08015ce0 	.word	0x08015ce0
 8015470:	43800000 	.word	0x43800000
 8015474:	3b800000 	.word	0x3b800000
 8015478:	00000000 	.word	0x00000000
 801547c:	9b02      	ldr	r3, [sp, #8]
 801547e:	eeb0 0a48 	vmov.f32	s0, s16
 8015482:	eba3 0008 	sub.w	r0, r3, r8
 8015486:	f000 f8e3 	bl	8015650 <scalbnf>
 801548a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8015470 <__kernel_rem_pio2f+0x2f0>
 801548e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8015492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015496:	db19      	blt.n	80154cc <__kernel_rem_pio2f+0x34c>
 8015498:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8015474 <__kernel_rem_pio2f+0x2f4>
 801549c:	ee60 7a27 	vmul.f32	s15, s0, s15
 80154a0:	aa08      	add	r2, sp, #32
 80154a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80154a6:	3508      	adds	r5, #8
 80154a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80154ac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80154b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80154b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80154b8:	ee10 3a10 	vmov	r3, s0
 80154bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80154c0:	ee17 3a90 	vmov	r3, s15
 80154c4:	3401      	adds	r4, #1
 80154c6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80154ca:	e74c      	b.n	8015366 <__kernel_rem_pio2f+0x1e6>
 80154cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80154d0:	aa08      	add	r2, sp, #32
 80154d2:	ee10 3a10 	vmov	r3, s0
 80154d6:	e7f6      	b.n	80154c6 <__kernel_rem_pio2f+0x346>
 80154d8:	a808      	add	r0, sp, #32
 80154da:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80154de:	9001      	str	r0, [sp, #4]
 80154e0:	ee07 0a90 	vmov	s15, r0
 80154e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80154e8:	3b01      	subs	r3, #1
 80154ea:	ee67 7a80 	vmul.f32	s15, s15, s0
 80154ee:	ee20 0a07 	vmul.f32	s0, s0, s14
 80154f2:	ed62 7a01 	vstmdb	r2!, {s15}
 80154f6:	e743      	b.n	8015380 <__kernel_rem_pio2f+0x200>
 80154f8:	ecfc 6a01 	vldmia	ip!, {s13}
 80154fc:	ecb5 7a01 	vldmia	r5!, {s14}
 8015500:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015504:	3001      	adds	r0, #1
 8015506:	4550      	cmp	r0, sl
 8015508:	dc01      	bgt.n	801550e <__kernel_rem_pio2f+0x38e>
 801550a:	4290      	cmp	r0, r2
 801550c:	ddf4      	ble.n	80154f8 <__kernel_rem_pio2f+0x378>
 801550e:	a858      	add	r0, sp, #352	@ 0x160
 8015510:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8015514:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8015518:	3b01      	subs	r3, #1
 801551a:	e735      	b.n	8015388 <__kernel_rem_pio2f+0x208>
 801551c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801551e:	2b02      	cmp	r3, #2
 8015520:	dc09      	bgt.n	8015536 <__kernel_rem_pio2f+0x3b6>
 8015522:	2b00      	cmp	r3, #0
 8015524:	dc27      	bgt.n	8015576 <__kernel_rem_pio2f+0x3f6>
 8015526:	d040      	beq.n	80155aa <__kernel_rem_pio2f+0x42a>
 8015528:	f009 0007 	and.w	r0, r9, #7
 801552c:	b059      	add	sp, #356	@ 0x164
 801552e:	ecbd 8b04 	vpop	{d8-d9}
 8015532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015536:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8015538:	2b03      	cmp	r3, #3
 801553a:	d1f5      	bne.n	8015528 <__kernel_rem_pio2f+0x3a8>
 801553c:	aa30      	add	r2, sp, #192	@ 0xc0
 801553e:	1f0b      	subs	r3, r1, #4
 8015540:	4413      	add	r3, r2
 8015542:	461a      	mov	r2, r3
 8015544:	4620      	mov	r0, r4
 8015546:	2800      	cmp	r0, #0
 8015548:	dc50      	bgt.n	80155ec <__kernel_rem_pio2f+0x46c>
 801554a:	4622      	mov	r2, r4
 801554c:	2a01      	cmp	r2, #1
 801554e:	dc5d      	bgt.n	801560c <__kernel_rem_pio2f+0x48c>
 8015550:	ab30      	add	r3, sp, #192	@ 0xc0
 8015552:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 8015556:	440b      	add	r3, r1
 8015558:	2c01      	cmp	r4, #1
 801555a:	dc67      	bgt.n	801562c <__kernel_rem_pio2f+0x4ac>
 801555c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8015560:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8015564:	2e00      	cmp	r6, #0
 8015566:	d167      	bne.n	8015638 <__kernel_rem_pio2f+0x4b8>
 8015568:	edc7 6a00 	vstr	s13, [r7]
 801556c:	ed87 7a01 	vstr	s14, [r7, #4]
 8015570:	edc7 7a02 	vstr	s15, [r7, #8]
 8015574:	e7d8      	b.n	8015528 <__kernel_rem_pio2f+0x3a8>
 8015576:	ab30      	add	r3, sp, #192	@ 0xc0
 8015578:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 801557c:	440b      	add	r3, r1
 801557e:	4622      	mov	r2, r4
 8015580:	2a00      	cmp	r2, #0
 8015582:	da24      	bge.n	80155ce <__kernel_rem_pio2f+0x44e>
 8015584:	b34e      	cbz	r6, 80155da <__kernel_rem_pio2f+0x45a>
 8015586:	eef1 7a47 	vneg.f32	s15, s14
 801558a:	edc7 7a00 	vstr	s15, [r7]
 801558e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8015592:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015596:	aa31      	add	r2, sp, #196	@ 0xc4
 8015598:	2301      	movs	r3, #1
 801559a:	429c      	cmp	r4, r3
 801559c:	da20      	bge.n	80155e0 <__kernel_rem_pio2f+0x460>
 801559e:	b10e      	cbz	r6, 80155a4 <__kernel_rem_pio2f+0x424>
 80155a0:	eef1 7a67 	vneg.f32	s15, s15
 80155a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80155a8:	e7be      	b.n	8015528 <__kernel_rem_pio2f+0x3a8>
 80155aa:	ab30      	add	r3, sp, #192	@ 0xc0
 80155ac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8015478 <__kernel_rem_pio2f+0x2f8>
 80155b0:	440b      	add	r3, r1
 80155b2:	2c00      	cmp	r4, #0
 80155b4:	da05      	bge.n	80155c2 <__kernel_rem_pio2f+0x442>
 80155b6:	b10e      	cbz	r6, 80155bc <__kernel_rem_pio2f+0x43c>
 80155b8:	eef1 7a67 	vneg.f32	s15, s15
 80155bc:	edc7 7a00 	vstr	s15, [r7]
 80155c0:	e7b2      	b.n	8015528 <__kernel_rem_pio2f+0x3a8>
 80155c2:	ed33 7a01 	vldmdb	r3!, {s14}
 80155c6:	3c01      	subs	r4, #1
 80155c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80155cc:	e7f1      	b.n	80155b2 <__kernel_rem_pio2f+0x432>
 80155ce:	ed73 7a01 	vldmdb	r3!, {s15}
 80155d2:	3a01      	subs	r2, #1
 80155d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80155d8:	e7d2      	b.n	8015580 <__kernel_rem_pio2f+0x400>
 80155da:	eef0 7a47 	vmov.f32	s15, s14
 80155de:	e7d4      	b.n	801558a <__kernel_rem_pio2f+0x40a>
 80155e0:	ecb2 7a01 	vldmia	r2!, {s14}
 80155e4:	3301      	adds	r3, #1
 80155e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80155ea:	e7d6      	b.n	801559a <__kernel_rem_pio2f+0x41a>
 80155ec:	ed72 7a01 	vldmdb	r2!, {s15}
 80155f0:	edd2 6a01 	vldr	s13, [r2, #4]
 80155f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80155f8:	3801      	subs	r0, #1
 80155fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80155fe:	ed82 7a00 	vstr	s14, [r2]
 8015602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015606:	edc2 7a01 	vstr	s15, [r2, #4]
 801560a:	e79c      	b.n	8015546 <__kernel_rem_pio2f+0x3c6>
 801560c:	ed73 7a01 	vldmdb	r3!, {s15}
 8015610:	edd3 6a01 	vldr	s13, [r3, #4]
 8015614:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015618:	3a01      	subs	r2, #1
 801561a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801561e:	ed83 7a00 	vstr	s14, [r3]
 8015622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015626:	edc3 7a01 	vstr	s15, [r3, #4]
 801562a:	e78f      	b.n	801554c <__kernel_rem_pio2f+0x3cc>
 801562c:	ed33 7a01 	vldmdb	r3!, {s14}
 8015630:	3c01      	subs	r4, #1
 8015632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015636:	e78f      	b.n	8015558 <__kernel_rem_pio2f+0x3d8>
 8015638:	eef1 6a66 	vneg.f32	s13, s13
 801563c:	eeb1 7a47 	vneg.f32	s14, s14
 8015640:	edc7 6a00 	vstr	s13, [r7]
 8015644:	ed87 7a01 	vstr	s14, [r7, #4]
 8015648:	eef1 7a67 	vneg.f32	s15, s15
 801564c:	e790      	b.n	8015570 <__kernel_rem_pio2f+0x3f0>
 801564e:	bf00      	nop

08015650 <scalbnf>:
 8015650:	ee10 3a10 	vmov	r3, s0
 8015654:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8015658:	d02b      	beq.n	80156b2 <scalbnf+0x62>
 801565a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801565e:	d302      	bcc.n	8015666 <scalbnf+0x16>
 8015660:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015664:	4770      	bx	lr
 8015666:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801566a:	d123      	bne.n	80156b4 <scalbnf+0x64>
 801566c:	4b24      	ldr	r3, [pc, #144]	@ (8015700 <scalbnf+0xb0>)
 801566e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8015704 <scalbnf+0xb4>
 8015672:	4298      	cmp	r0, r3
 8015674:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015678:	db17      	blt.n	80156aa <scalbnf+0x5a>
 801567a:	ee10 3a10 	vmov	r3, s0
 801567e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015682:	3a19      	subs	r2, #25
 8015684:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015688:	4288      	cmp	r0, r1
 801568a:	dd15      	ble.n	80156b8 <scalbnf+0x68>
 801568c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015708 <scalbnf+0xb8>
 8015690:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801570c <scalbnf+0xbc>
 8015694:	ee10 3a10 	vmov	r3, s0
 8015698:	eeb0 7a67 	vmov.f32	s14, s15
 801569c:	2b00      	cmp	r3, #0
 801569e:	bfb8      	it	lt
 80156a0:	eef0 7a66 	vmovlt.f32	s15, s13
 80156a4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80156a8:	4770      	bx	lr
 80156aa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015710 <scalbnf+0xc0>
 80156ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 80156b2:	4770      	bx	lr
 80156b4:	0dd2      	lsrs	r2, r2, #23
 80156b6:	e7e5      	b.n	8015684 <scalbnf+0x34>
 80156b8:	4410      	add	r0, r2
 80156ba:	28fe      	cmp	r0, #254	@ 0xfe
 80156bc:	dce6      	bgt.n	801568c <scalbnf+0x3c>
 80156be:	2800      	cmp	r0, #0
 80156c0:	dd06      	ble.n	80156d0 <scalbnf+0x80>
 80156c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80156c6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80156ca:	ee00 3a10 	vmov	s0, r3
 80156ce:	4770      	bx	lr
 80156d0:	f110 0f16 	cmn.w	r0, #22
 80156d4:	da09      	bge.n	80156ea <scalbnf+0x9a>
 80156d6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015710 <scalbnf+0xc0>
 80156da:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8015714 <scalbnf+0xc4>
 80156de:	ee10 3a10 	vmov	r3, s0
 80156e2:	eeb0 7a67 	vmov.f32	s14, s15
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	e7d9      	b.n	801569e <scalbnf+0x4e>
 80156ea:	3019      	adds	r0, #25
 80156ec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80156f0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80156f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015718 <scalbnf+0xc8>
 80156f8:	ee07 3a90 	vmov	s15, r3
 80156fc:	e7d7      	b.n	80156ae <scalbnf+0x5e>
 80156fe:	bf00      	nop
 8015700:	ffff3cb0 	.word	0xffff3cb0
 8015704:	4c000000 	.word	0x4c000000
 8015708:	7149f2ca 	.word	0x7149f2ca
 801570c:	f149f2ca 	.word	0xf149f2ca
 8015710:	0da24260 	.word	0x0da24260
 8015714:	8da24260 	.word	0x8da24260
 8015718:	33000000 	.word	0x33000000

0801571c <floorf>:
 801571c:	ee10 3a10 	vmov	r3, s0
 8015720:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015724:	3a7f      	subs	r2, #127	@ 0x7f
 8015726:	2a16      	cmp	r2, #22
 8015728:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801572c:	dc2b      	bgt.n	8015786 <floorf+0x6a>
 801572e:	2a00      	cmp	r2, #0
 8015730:	da12      	bge.n	8015758 <floorf+0x3c>
 8015732:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015798 <floorf+0x7c>
 8015736:	ee30 0a27 	vadd.f32	s0, s0, s15
 801573a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801573e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015742:	dd06      	ble.n	8015752 <floorf+0x36>
 8015744:	2b00      	cmp	r3, #0
 8015746:	da24      	bge.n	8015792 <floorf+0x76>
 8015748:	2900      	cmp	r1, #0
 801574a:	4b14      	ldr	r3, [pc, #80]	@ (801579c <floorf+0x80>)
 801574c:	bf08      	it	eq
 801574e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8015752:	ee00 3a10 	vmov	s0, r3
 8015756:	4770      	bx	lr
 8015758:	4911      	ldr	r1, [pc, #68]	@ (80157a0 <floorf+0x84>)
 801575a:	4111      	asrs	r1, r2
 801575c:	420b      	tst	r3, r1
 801575e:	d0fa      	beq.n	8015756 <floorf+0x3a>
 8015760:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8015798 <floorf+0x7c>
 8015764:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015768:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801576c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015770:	ddef      	ble.n	8015752 <floorf+0x36>
 8015772:	2b00      	cmp	r3, #0
 8015774:	bfbe      	ittt	lt
 8015776:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801577a:	fa40 f202 	asrlt.w	r2, r0, r2
 801577e:	189b      	addlt	r3, r3, r2
 8015780:	ea23 0301 	bic.w	r3, r3, r1
 8015784:	e7e5      	b.n	8015752 <floorf+0x36>
 8015786:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801578a:	d3e4      	bcc.n	8015756 <floorf+0x3a>
 801578c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015790:	4770      	bx	lr
 8015792:	2300      	movs	r3, #0
 8015794:	e7dd      	b.n	8015752 <floorf+0x36>
 8015796:	bf00      	nop
 8015798:	7149f2ca 	.word	0x7149f2ca
 801579c:	bf800000 	.word	0xbf800000
 80157a0:	007fffff 	.word	0x007fffff

080157a4 <_init>:
 80157a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157a6:	bf00      	nop
 80157a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157aa:	bc08      	pop	{r3}
 80157ac:	469e      	mov	lr, r3
 80157ae:	4770      	bx	lr

080157b0 <_fini>:
 80157b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157b2:	bf00      	nop
 80157b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157b6:	bc08      	pop	{r3}
 80157b8:	469e      	mov	lr, r3
 80157ba:	4770      	bx	lr
