<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Compute Express Link Subsystem Maturity Map &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Devices and Protocols" href="devices/device-types.html" />
    <link rel="prev" title="Compute Express Link Driver Theory of Operation" href="theory-of-operation.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.16.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#bus-level-documentation">Bus-level documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../auxiliary_bus.html">Auxiliary Bus</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">Compute Express Link</a></li>
<li class="toctree-l3"><a class="reference internal" href="../eisa.html">EISA bus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../firewire.html">Firewire (IEEE 1394) driver Interface Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c/index.html">I3C subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../isa.html">ISA Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../men-chameleon-bus.html">MEN Chameleon Bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pci/index.html">The Linux PCI driver implementer’s API guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rapidio/index.html">The Linux RapidIO Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../slimbus.html">Linux kernel SLIMbus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usb/index.html">Linux USB API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../virtio/index.html">Virtio</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vme.html">VME Device Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../w1.html">W1: Dallas’ 1-wire bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../xillybus.html">Xillybus driver for generic FPGA interface</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#subsystem-specific-apis">Subsystem-specific APIs</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/driver-api/cxl/maturity-map.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="compute-express-link-subsystem-maturity-map">
<h1>Compute Express Link Subsystem Maturity Map<a class="headerlink" href="#compute-express-link-subsystem-maturity-map" title="Link to this heading">¶</a></h1>
<p>The Linux CXL subsystem tracks the dynamic <a class="reference external" href="https://computeexpresslink.org/cxl-specification-landing-page">CXL specification</a> that
continues to respond to new use cases with new features, capability
updates and fixes. At any given point some aspects of the subsystem are
more mature than others. While the periodic pull requests summarize the
<a class="reference external" href="https://lore.kernel.org/linux-cxl/?q=s%3APULL+s%3ACXL+tc%3Atorvalds+NOT+s%3ARe">work being incorporated each merge window</a>,
those do not always convey progress relative to a starting point and a
future end goal.</p>
<p>What follows is a coarse breakdown of the subsystem’s major
responsibilities along with a maturity score. The expectation is that
the change-history of this document provides an overview summary of the
subsystem maturation over time.</p>
<p>The maturity scores are:</p>
<ul class="simple">
<li><p>[3] Mature: Work in this area is complete and no changes on the horizon.
Note that this score can regress from one kernel release to the next
based on new test results or end user reports.</p></li>
<li><p>[2] Stabilizing: Major functionality operational, common cases are
mature, but known corner cases are still a work in progress.</p></li>
<li><p>[1] Initial: Capability that has exited the Proof of Concept phase, but
may still have significant gaps to close and fixes to apply as real
world testing occurs.</p></li>
<li><p>[0] Known gap: Feature is on a medium to long term horizon to
implement.  If the specification has a feature that does not even have
a ‘0’ score in this document, there is a good chance that no one in
the <a class="reference external" href="mailto:linux-cxl&#37;&#52;&#48;vger&#46;kernel&#46;org">linux-cxl<span>&#64;</span>vger<span>&#46;</span>kernel<span>&#46;</span>org</a> community has started to look at it.</p></li>
<li><p>X: Out of scope for kernel enabling, or kernel enabling not required</p></li>
</ul>
<section id="feature-and-capabilities">
<h2>Feature and Capabilities<a class="headerlink" href="#feature-and-capabilities" title="Link to this heading">¶</a></h2>
<section id="enumeration-provisioning">
<h3>Enumeration / Provisioning<a class="headerlink" href="#enumeration-provisioning" title="Link to this heading">¶</a></h3>
<p>All of the fundamental enumeration an object model of the subsystem is
in place, but there are several corner cases that are pending closure.</p>
<ul class="simple">
<li><p>[2] CXL Window Enumeration</p>
<ul>
<li><p>[2] <a class="reference internal" href="#extended-linear"><span class="std std-ref">Extended-linear memory-side cache</span></a></p></li>
<li><p>[0] Low Memory-hole</p></li>
<li><p>[X] Hetero-interleave</p></li>
</ul>
</li>
<li><p>[2] Switch Enumeration</p>
<ul>
<li><p>[0] CXL register enumeration link-up dependency</p></li>
</ul>
</li>
<li><p>[2] HDM Decoder Configuration</p>
<ul>
<li><p>[0] Decoder target and granularity constraints</p></li>
</ul>
</li>
<li><p>[2] Performance enumeration</p>
<ul>
<li><p>[3] Endpoint CDAT</p></li>
<li><p>[3] Switch CDAT</p></li>
<li><p>[1] CDAT to Core-mm integration</p>
<ul>
<li><p>[1] x86</p></li>
<li><p>[0] Arm64</p></li>
<li><p>[0] All other arch.</p></li>
</ul>
</li>
<li><p>[0] Shared link</p></li>
</ul>
</li>
<li><p>[2] Hotplug
(see CXL Window Enumeration)</p>
<ul>
<li><p>[0] Handle Soft Reserved conflicts</p></li>
</ul>
</li>
<li><p>[0] <a class="reference internal" href="#rch-link-status"><span class="std std-ref">RCH link status</span></a></p></li>
<li><p>[0] Fabrics / G-FAM (chapter 7)</p></li>
<li><p>[0] Global Access Endpoint</p></li>
</ul>
</section>
<section id="ras">
<h3>RAS<a class="headerlink" href="#ras" title="Link to this heading">¶</a></h3>
<p>In many ways CXL can be seen as a standardization of what would normally
be handled by custom EDAC drivers. The open development here is
mainly caused by the enumeration corner cases above.</p>
<ul>
<li><p>[3] Component events (OS)</p></li>
<li><p>[2] Component events (FFM)</p></li>
<li><p>[1] Endpoint protocol errors (OS)</p></li>
<li><p>[1] Endpoint protocol errors (FFM)</p></li>
<li><p>[0] Switch protocol errors (OS)</p></li>
<li><p>[1] Switch protocol errors (FFM)</p></li>
<li><p>[2] DPA-&gt;HPA Address translation</p>
<blockquote>
<div><ul class="simple">
<li><p>[1] XOR Interleave translation
(see CXL Window Enumeration)</p></li>
</ul>
</div></blockquote>
</li>
<li><p>[1] Memory Failure coordination</p></li>
<li><p>[0] Scrub control</p></li>
<li><p>[2] ACPI error injection EINJ</p>
<ul class="simple">
<li><p>[0] EINJ v2</p></li>
<li><p>[X] Compliance DOE</p></li>
</ul>
</li>
<li><p>[2] Native error injection</p></li>
<li><p>[3] RCH error handling</p></li>
<li><p>[1] VH error handling</p></li>
<li><p>[0] PPR</p></li>
<li><p>[0] Sparing</p></li>
<li><p>[0] Device built in test</p></li>
</ul>
</section>
<section id="mailbox-commands">
<h3>Mailbox commands<a class="headerlink" href="#mailbox-commands" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[3] Firmware update</p></li>
<li><p>[3] Health / Alerts</p></li>
<li><p>[1] <a class="reference internal" href="#background-commands"><span class="std std-ref">Background commands</span></a></p></li>
<li><p>[3] Sanitization</p></li>
<li><p>[3] Security commands</p></li>
<li><p>[3] RAW Command Debug Passthrough</p></li>
<li><p>[0] CEL-only-validation Passthrough</p></li>
<li><p>[0] Switch CCI</p></li>
<li><p>[3] Timestamp</p></li>
<li><p>[1] PMEM labels</p></li>
<li><p>[3] PMEM GPF / Dirty Shutdown</p></li>
<li><p>[0] Scan Media</p></li>
</ul>
</section>
<section id="pmu">
<h3>PMU<a class="headerlink" href="#pmu" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[1] Type 3 PMU</p></li>
<li><p>[0] Switch USP/ DSP, Root Port</p></li>
</ul>
</section>
<section id="security">
<h3>Security<a class="headerlink" href="#security" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[X] CXL Trusted Execution Environment Security Protocol (TSP)</p></li>
<li><p>[X] CXL IDE (subsumed by TSP)</p></li>
</ul>
</section>
<section id="memory-pooling">
<h3>Memory-pooling<a class="headerlink" href="#memory-pooling" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[1] Hotplug of LDs (via PCI hotplug)</p></li>
<li><p>[0] Dynamic Capacity Device (DCD) Support</p></li>
</ul>
</section>
<section id="multi-host-sharing">
<h3>Multi-host sharing<a class="headerlink" href="#multi-host-sharing" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[0] Hardware coherent shared memory</p></li>
<li><p>[0] Software managed coherency shared memory</p></li>
</ul>
</section>
<section id="multi-host-memory">
<h3>Multi-host memory<a class="headerlink" href="#multi-host-memory" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[0] Dynamic Capacity Device Support</p></li>
<li><p>[0] Sharing</p></li>
</ul>
</section>
<section id="accelerator">
<h3>Accelerator<a class="headerlink" href="#accelerator" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[0] Accelerator memory enumeration HDM-D (CXL 1.1/2.0 Type-2)</p></li>
<li><p>[0] Accelerator memory enumeration HDM-DB (CXL 3.0 Type-2)</p></li>
<li><p>[0] CXL.cache 68b (CXL 2.0)</p></li>
<li><p>[0] CXL.cache 256b Cache IDs (CXL 3.0)</p></li>
</ul>
</section>
<section id="user-flow-support">
<h3>User Flow Support<a class="headerlink" href="#user-flow-support" title="Link to this heading">¶</a></h3>
<ul class="simple">
<li><p>[0] Inject &amp; clear poison by HPA</p></li>
</ul>
</section>
</section>
<section id="details">
<h2>Details<a class="headerlink" href="#details" title="Link to this heading">¶</a></h2>
<ul class="simple" id="extended-linear">
<li><p><strong>Extended-linear memory-side cache</strong>: An HMAT proposal to enumerate the presence of a
memory-side cache where the cache capacity extends the SRAT address
range capacity. <a class="reference external" href="https://lore.kernel.org/linux-cxl/6650e4f835a0e_195e294a8&#64;dwillia2-mobl3.amr.corp.intel.com.notmuch/">See the ECN</a>
for more details:</p></li>
</ul>
<ul class="simple" id="rch-link-status">
<li><p><strong>RCH Link Status</strong>: RCH (Restricted CXL Host) topologies, end up
hiding some standard registers like PCIe Link Status / Capabilities in
the CXL RCRB (Root Complex Register Block).</p></li>
</ul>
<ul class="simple" id="background-commands">
<li><p><strong>Background commands</strong>: The CXL background command mechanism is
awkward as the single slot is monopolized potentially indefinitely by
various commands. A <a class="reference external" href="http://lore.kernel.org/r/66035c2e8ba17_770232948b&#64;dwillia2-xfh.jf.intel.com.notmuch">cancel on conflict</a>
facility is needed to make sure the kernel can ensure forward progress
of priority commands.</p></li>
</ul>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/driver-api/cxl/maturity-map.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>