// Seed: 4229549648
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  assign id_1 = id_3 ? id_3 : 1'h0;
  reg   id_3;
  reg   id_4;
  logic id_5 = id_1 || 0;
  initial begin
    id_3 = 1;
    if (id_5) begin
      id_3 <= id_4;
    end
  end
endmodule
