verilog work "tst1.vf"
vhdl work "tst.vhd"
verilog work "/srv/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
