# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/SR_latch_enable.v" \
"../../../../project_2.srcs/sources_1/new/nand_gate.v" \
"../../../../project_2.srcs/sim_1/new/SR_latch_enable_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
