Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 455d6e598b5443d7b62f0f1dc17dd8e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot uart_alu_top_tb_behav xil_defaultlib.uart_alu_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture meta_harden_arq of entity xil_defaultlib.meta_harden [meta_harden_default]
Compiling architecture uart_baud_gen_arq of entity xil_defaultlib.uart_baud_gen [uart_baud_gen_default]
Compiling architecture uart_rx_ctl_arq of entity xil_defaultlib.uart_rx_ctl [uart_rx_ctl_default]
Compiling architecture uart_rx_arq of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_alu_top [uart_alu_top_default]
Compiling architecture sim of entity xil_defaultlib.uart_alu_top_tb
Built simulation snapshot uart_alu_top_tb_behav
