*design* DebussyLib (btIdent Verdi_T-2022.06)
Command arguments:
    +define+verilog
    -2001
    -top_tb
*Warning* Unknown argument -top_tb

    -f rtl_list.f
        ../../../rtl/DUT/COF_REC/cof_rec.v
        ../../../rtl/DUT/FADD_36/fadd_close_N36.v
        ../../../rtl/DUT/FADD_36/fadd_far_N36.v
        ../../../rtl/DUT/FADD_36/FADD_N36.v
        ../../../rtl/DUT/FADD_36/lza37.v
        ../../../rtl/DUT/FADD_36/lzd37.v
        ../../../rtl/DUT/FADD_36/node.v
        ../../../rtl/DUT/FADD_36/tree.v
        ../../../rtl/DUT/FADD_40/fadd_close_N40.v
        ../../../rtl/DUT/FADD_40/fadd_far_N40.v
        ../../../rtl/DUT/FADD_40/FADD_N40.v
        ../../../rtl/DUT/FADD_40/lza_41.v
        ../../../rtl/DUT/FADD_40/lzd_41.v
        ../../../rtl/DUT/FSUB/fadd_close_N32.v
        ../../../rtl/DUT/FSUB/FSUB_N32_D0.v
        ../../../rtl/DUT/FSUB/FSUB_N32_D0OR1.v
        ../../../rtl/DUT/FSUB/lza34.v
        ../../../rtl/DUT/FSUB/lzd34.v
        ../../../rtl/DUT/Gen_Component/FMUL.v
        ../../../rtl/DUT/Gen_Component/round.v
        ../../../rtl/DUT/Gen_Component/ZERO_PRO.v
        ../../../rtl/DUT/MEM/L_MEM.v
        ../../../rtl/DUT/MEM/S_MEM.v
        ../../../rtl/DUT/Pre_MAP_Decode/CAL_BIAS.v
        ../../../rtl/DUT/Pre_MAP_Decode/decode.v
        ../../../rtl/DUT/Pre_MAP_Decode/dist_compress.v
        ../../../rtl/DUT/Pre_MAP_Decode/lzd32.v
        ../../../rtl/DUT/Pre_MAP_Decode/pre_proc.v
        ../../../rtl/DUT/TOP/fma1.v
        ../../../rtl/DUT/TOP/fma2.v
        ../../../rtl/DUT/TOP/fma3.v
        ../../../rtl/DUT/TOP/stage1.v
        ../../../rtl/DUT/TOP/stage2.v
        ../../../rtl/DUT/TOP/stage3.v
        ../../../rtl/DUT/TOP/top.v


*Error* illegal LHS in continuous assignment
"../../../rtl/DUT/Gen_Component/round.v", 19: 

*Error* illegal LHS in continuous assignment
"../../../rtl/DUT/Gen_Component/round.v", 20: 

*Error* illegal LHS in continuous assignment
"../../../rtl/DUT/Gen_Component/round.v", 21: 

*Error* illegal LHS in continuous assignment
"../../../rtl/DUT/Gen_Component/round.v", 23: 

*Error* illegal LHS in continuous assignment
"../../../rtl/DUT/Gen_Component/round.v", 26: 

*Warning* too many digits in binary
"../../../rtl/DUT/Pre_MAP_Decode/CAL_BIAS.v", 21: 

*Warning* too many digits in binary
"../../../rtl/DUT/Pre_MAP_Decode/CAL_BIAS.v", 22: 

*Warning* too many digits in binary
"../../../rtl/DUT/TOP/stage2.v", 66: 

*Warning* too many digits in binary
"../../../rtl/DUT/TOP/stage2.v", 67: 
Highest level modules:
ZERO_PRO
ZERO_NORMAL
top

Total	5 error(s),   5 warning(s)
