[
  {
    "key": "ctrl+f5",
    "command": "workbench.action.tasks.runTask",
    "args": "Full Simulation"
  },
  {
    "key": "ctrl+shift+f5",
    "command": "workbench.action.tasks.runTask",
    "args": "Compile Verilog"
  },
  {
    "key": "f5",
    "command": "workbench.action.tasks.runTask",
    "args": "Run Simulation"
  }
]
