GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\gowin_multaddalu\gowin_multaddalu.v'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix _addition.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_convolution.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_dot.v'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_multiplier.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_subtraction.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\spi_slave.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_A.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_B.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_C.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\top.sv'
Analyzing Verilog file 'C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\top_npu_system.sv'
Compiling module 'top'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\top.sv":1)
Compiling module 'top_npu_system'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\top_npu_system.sv":1)
Compiling module 'spi_slave'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\spi_slave.sv":1)
Compiling module 'sram_A'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_A.sv":1)
Extracting RAM for identifier 'mem'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_A.sv":9)
Compiling module 'sram_B'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_B.sv":1)
Extracting RAM for identifier 'mem'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_B.sv":9)
Compiling module 'sram_C'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_C.sv":1)
Extracting RAM for identifier 'mem'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\sram_C.sv":9)
Compiling module 'tile_processor'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":1)
Compiling module 'matrix_multiplier'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_multiplier.sv":1)
Compiling module 'Gowin_MULTADDALU'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\gowin_multaddalu\gowin_multaddalu.v":10)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_multiplier.sv":54)
Compiling module 'matrix_addition'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix _addition.sv":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix _addition.sv":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix _addition.sv":25)
Compiling module 'matrix_subtraction'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_subtraction.sv":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_subtraction.sv":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_subtraction.sv":25)
Compiling module 'matrix_convolution'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_convolution.sv":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_convolution.sv":55)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_convolution.sv":57)
Compiling module 'matrix_dot'("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_dot.v":1)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\matrix_dot.v":37)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":112)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":114)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":125)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":127)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":139)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":141)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":152)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":170)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\tile_processor.v":172)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
ERROR (RP0002) : The number(17) of DSP in the design exceeds the resource limit(5) of current device. And DSP_STYLE maybe the useful user assignment to change the inference result
GowinSynthesis finish
