# COM: This test checks that if registers {V3, V5, V7, ...} are reserved, 
# COM: which are sub-registers of {V2_V3, V4_V5, V6_V7, ...} when LMUL == 2,
# COM: then these registers are not taken. It means that {V2, V4, V6, ...}
# COM: do not found in the machine function dump.

# RUN: llvm-snippy %s -model-plugin=None \
# RUN: |& FileCheck %s --dump-input always

options:
  march: riscv64-linux-gnu
  mcpu: generic-rv64
  mattr: +v
  dump-mf: on
  num-instrs: 10000
  reserved-regs-list: [V3,V5,V7,V9,V11,V13,V15,V17,V19,V21,V23]

riscv-vector-unit:
  mode-change-bias:
    P: 0.5
  mode-distribution:
    VM:
      - [all_ones, 2.0]
      - [any_legal, 1.0]
    VL:
      - [vlmax, 2.0]
      - [any_legal, 1.0]
    VXRM:
      rnu: 1.0
      rne: 1.0
      rdn: 1.0
      ron: 1.0
    VXSAT:
      on: 1.0
      off: 1.0
    VTYPE:
      SEW:
        sew_8: 1.0
        sew_16: 1.0
        sew_32: 1.0
        sew_64: 1.0
      LMUL:
        m2: 1.0
      VMA:
        mu: 1.0
        ma: 1.0
      VTA:
        tu: 1.0
        ta: 1.0

sections:
    - no:        0
      VMA:       0x10000
      SIZE:      0x40000
      LMA:       0x10000
      ACCESS:    r
    - no:        1
      VMA:       0x100000
      SIZE:      0x100000
      LMA:       0x100000
      ACCESS:    rx
    - no:        2
      VMA:       0x210000
      SIZE:      0x100000
      LMA:       0x210000
      ACCESS:    rw

histogram: 
    - [VADD_VV, 1.0]

# CHECK-NOT: {{v2 }}
# CHECK-NOT: {{v3 }}
# CHECK-NOT: v4
# CHECK-NOT: v5
# CHECK-NOT: v6
# CHECK-NOT: v7
# CHECK-NOT: v8
# CHECK-NOT: v9
# CHECK-NOT: v10
# CHECK-NOT: v11
# CHECK-NOT: v12
# CHECK-NOT: v13
# CHECK-NOT: v14
# CHECK-NOT: v15
# CHECK-NOT: v16
# CHECK-NOT: v17
# CHECK-NOT: v18
# CHECK-NOT: v19
# CHECK-NOT: v20
# CHECK-NOT: v21
# CHECK-NOT: v22
# CHECK-NOT: v23
