Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date         : Fri Nov 20 16:30:15 2015
| Host         : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              18 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+---------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------+---------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                     |                           |                1 |              2 |
|  camera_clk_out      |                                     |                           |                2 |              2 |
|  camera_clk_out      | camera_read_1/n_0_pixel_data[7]_i_1 |                           |                5 |              8 |
|  JB_IBUF_BUFG[6]     | vga1/n_0_vcount[9]_i_1              |                           |                6 |             10 |
|  JB_IBUF_BUFG[6]     |                                     | n_0_mem_in[15]_i_1        |                4 |             15 |
|  JB_IBUF_BUFG[6]     | n_0_store_address[16]_i_2           | n_0_store_address[16]_i_1 |                4 |             16 |
|  JB_IBUF_BUFG[6]     | vga1/read_address0                  | vga1/O1                   |                5 |             17 |
|  JB_IBUF_BUFG[6]     |                                     |                           |               15 |             35 |
+----------------------+-------------------------------------+---------------------------+------------------+----------------+


