Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri May 19 00:05:48 2023
| Host         : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cube_renderering_system_wrapper_timing_summary_routed.rpt -rpx cube_renderering_system_wrapper_timing_summary_routed.rpx
| Design       : cube_renderering_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.847      -69.553                     23                 2856        0.099        0.000                      0                 2856        4.020        0.000                       0                  1171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
CLK         {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.719        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    46  
clk_fpga_0         -0.658       -3.990                     11                 2779        0.099        0.000                      0                 2779        4.020        0.000                       0                  1125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    CLK                -5.847      -65.563                     12                   12        1.236        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.118ns (23.676%)  route 3.604ns (76.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.820    10.145    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.969    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                         clock pessimism              0.453    15.422    
                         clock uncertainty           -0.035    15.387    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.863    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.118ns (23.676%)  route 3.604ns (76.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.820    10.145    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.969    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
                         clock pessimism              0.431    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429    14.936    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.118ns (23.676%)  route 3.604ns (76.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.820    10.145    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.969    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/C
                         clock pessimism              0.431    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429    14.936    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.118ns (23.676%)  route 3.604ns (76.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.820    10.145    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.969    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                         clock pessimism              0.431    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429    14.936    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.118ns (23.676%)  route 3.604ns (76.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.820    10.145    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.969    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism              0.431    15.400    
                         clock uncertainty           -0.035    15.365    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429    14.936    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.118ns (24.185%)  route 3.505ns (75.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.721    10.045    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.487    14.970    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/C
                         clock pessimism              0.428    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.934    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.118ns (24.185%)  route 3.505ns (75.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.721    10.045    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.487    14.970    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/C
                         clock pessimism              0.428    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.934    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.118ns (24.185%)  route 3.505ns (75.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.721    10.045    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.487    14.970    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
                         clock pessimism              0.428    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.934    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.118ns (24.185%)  route 3.505ns (75.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.721    10.045    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.487    14.970    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                         clock pessimism              0.428    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.934    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.118ns (24.444%)  route 3.456ns (75.556%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.660     5.422    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.155     7.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.148     7.244 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.665     7.908    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.328     8.236 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.964     9.200    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.996    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X47Y38         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.488    14.971    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y38         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/C
                         clock pessimism              0.428    15.399    
                         clock uncertainty           -0.035    15.364    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    14.935    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.767    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[20]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.875    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[20]
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.767    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.875    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[24]
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.767    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[28]
    SLICE_X47Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.875    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[28]
    SLICE_X47Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.503    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.764    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[4]
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.872    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[4]
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     2.016    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.105     1.608    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.504    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.765    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[8]
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.873    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[8]
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.823     2.017    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y37         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.105     1.609    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.505    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y38         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.766    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[12]
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.874    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[12]
    SLICE_X47Y38         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     2.019    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y38         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.105     1.610    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.505    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y39         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.766    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[16]
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.874    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[16]
    SLICE_X47Y39         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     2.019    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y39         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/Q
                         net (fo=2, routed)           0.177     1.847    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig
    SLICE_X46Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.892 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_i_1/O
                         net (fo=1, routed)           0.000     1.892    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X46Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
                         clock pessimism             -0.514     1.506    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     1.626    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.763    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[17]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.878    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[17]
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.763    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[21]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.878    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[21]
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X47Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y63   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y41   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y86   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y54   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X95Y78   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y107  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y40   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y88   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y78   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.658ns,  Total Violation       -3.990ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.580ns (5.893%)  route 9.261ns (94.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.703    12.821    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X86Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.534    12.713    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[30]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X86Y78         FDRE (Setup_fdre_C_R)       -0.524    12.164    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[30]
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.580ns (5.893%)  route 9.261ns (94.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.703    12.821    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X86Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.534    12.713    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[31]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X86Y78         FDRE (Setup_fdre_C_R)       -0.524    12.164    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[31]
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.580ns (5.991%)  route 9.102ns (94.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.543    12.662    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X84Y77         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.532    12.711    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y77         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[20]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X84Y77         FDRE (Setup_fdre_C_R)       -0.429    12.257    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[20]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.580ns (5.991%)  route 9.102ns (94.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.543    12.662    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X84Y77         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.532    12.711    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y77         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[22]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X84Y77         FDRE (Setup_fdre_C_R)       -0.429    12.257    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[22]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 0.580ns (6.065%)  route 8.984ns (93.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.425    12.544    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X82Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.534    12.713    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[29]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X82Y78         FDRE (Setup_fdre_C_R)       -0.524    12.164    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[29]
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 0.580ns (6.065%)  route 8.984ns (93.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.425    12.544    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X83Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.534    12.713    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[26]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X83Y78         FDRE (Setup_fdre_C_R)       -0.429    12.259    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[26]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.580ns (6.077%)  route 8.965ns (93.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.406    12.525    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.533    12.712    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[24]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X80Y78         FDRE (Setup_fdre_C_R)       -0.429    12.258    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[24]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.580ns (6.077%)  route 8.965ns (93.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.406    12.525    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.533    12.712    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[25]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X80Y78         FDRE (Setup_fdre_C_R)       -0.429    12.258    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[25]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.580ns (6.077%)  route 8.965ns (93.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.406    12.525    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.533    12.712    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[27]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X80Y78         FDRE (Setup_fdre_C_R)       -0.429    12.258    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[27]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.580ns (6.077%)  route 8.965ns (93.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.686     2.980    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.558     3.994    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         8.406    12.525    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.533    12.712    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[28]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X80Y78         FDRE (Setup_fdre_C_R)       -0.429    12.258    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[28]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                 -0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.574     0.910    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.157     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.569     0.905    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y84         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.098    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.143 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.143    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X26Y84         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.837     1.203    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y84         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X26Y84         FDRE (Hold_fdre_C_D)         0.121     1.039    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.574     0.910    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.104     1.154    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.659     0.995    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.197     1.333    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.885     1.251    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    cube_renderering_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.574     0.910    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.101     1.152    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.563     0.899    cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.095    cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y78         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.831     1.197    cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.899    
    SLICE_X27Y78         FDRE (Hold_fdre_C_D)         0.075     0.974    cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.572     0.908    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y86         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.183     1.232    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y87         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.840     1.206    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.571     0.907    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.116     1.164    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.841     1.207    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.659     0.995    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.248    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y101        SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.931     1.297    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.117    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.568     0.904    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y83         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.087     1.132    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[0]
    SLICE_X26Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.177 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.177    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X26Y83         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.836     1.202    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y83         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.285     0.917    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.120     1.037    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y83    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y83    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y83    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y83    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y92    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78    cube_renderering_system_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y86    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :           12  Failing Endpoints,  Worst Slack       -5.847ns,  Total Violation      -65.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.847ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg13_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.740ns  (logic 10.465ns (58.990%)  route 7.275ns (41.010%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.709     3.003    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg13_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg13_reg[1]/Q
                         net (fo=7, routed)           1.177     4.636    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg13[1]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.760 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__4/O
                         net (fo=1, routed)           0.000     4.760    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__4_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.310 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     5.310    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__3_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     5.424    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__3_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.538    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__3_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.851 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__3/O[3]
                         net (fo=4, routed)           2.416     8.266    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/I934[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.484 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.486    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__5_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.004 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__6/P[0]
                         net (fo=2, routed)           1.527    15.532    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__6_n_105
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    15.656 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_254__3/O
                         net (fo=1, routed)           0.000    15.656    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_254__3_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.189 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_211__3/CO[3]
                         net (fo=1, routed)           0.000    16.189    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_211__3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.306 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_201__3/CO[3]
                         net (fo=1, routed)           0.000    16.306    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_201__3_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.629 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_167__3/O[1]
                         net (fo=1, routed)           0.439    17.068    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__0__0[25]
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.306    17.374 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__3/O
                         net (fo=1, routed)           0.000    17.374    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__8_2[1]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.907 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_43__3/CO[3]
                         net (fo=1, routed)           0.000    17.907    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_43__3_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.222 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_42__3/O[3]
                         net (fo=2, routed)           0.944    19.165    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_42__3_n_4
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.307    19.472 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_14__3/O
                         net (fo=1, routed)           0.000    19.472    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_14__3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.848 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.771    20.619    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3_n_0
    SLICE_X32Y40         LUT3 (Prop_lut3_I1_O)        0.124    20.743 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3/O
                         net (fo=1, routed)           0.000    20.743    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3_n_0
    SLICE_X32Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/CLK
    SLICE_X32Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    14.973    
                         clock uncertainty           -0.154    14.819    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.077    14.896    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -20.743    
  -------------------------------------------------------------------
                         slack                                 -5.847    

Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 10.285ns (58.349%)  route 7.342ns (41.651%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.710     3.004    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=7, routed)           0.723     4.183    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5[1]
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.307 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__5/O
                         net (fo=1, routed)           0.000     4.307    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__5_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.840 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__7/CO[3]
                         net (fo=1, routed)           0.000     4.840    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     4.957    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__7_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     5.074    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__7_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.389 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__7/O[3]
                         net (fo=4, routed)           2.169     7.558    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/I942[15]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.777 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    11.779    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__5_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.297 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__6/P[1]
                         net (fo=2, routed)           1.801    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__6_n_104
    SLICE_X33Y54         LUT2 (Prop_lut2_I0_O)        0.124    15.222 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_253__7/O
                         net (fo=1, routed)           0.000    15.222    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_253__7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.620 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_211__7/CO[3]
                         net (fo=1, routed)           0.000    15.620    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_211__7_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.954 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_201__7/O[1]
                         net (fo=1, routed)           0.761    16.715    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__0__0[21]
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.303    17.018 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_146__7/O
                         net (fo=1, routed)           0.000    17.018    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__8_1[1]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.568 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_88__7/CO[3]
                         net (fo=1, routed)           0.000    17.568    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_88__7_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.790 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_43__7/O[0]
                         net (fo=2, routed)           1.121    18.911    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_43__7_n_7
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.299    19.210 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_17__7/O
                         net (fo=1, routed)           0.000    19.210    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_17__7_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.742 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_3__7/CO[3]
                         net (fo=1, routed)           0.765    20.507    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_3__7_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.631 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7/O
                         net (fo=1, routed)           0.000    20.631    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7_n_0
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.477    14.959    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/CLK
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.154    14.805    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.079    14.884    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -20.631    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.669ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 10.494ns (59.950%)  route 7.011ns (40.050%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.712     3.006    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y67         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=7, routed)           1.014     4.476    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X87Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.600 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_24/O
                         net (fo=1, routed)           0.000     4.600    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_24_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.132 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.132    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.246    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__1_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.360    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__1_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.673 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__1/O[3]
                         net (fo=4, routed)           2.483     8.156    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/I930[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.374 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.376    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__5_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.894 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__6/P[0]
                         net (fo=2, routed)           1.343    15.237    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__6_n_105
    SLICE_X35Y28         LUT2 (Prop_lut2_I0_O)        0.124    15.361 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_254__1/O
                         net (fo=1, routed)           0.000    15.361    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_254__1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.911 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_211__1/CO[3]
                         net (fo=1, routed)           0.000    15.911    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_211__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_201__1/CO[3]
                         net (fo=1, routed)           0.000    16.025    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_201__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.359 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_167__1/O[1]
                         net (fo=1, routed)           0.602    16.961    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__0__0[25]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.303    17.264 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__1/O
                         net (fo=1, routed)           0.000    17.264    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__8_2[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.797 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    17.797    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_43__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.112 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_42__1/O[3]
                         net (fo=2, routed)           0.823    18.935    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_42__1_n_4
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.307    19.242 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_14__1/O
                         net (fo=1, routed)           0.000    19.242    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_14__1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.643 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.743    20.387    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_3__1_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.511 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1/O
                         net (fo=1, routed)           0.000    20.511    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1_n_0
    SLICE_X33Y32         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.484    14.967    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/CLK
    SLICE_X33Y32         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.154    14.813    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.029    14.842    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -20.511    
  -------------------------------------------------------------------
                         slack                                 -5.669    

Slack (VIOLATED) :        -5.641ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.553ns  (logic 8.045ns (45.833%)  route 9.508ns (54.167%))
  Logic Levels:           23  (CARRY4=14 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        2.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.694     2.988    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y73         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[0]/Q
                         net (fo=7, routed)           1.042     4.486    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_20[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.610 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_24__8/O
                         net (fo=1, routed)           0.000     4.610    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_24__8_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.142 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__8/CO[3]
                         net (fo=1, routed)           0.000     5.142    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__8_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.256 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.256    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__8_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.370 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.370    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__8_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.484    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__8_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.797 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__8/O[3]
                         net (fo=30, routed)          1.246     7.043    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/B[19]
    SLICE_X85Y67         LUT6 (Prop_lut6_I1_O)        0.306     7.349 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_479/O
                         net (fo=2, routed)           0.879     8.228    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_479_n_0
    SLICE_X88Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_483__8/O
                         net (fo=1, routed)           0.000     8.352    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_483__8_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.992 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_420/O[3]
                         net (fo=2, routed)           0.762     9.754    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_420_n_4
    SLICE_X90Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    10.332 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_340/CO[3]
                         net (fo=1, routed)           0.000    10.332    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_340_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.655 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_335/O[1]
                         net (fo=3, routed)           0.526    11.181    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_335_n_6
    SLICE_X90Y69         LUT2 (Prop_lut2_I1_O)        0.306    11.487 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_339/O
                         net (fo=3, routed)           0.792    12.279    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_339_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_308__8/O
                         net (fo=1, routed)           0.000    12.403    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_308__8_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.983 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_276/O[2]
                         net (fo=1, routed)           1.178    14.162    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_276_n_5
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    14.712 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_213/O[2]
                         net (fo=1, routed)           0.755    15.467    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_213_n_5
    SLICE_X88Y87         LUT2 (Prop_lut2_I1_O)        0.302    15.769 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_163__8/O
                         net (fo=1, routed)           0.000    15.769    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_163__8_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.170 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_96__8/CO[3]
                         net (fo=1, routed)           0.000    16.170    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_96__8_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.504 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_91__8/O[1]
                         net (fo=2, routed)           0.565    17.069    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment30_in__0[29]
    SLICE_X87Y88         LUT2 (Prop_lut2_I0_O)        0.303    17.372 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_94__8/O
                         net (fo=1, routed)           0.000    17.372    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__8_3[1]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.952 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_42__8/O[2]
                         net (fo=2, routed)           1.108    19.060    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_42__8_n_5
    SLICE_X80Y86         LUT4 (Prop_lut4_I1_O)        0.302    19.362 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_14__8/O
                         net (fo=1, routed)           0.000    19.362    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_14__8_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.763 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8/CO[3]
                         net (fo=1, routed)           0.654    20.417    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8_n_0
    SLICE_X81Y86         LUT3 (Prop_lut3_I1_O)        0.124    20.541 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8/O
                         net (fo=1, routed)           0.000    20.541    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8_n_0
    SLICE_X81Y86         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.543    15.025    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/CLK
    SLICE_X81Y86         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.025    
                         clock uncertainty           -0.154    14.871    
    SLICE_X81Y86         FDRE (Setup_fdre_C_D)        0.029    14.900    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -20.541    
  -------------------------------------------------------------------
                         slack                                 -5.641    

Slack (VIOLATED) :        -5.568ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.442ns  (logic 10.081ns (57.797%)  route 7.361ns (42.203%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.714     3.008    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y65         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[4]/Q
                         net (fo=7, routed)           1.274     4.738    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15[4]
    SLICE_X53Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_20__7/O
                         net (fo=1, routed)           0.000     4.862    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_20__7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__6/CO[3]
                         net (fo=1, routed)           0.000     5.394    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     5.508    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__6_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.842 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__6/O[1]
                         net (fo=12, routed)          2.183     8.025    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/I940[13]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030    12.055 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__10/PCOUT[47]
                         net (fo=1, routed)           0.002    12.057    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__10_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.575 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__11/P[0]
                         net (fo=2, routed)           1.806    15.382    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__11_n_105
    SLICE_X26Y60         LUT2 (Prop_lut2_I0_O)        0.124    15.506 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_250__6/O
                         net (fo=1, routed)           0.000    15.506    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_250__6_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.039 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_206__6/CO[3]
                         net (fo=1, routed)           0.000    16.039    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_206__6_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.354 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_172__6/O[3]
                         net (fo=1, routed)           0.639    16.992    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__1__0[23]
    SLICE_X27Y61         LUT2 (Prop_lut2_I1_O)        0.307    17.299 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_102__6/O
                         net (fo=1, routed)           0.000    17.299    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__14_1[3]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.700 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_44__6/CO[3]
                         net (fo=1, routed)           0.000    17.700    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_44__6_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.034 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_18__6/O[1]
                         net (fo=2, routed)           0.803    18.837    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment2[25]
    SLICE_X28Y61         LUT4 (Prop_lut4_I2_O)        0.303    19.140 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_17__6/O
                         net (fo=1, routed)           0.000    19.140    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_17__6_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.672 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6/CO[3]
                         net (fo=1, routed)           0.654    20.326    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6_n_0
    SLICE_X29Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.450 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6/O
                         net (fo=1, routed)           0.000    20.450    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6_n_0
    SLICE_X29Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.525    15.007    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/CLK
    SLICE_X29Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    15.007    
                         clock uncertainty           -0.154    14.853    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.029    14.882    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -20.450    
  -------------------------------------------------------------------
                         slack                                 -5.568    

Slack (VIOLATED) :        -5.526ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 8.078ns (46.119%)  route 9.437ns (53.881%))
  Logic Levels:           25  (CARRY4=14 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.628     2.922    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y68         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[1]/Q
                         net (fo=7, routed)           1.094     4.472    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_10[1]
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.596 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__2/O
                         net (fo=1, routed)           0.000     4.596    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__2_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.146 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     5.146    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__2_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     5.260    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__2_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     5.374    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.488    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.801 f  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__2/O[3]
                         net (fo=30, routed)          1.706     7.507    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/B[19]
    SLICE_X84Y50         LUT2 (Prop_lut2_I0_O)        0.332     7.839 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_645/O
                         net (fo=1, routed)           0.559     8.398    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_645_n_0
    SLICE_X84Y51         LUT6 (Prop_lut6_I3_O)        0.326     8.724 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_584__2/O
                         net (fo=1, routed)           0.000     8.724    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_584__2_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.125 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.125    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_485_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.459 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_473/O[1]
                         net (fo=1, routed)           0.549    10.008    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_473_n_6
    SLICE_X83Y52         LUT2 (Prop_lut2_I1_O)        0.303    10.311 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_410/O
                         net (fo=1, routed)           0.000    10.311    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_410_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.861 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000    10.861    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_335_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.083 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_331/O[0]
                         net (fo=3, routed)           0.441    11.524    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_331_n_7
    SLICE_X85Y51         LUT3 (Prop_lut3_I1_O)        0.299    11.823 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_333/O
                         net (fo=2, routed)           0.598    12.421    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_333_n_0
    SLICE_X86Y51         LUT4 (Prop_lut4_I1_O)        0.150    12.571 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_296/O
                         net (fo=2, routed)           0.857    13.428    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_296_n_0
    SLICE_X86Y51         LUT6 (Prop_lut6_I0_O)        0.328    13.756 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_300/O
                         net (fo=1, routed)           0.000    13.756    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_300_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.986 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_275/O[1]
                         net (fo=1, routed)           0.860    14.846    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_275_n_6
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    15.730 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_212/O[2]
                         net (fo=1, routed)           0.587    16.317    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_212_n_5
    SLICE_X88Y37         LUT2 (Prop_lut2_I1_O)        0.301    16.618 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_158__2/O
                         net (fo=1, routed)           0.000    16.618    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_158__2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.866 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_91__2/O[3]
                         net (fo=1, routed)           0.641    17.507    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment30_in__0[31]
    SLICE_X89Y37         LUT2 (Prop_lut2_I0_O)        0.306    17.813 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_92__2/O
                         net (fo=1, routed)           0.000    17.813    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__8_3[3]
    SLICE_X89Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.061 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_42__2/O[3]
                         net (fo=2, routed)           0.939    19.000    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_42__2_n_4
    SLICE_X70Y37         LUT4 (Prop_lut4_I2_O)        0.306    19.306 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2/O
                         net (fo=1, routed)           0.000    19.306    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.707 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2/CO[3]
                         net (fo=1, routed)           0.606    20.313    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2_n_0
    SLICE_X71Y36         LUT3 (Prop_lut3_I1_O)        0.124    20.437 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2/O
                         net (fo=1, routed)           0.000    20.437    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2_n_0
    SLICE_X71Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.550    15.033    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/CLK
    SLICE_X71Y36         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.033    
                         clock uncertainty           -0.154    14.879    
    SLICE_X71Y36         FDRE (Setup_fdre_C_D)        0.032    14.911    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -20.437    
  -------------------------------------------------------------------
                         slack                                 -5.526    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.587ns  (logic 10.410ns (59.191%)  route 7.177ns (40.809%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 15.196 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.710     3.004    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=7, routed)           0.934     4.394    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5[0]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_25__9/O
                         net (fo=1, routed)           0.000     4.518    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg5_reg[3][0]
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.050 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_5__5/CO[3]
                         net (fo=1, routed)           0.000     5.050    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_5__5_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_4__5/CO[3]
                         net (fo=1, routed)           0.009     5.173    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_4__5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     5.287    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_3__5_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.401    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_2__5_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_8__5/O[0]
                         net (fo=2, routed)           2.187     7.809    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/v_count_reg[19][16]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    12.020 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.076    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__10_n_106
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.594 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__11/P[2]
                         net (fo=2, routed)           1.381    14.975    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__11_n_103
    SLICE_X93Y105        LUT2 (Prop_lut2_I0_O)        0.124    15.099 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_248__5/O
                         net (fo=1, routed)           0.000    15.099    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_248__5_n_0
    SLICE_X93Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.500 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_206__5/CO[3]
                         net (fo=1, routed)           0.000    15.500    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_206__5_n_0
    SLICE_X93Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.834 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_172__5/O[1]
                         net (fo=1, routed)           1.059    16.893    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__1__0[21]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.303    17.196 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_104__5/O
                         net (fo=1, routed)           0.000    17.196    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__14_1[1]
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.746 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5/CO[3]
                         net (fo=1, routed)           0.000    17.746    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.059 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_18__5/O[3]
                         net (fo=2, routed)           0.803    18.862    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment2[27]
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.306    19.168 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_16__5/O
                         net (fo=1, routed)           0.000    19.168    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_16__5_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.718 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5/CO[3]
                         net (fo=1, routed)           0.749    20.467    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5_n_0
    SLICE_X58Y107        LUT3 (Prop_lut3_I1_O)        0.124    20.591 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5/O
                         net (fo=1, routed)           0.000    20.591    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5_n_0
    SLICE_X58Y107        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.713    15.196    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/CLK
    SLICE_X58Y107        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.196    
                         clock uncertainty           -0.154    15.042    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.077    15.119    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -5.472    

Slack (VIOLATED) :        -5.300ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.263ns  (logic 7.784ns (45.091%)  route 9.479ns (54.909%))
  Logic Levels:           25  (CARRY4=14 LUT2=4 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.708     3.002    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y65         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=7, routed)           1.343     4.863    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15[0]
    SLICE_X80Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.987 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_24__8/O
                         net (fo=1, routed)           0.000     4.987    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_24__8_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.519 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__10/CO[3]
                         net (fo=1, routed)           0.000     5.519    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__10_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     5.633    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__10_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.747 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__10/CO[3]
                         net (fo=1, routed)           0.009     5.756    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__10_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.870    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__10_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.984    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1__10_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.318 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__4_i_3__10/O[1]
                         net (fo=26, routed)          1.082     7.400    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/I948[21]
    SLICE_X81Y86         LUT6 (Prop_lut6_I3_O)        0.303     7.703 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_664/O
                         net (fo=2, routed)           0.927     8.631    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_664_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.755 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_668__10/O
                         net (fo=1, routed)           0.000     8.755    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_668__10_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.398 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_614/O[3]
                         net (fo=1, routed)           0.639    10.037    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_614_n_4
    SLICE_X63Y86         LUT2 (Prop_lut2_I1_O)        0.307    10.344 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_520/O
                         net (fo=1, routed)           0.000    10.344    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_520_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.745 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_436/CO[3]
                         net (fo=1, routed)           0.000    10.745    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_436_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.967 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_432/O[0]
                         net (fo=3, routed)           0.317    11.283    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_432_n_7
    SLICE_X62Y88         LUT3 (Prop_lut3_I1_O)        0.299    11.582 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_434/O
                         net (fo=2, routed)           0.745    12.328    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_434_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.150    12.478 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_346/O
                         net (fo=2, routed)           0.863    13.340    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_346_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.326    13.666 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_350/O
                         net (fo=1, routed)           0.000    13.666    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_350_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.893 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_310/O[1]
                         net (fo=1, routed)           0.713    14.607    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_310_n_6
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    15.490 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_263/O[2]
                         net (fo=1, routed)           0.705    16.195    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_263_n_5
    SLICE_X93Y93         LUT2 (Prop_lut2_I1_O)        0.302    16.497 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_214__10/O
                         net (fo=1, routed)           0.000    16.497    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_214__10_n_0
    SLICE_X93Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.745 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_162__10/O[3]
                         net (fo=1, routed)           0.701    17.446    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__0__0[31]
    SLICE_X93Y89         LUT2 (Prop_lut2_I1_O)        0.306    17.752 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_92__10/O
                         net (fo=1, routed)           0.000    17.752    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__8_3[3]
    SLICE_X93Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.000 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10/O[3]
                         net (fo=2, routed)           0.695    18.694    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10_n_4
    SLICE_X95Y87         LUT4 (Prop_lut4_I2_O)        0.306    19.000 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_14__10/O
                         net (fo=1, routed)           0.000    19.000    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_14__10_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.401 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10/CO[3]
                         net (fo=1, routed)           0.740    20.141    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10_n_0
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.124    20.265 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10/O
                         net (fo=1, routed)           0.000    20.265    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10_n_0
    SLICE_X95Y88         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.608    15.090    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/CLK
    SLICE_X95Y88         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    15.090    
                         clock uncertainty           -0.154    14.936    
    SLICE_X95Y88         FDRE (Setup_fdre_C_D)        0.029    14.965    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                 -5.300    

Slack (VIOLATED) :        -5.239ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 10.016ns (58.301%)  route 7.164ns (41.699%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.722     3.016    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[1]/Q
                         net (fo=7, routed)           1.012     4.484    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9[1]
    SLICE_X81Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.608 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__10/O
                         net (fo=1, routed)           0.000     4.608    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_23__10_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.158 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__9/CO[3]
                         net (fo=1, routed)           0.000     5.158    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__9_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__9/CO[3]
                         net (fo=1, routed)           0.000     5.272    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__9_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.386 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     5.386    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__9_n_0
    SLICE_X81Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.625 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__9/O[2]
                         net (fo=32, routed)          2.165     7.790    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/I946[14]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    12.004 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.006    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__5_n_106
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.524 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__6/P[2]
                         net (fo=2, routed)           1.838    15.362    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__6_n_103
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.747 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_211__9/CO[3]
                         net (fo=1, routed)           0.000    15.747    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_211__9_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.861 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_201__9/CO[3]
                         net (fo=1, routed)           0.000    15.861    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_201__9_n_0
    SLICE_X97Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.195 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_167__9/O[1]
                         net (fo=1, routed)           0.571    16.766    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__0__0[25]
    SLICE_X96Y86         LUT2 (Prop_lut2_I1_O)        0.303    17.069 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__9/O
                         net (fo=1, routed)           0.000    17.069    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__8_2[1]
    SLICE_X96Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.602 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_43__9/CO[3]
                         net (fo=1, routed)           0.000    17.602    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_43__9_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.821 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_42__9/O[0]
                         net (fo=2, routed)           0.985    18.806    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_42__9_n_7
    SLICE_X96Y78         LUT4 (Prop_lut4_I1_O)        0.295    19.101 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_15__9/O
                         net (fo=1, routed)           0.000    19.101    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_15__9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.481 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_3__9/CO[3]
                         net (fo=1, routed)           0.591    20.072    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_3__9_n_0
    SLICE_X95Y78         LUT3 (Prop_lut3_I1_O)        0.124    20.196 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9/O
                         net (fo=1, routed)           0.000    20.196    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9_n_0
    SLICE_X95Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.599    15.081    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/CLK
    SLICE_X95Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    15.081    
                         clock uncertainty           -0.154    14.927    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)        0.029    14.956    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -5.239    

Slack (VIOLATED) :        -5.230ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.198ns  (logic 9.996ns (58.123%)  route 7.202ns (41.877%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.715     3.009    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y55         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDRE (Prop_fdre_C_Q)         0.518     3.527 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg11_reg[4]/Q
                         net (fo=7, routed)           0.978     4.505    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg11[4]
    SLICE_X80Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.629 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_20__1/O
                         net (fo=1, routed)           0.000     4.629    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_20__1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.161 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.161    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__0_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__0_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.588 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__0/O[3]
                         net (fo=4, routed)           1.336     6.924    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/I928[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    10.957 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__10/PCOUT[47]
                         net (fo=1, routed)           0.002    10.959    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__10_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.477 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__11/P[3]
                         net (fo=2, routed)           2.376    14.853    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__11_n_102
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124    14.977 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_226__0/O
                         net (fo=1, routed)           0.000    14.977    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_226__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.509 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    15.509    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_172__0_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.843 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_110__0/O[1]
                         net (fo=1, routed)           0.355    16.198    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__1__0[25]
    SLICE_X34Y57         LUT2 (Prop_lut2_I1_O)        0.303    16.501 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_48__0/O
                         net (fo=1, routed)           0.000    16.501    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__14_2[1]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.034 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    17.034    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.253 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_4__0/O[0]
                         net (fo=2, routed)           1.167    18.420    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment2[28]
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.295    18.715 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_15__0/O
                         net (fo=1, routed)           0.000    18.715    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_15__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.095 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.988    20.083    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0_n_0
    SLICE_X30Y49         LUT3 (Prop_lut3_I1_O)        0.124    20.207 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0/O
                         net (fo=1, routed)           0.000    20.207    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.569    15.052    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/CLK
    SLICE_X30Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    15.052    
                         clock uncertainty           -0.154    14.898    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.079    14.977    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -20.207    
  -------------------------------------------------------------------
                         slack                                 -5.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.352ns (51.108%)  route 1.293ns (48.893%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.546     0.882    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y70         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=7, routed)           0.246     1.268    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[9]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.313 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_16__3/O
                         net (fo=1, routed)           0.000     1.313    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg4_reg[11]_0[1]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.378 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_3__7/O[1]
                         net (fo=4, routed)           0.317     1.695    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/I941[9]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.671     2.366 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__13/P[15]
                         net (fo=2, routed)           0.228     2.594    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/p_1_in1_in[15]
    SLICE_X35Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.707 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_139__7/CO[3]
                         net (fo=1, routed)           0.000     2.707    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_139__7_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.746 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_89__7/CO[3]
                         net (fo=1, routed)           0.000     2.746    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_89__7_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.785 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_44__7/CO[3]
                         net (fo=1, routed)           0.000     2.785    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_44__7_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.824 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_18__7/CO[3]
                         net (fo=1, routed)           0.009     2.833    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_18__7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.923 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_4__7/O[3]
                         net (fo=3, routed)           0.494     3.417    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment2[31]
    SLICE_X32Y63         LUT3 (Prop_lut3_I2_O)        0.110     3.527 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7/O
                         net (fo=1, routed)           0.000     3.527    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7_n_0
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     2.016    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/CLK
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.154     2.170    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121     2.291    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.393ns (51.673%)  route 1.303ns (48.327%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.551     0.887    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y58         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[4]/Q
                         net (fo=7, routed)           0.245     1.272    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[4]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.317 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_21__2/O
                         net (fo=1, routed)           0.000     1.317    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg10_reg[7][0]
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.423 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_4__3/O[1]
                         net (fo=4, routed)           0.314     1.738    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/I933[5]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      0.671     2.409 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__13/P[15]
                         net (fo=2, routed)           0.407     2.816    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/p_1_in1_in[15]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.929 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_139__3/CO[3]
                         net (fo=1, routed)           0.000     2.929    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_139__3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.968 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_89__3/CO[3]
                         net (fo=1, routed)           0.000     2.968    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_89__3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.007 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_44__3/CO[3]
                         net (fo=1, routed)           0.000     3.007    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_44__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.046 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_18__3/CO[3]
                         net (fo=1, routed)           0.000     3.046    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_18__3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.136 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_4__3/O[3]
                         net (fo=3, routed)           0.336     3.472    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment2[31]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.110     3.582 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3/O
                         net (fo=1, routed)           0.000     3.582    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3_n_0
    SLICE_X32Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/CLK
    SLICE_X32Y40         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.154     2.175    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.120     2.295    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.316ns (48.767%)  route 1.383ns (51.233%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.578     0.914    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y66         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=7, routed)           0.375     1.429    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[27]
    SLICE_X93Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.474 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_29__1/O
                         net (fo=1, routed)           0.000     1.474    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg3_reg[27]_0[3]
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.537 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_6__4/O[3]
                         net (fo=2, routed)           0.203     1.740    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/v_count_reg[30][10]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[14])
                                                      0.674     2.414 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__9/P[14]
                         net (fo=1, routed)           0.245     2.659    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__9_n_91
    SLICE_X98Y63         LUT2 (Prop_lut2_I1_O)        0.045     2.704 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_111__4/O
                         net (fo=1, routed)           0.000     2.704    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_111__4_n_0
    SLICE_X98Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.768 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_54__4/O[3]
                         net (fo=1, routed)           0.115     2.883    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__1__0[31]
    SLICE_X97Y62         LUT2 (Prop_lut2_I1_O)        0.111     2.994 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_20__4/O
                         net (fo=1, routed)           0.000     2.994    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__14_3[3]
    SLICE_X97Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.057 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_4__4/O[3]
                         net (fo=3, routed)           0.445     3.502    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment2[31]
    SLICE_X97Y54         LUT3 (Prop_lut3_I2_O)        0.110     3.612 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4/O
                         net (fo=1, routed)           0.000     3.612    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4_n_0
    SLICE_X97Y54         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.879     2.073    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/CLK
    SLICE_X97Y54         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.154     2.227    
    SLICE_X97Y54         FDRE (Hold_fdre_C_D)         0.091     2.318    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 1.281ns (46.622%)  route 1.467ns (53.378%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.571     0.907    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y73         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15_reg[26]/Q
                         net (fo=7, routed)           0.198     1.246    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg15[26]
    SLICE_X81Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.291 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__4_i_9__10/O
                         net (fo=1, routed)           0.000     1.291    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__4_i_9__10_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.357 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__4_i_2__9/O[2]
                         net (fo=16, routed)          0.458     1.815    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/I946[26]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      0.634     2.449 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__11/P[14]
                         net (fo=1, routed)           0.344     2.792    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__11_n_91
    SLICE_X96Y73         LUT2 (Prop_lut2_I0_O)        0.045     2.837 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_111__9/O
                         net (fo=1, routed)           0.000     2.837    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_111__9_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.901 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_54__9/O[3]
                         net (fo=1, routed)           0.099     3.000    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__1__0[31]
    SLICE_X94Y72         LUT2 (Prop_lut2_I1_O)        0.111     3.111 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_20__9/O
                         net (fo=1, routed)           0.000     3.111    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__14_3[3]
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.175 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_4__9/O[3]
                         net (fo=3, routed)           0.368     3.543    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment2[31]
    SLICE_X95Y78         LUT3 (Prop_lut3_I2_O)        0.111     3.654 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9/O
                         net (fo=1, routed)           0.000     3.654    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9_n_0
    SLICE_X95Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.061    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/CLK
    SLICE_X95Y78         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.154     2.215    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.091     2.306    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.352ns (49.220%)  route 1.395ns (50.780%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.553     0.889    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[9]/Q
                         net (fo=7, routed)           0.176     1.205    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12[9]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.250 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_16__4/O
                         net (fo=1, routed)           0.000     1.250    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg12_reg[11][1]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.315 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_3__6/O[1]
                         net (fo=4, routed)           0.465     1.781    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/I939[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.671     2.452 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__13/P[15]
                         net (fo=2, routed)           0.489     2.940    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/p_1_in1_in[15]
    SLICE_X27Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     3.053 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_139__6/CO[3]
                         net (fo=1, routed)           0.000     3.053    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_139__6_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.092 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_89__6/CO[3]
                         net (fo=1, routed)           0.000     3.092    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_89__6_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.131 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_44__6/CO[3]
                         net (fo=1, routed)           0.000     3.131    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_44__6_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.170 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_18__6/CO[3]
                         net (fo=1, routed)           0.000     3.170    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_18__6_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.260 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_4__6/O[3]
                         net (fo=3, routed)           0.265     3.525    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment2[31]
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.110     3.635 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6/O
                         net (fo=1, routed)           0.000     3.635    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6_n_0
    SLICE_X29Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.844     2.038    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/CLK
    SLICE_X29Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.154     2.192    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.091     2.283    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.329ns (47.366%)  route 1.477ns (52.634%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.550     0.886    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y61         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/Q
                         net (fo=7, routed)           0.203     1.230    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[16]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_9__1/O
                         net (fo=1, routed)           0.000     1.275    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_9__1_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.345 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__0/O[0]
                         net (fo=4, routed)           0.463     1.807    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/B[16]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[16]_P[15])
                                                      0.633     2.440 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__13/P[15]
                         net (fo=2, routed)           0.320     2.760    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/p_1_in1_in[15]
    SLICE_X34Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.877 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_139__0/CO[3]
                         net (fo=1, routed)           0.000     2.877    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_139__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.917 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_89__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_89__0_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.957 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     2.957    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_44__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.997 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.997    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.089 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_4__0/O[3]
                         net (fo=3, routed)           0.491     3.580    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment2[31]
    SLICE_X30Y49         LUT3 (Prop_lut3_I2_O)        0.111     3.691 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0/O
                         net (fo=1, routed)           0.000     3.691    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     2.051    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/CLK
    SLICE_X30Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.154     2.205    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     2.326    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.255ns (44.458%)  route 1.568ns (55.542%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.580     0.916    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y62         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=7, routed)           0.217     1.274    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X88Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.319 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_9__0/O
                         net (fo=1, routed)           0.000     1.319    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_9__0_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.389 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1/O[0]
                         net (fo=4, routed)           0.781     2.170    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/I926[16]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[13])
                                                      0.633     2.803 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment3__3/P[13]
                         net (fo=1, routed)           0.264     3.067    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/p_1_in[13]
    SLICE_X94Y33         LUT6 (Prop_lut6_I5_O)        0.045     3.112 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_28/O
                         net (fo=1, routed)           0.000     3.112    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_28_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.257 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.257    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_5_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     3.323 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_2/CO[2]
                         net (fo=1, routed)           0.306     3.629    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_2_n_1
    SLICE_X94Y41         LUT3 (Prop_lut3_I0_O)        0.110     3.739 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_1/O
                         net (fo=1, routed)           0.000     3.739    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_1_n_0
    SLICE_X94Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.880     2.074    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/CLK
    SLICE_X94Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.154     2.228    
    SLICE_X94Y41         FDRE (Hold_fdre_C_D)         0.120     2.348    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.381ns (48.779%)  route 1.450ns (51.221%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.573     0.909    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y65         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[3]/Q
                         net (fo=7, routed)           0.182     1.231    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14[3]
    SLICE_X57Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.344 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__10/CO[3]
                         net (fo=1, routed)           0.000     1.344    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__10_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__10/O[0]
                         net (fo=30, routed)          0.726     2.125    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/B[4]
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_B[4]_P[15])
                                                      0.633     2.758 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__13/P[15]
                         net (fo=2, routed)           0.333     3.091    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/p_1_in1_in[15]
    SLICE_X94Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.208 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_139__10/CO[3]
                         net (fo=1, routed)           0.000     3.208    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_139__10_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.248 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_89__10/CO[3]
                         net (fo=1, routed)           0.000     3.248    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_89__10_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.288 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_44__10/CO[3]
                         net (fo=1, routed)           0.000     3.288    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_44__10_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.328 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_18__10/CO[3]
                         net (fo=1, routed)           0.000     3.328    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_18__10_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.420 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_4__10/O[3]
                         net (fo=3, routed)           0.209     3.629    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment2[31]
    SLICE_X95Y88         LUT3 (Prop_lut3_I2_O)        0.111     3.740 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10/O
                         net (fo=1, routed)           0.000     3.740    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10_n_0
    SLICE_X95Y88         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.071    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/CLK
    SLICE_X95Y88         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.071    
                         clock uncertainty            0.154     2.225    
    SLICE_X95Y88         FDRE (Hold_fdre_C_D)         0.091     2.316    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.402ns (45.400%)  route 1.686ns (54.600%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.543     0.879    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y70         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=7, routed)           0.216     1.235    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[3]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.280 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_23__9/O
                         net (fo=1, routed)           0.000     1.280    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg4_reg[3][1]
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.344 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_5__5/O[3]
                         net (fo=4, routed)           0.590     1.934    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/I937[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      0.675     2.609 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__13/P[15]
                         net (fo=2, routed)           0.678     3.287    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/p_1_in1_in[15]
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.045     3.332 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_181__5/O
                         net (fo=1, routed)           0.000     3.332    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_181__5_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.447 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_139__5/CO[3]
                         net (fo=1, routed)           0.000     3.447    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_139__5_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.486 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_89__5/CO[3]
                         net (fo=1, routed)           0.000     3.486    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_89__5_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.525 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5/CO[3]
                         net (fo=1, routed)           0.000     3.525    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.564 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_18__5/CO[3]
                         net (fo=1, routed)           0.000     3.564    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_18__5_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.654 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_4__5/O[3]
                         net (fo=3, routed)           0.202     3.857    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment2[31]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.110     3.967 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5/O
                         net (fo=1, routed)           0.000     3.967    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5_n_0
    SLICE_X58Y107        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.934     2.128    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/CLK
    SLICE_X58Y107        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.128    
                         clock uncertainty            0.154     2.282    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.120     2.402    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.255ns (40.972%)  route 1.808ns (59.028%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.570     0.906    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y75         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[16]/Q
                         net (fo=7, routed)           0.259     1.306    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7[16]
    SLICE_X88Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_9__9/O
                         net (fo=1, routed)           0.000     1.351    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_9__9_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.421 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1__8/O[0]
                         net (fo=4, routed)           0.696     2.117    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/I944[16]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[16]_P[12])
                                                      0.633     2.750 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__3/P[12]
                         net (fo=1, routed)           0.251     3.000    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/p_1_in[12]
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.045     3.045 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_28__8/O
                         net (fo=1, routed)           0.000     3.045    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_28__8_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.190 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     3.190    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_5__8_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     3.256 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_2__8/CO[2]
                         net (fo=1, routed)           0.602     3.859    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_2__8_n_1
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.110     3.969 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8/O
                         net (fo=1, routed)           0.000     3.969    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8_n_0
    SLICE_X81Y86         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.849     2.043    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/CLK
    SLICE_X81Y86         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.154     2.197    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.091     2.288    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  1.680    





