#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9e93508370 .scope module, "register" "register" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 14 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 14 "q";
P_0x7f9e9350e730 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001110>;
o0x7f9e93732278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e93536740_0 .net "clk", 0 0, o0x7f9e93732278;  0 drivers
o0x7f9e93735758 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x7f9e935367d0_0 .net "d", 13 0, o0x7f9e93735758;  0 drivers
v0x7f9e93536860_0 .net "q", 13 0, L_0x7f9e9353f3d0;  1 drivers
o0x7f9e937357b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e935368f0_0 .net "rst", 0 0, o0x7f9e937357b8;  0 drivers
L_0x7f9e93537370 .part o0x7f9e93735758, 0, 1;
L_0x7f9e93537b70 .part o0x7f9e93735758, 1, 1;
L_0x7f9e93538560 .part o0x7f9e93735758, 2, 1;
L_0x7f9e93538f50 .part o0x7f9e93735758, 3, 1;
L_0x7f9e93539960 .part o0x7f9e93735758, 4, 1;
L_0x7f9e9353a350 .part o0x7f9e93735758, 5, 1;
L_0x7f9e9353ad20 .part o0x7f9e93735758, 6, 1;
L_0x7f9e9353b700 .part o0x7f9e93735758, 7, 1;
L_0x7f9e9353c160 .part o0x7f9e93735758, 8, 1;
L_0x7f9e9353cb40 .part o0x7f9e93735758, 9, 1;
L_0x7f9e9353d510 .part o0x7f9e93735758, 10, 1;
L_0x7f9e9353df00 .part o0x7f9e93735758, 11, 1;
L_0x7f9e9353e8d0 .part o0x7f9e93735758, 12, 1;
L_0x7f9e9353f2b0 .part o0x7f9e93735758, 13, 1;
LS_0x7f9e9353f3d0_0_0 .concat8 [ 1 1 1 1], L_0x7f9e93537140, L_0x7f9e93537940, L_0x7f9e93538330, L_0x7f9e93538d20;
LS_0x7f9e9353f3d0_0_4 .concat8 [ 1 1 1 1], L_0x7f9e93539730, L_0x7f9e9353a120, L_0x7f9e9353aaf0, L_0x7f9e9353b4d0;
LS_0x7f9e9353f3d0_0_8 .concat8 [ 1 1 1 1], L_0x7f9e9353bf30, L_0x7f9e9353c910, L_0x7f9e9353d2e0, L_0x7f9e9353dcd0;
LS_0x7f9e9353f3d0_0_12 .concat8 [ 1 1 0 0], L_0x7f9e9353e6a0, L_0x7f9e9353f080;
L_0x7f9e9353f3d0 .concat8 [ 4 4 4 2], LS_0x7f9e9353f3d0_0_0, LS_0x7f9e9353f3d0_0_4, LS_0x7f9e9353f3d0_0_8, LS_0x7f9e9353f3d0_0_12;
S_0x7f9e93506fb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e9350e250 .param/l "i" 0 2 13, +C4<00>;
S_0x7f9e9350be80 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93506fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935369f0 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e935240a0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93524140_0 .net "clk_n", 0 0, L_0x7f9e935369f0;  1 drivers
v0x7f9e935241f0_0 .net "d", 0 0, L_0x7f9e93537370;  1 drivers
v0x7f9e935242c0_0 .net "q", 0 0, L_0x7f9e93537140;  1 drivers
v0x7f9e93524370_0 .net "q_tmp", 0 0, L_0x7f9e93536d60;  1 drivers
S_0x7f9e9350aad0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9350be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93536ab0 .functor NOT 1, L_0x7f9e93537370, C4<0>, C4<0>, C4<0>;
L_0x7f9e93536b60 .functor AND 1, L_0x7f9e93536ab0, L_0x7f9e935369f0, C4<1>, C4<1>;
L_0x7f9e93536c30 .functor AND 1, L_0x7f9e93537370, L_0x7f9e935369f0, C4<1>, C4<1>;
L_0x7f9e93536d60 .functor NOR 1, L_0x7f9e93536b60, L_0x7f9e93536e10, C4<0>, C4<0>;
L_0x7f9e93536e10 .functor NOR 1, L_0x7f9e93536c30, L_0x7f9e93536d60, C4<0>, C4<0>;
v0x7f9e9350cf60_0 .net "and1", 0 0, L_0x7f9e93536b60;  1 drivers
v0x7f9e93523560_0 .net "and2", 0 0, L_0x7f9e93536c30;  1 drivers
v0x7f9e93523600_0 .net "d", 0 0, L_0x7f9e93537370;  alias, 1 drivers
v0x7f9e935236b0_0 .net "d_n", 0 0, L_0x7f9e93536ab0;  1 drivers
v0x7f9e93523750_0 .net "e", 0 0, L_0x7f9e935369f0;  alias, 1 drivers
v0x7f9e93523830_0 .net "q", 0 0, L_0x7f9e93536d60;  alias, 1 drivers
v0x7f9e935238d0_0 .net "q_n", 0 0, L_0x7f9e93536e10;  1 drivers
S_0x7f9e935239a0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9350be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93536fb0 .functor NOT 1, L_0x7f9e93536d60, C4<0>, C4<0>, C4<0>;
L_0x7f9e93537020 .functor AND 1, L_0x7f9e93536fb0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93537090 .functor AND 1, L_0x7f9e93536d60, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93537140 .functor NOR 1, L_0x7f9e93537020, L_0x7f9e93537250, C4<0>, C4<0>;
L_0x7f9e93537250 .functor NOR 1, L_0x7f9e93537090, L_0x7f9e93537140, C4<0>, C4<0>;
v0x7f9e93523bc0_0 .net "and1", 0 0, L_0x7f9e93537020;  1 drivers
v0x7f9e93523c60_0 .net "and2", 0 0, L_0x7f9e93537090;  1 drivers
v0x7f9e93523d00_0 .net "d", 0 0, L_0x7f9e93536d60;  alias, 1 drivers
v0x7f9e93523dd0_0 .net "d_n", 0 0, L_0x7f9e93536fb0;  1 drivers
v0x7f9e93523e60_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93523f30_0 .net "q", 0 0, L_0x7f9e93537140;  alias, 1 drivers
v0x7f9e93523fd0_0 .net "q_n", 0 0, L_0x7f9e93537250;  1 drivers
S_0x7f9e93524480 .scope generate, "genblk1[1]" "genblk1[1]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93524640 .param/l "i" 0 2 13, +C4<01>;
S_0x7f9e935246c0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93524480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93537490 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93525700_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935257a0_0 .net "clk_n", 0 0, L_0x7f9e93537490;  1 drivers
v0x7f9e93525840_0 .net "d", 0 0, L_0x7f9e93537b70;  1 drivers
v0x7f9e93525910_0 .net "q", 0 0, L_0x7f9e93537940;  1 drivers
v0x7f9e935259c0_0 .net "q_tmp", 0 0, L_0x7f9e93537580;  1 drivers
S_0x7f9e935248d0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e935246c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9352f220 .functor NOT 1, L_0x7f9e93537b70, C4<0>, C4<0>, C4<0>;
L_0x7f9e9352f290 .functor AND 1, L_0x7f9e9352f220, L_0x7f9e93537490, C4<1>, C4<1>;
L_0x7f9e9352f360 .functor AND 1, L_0x7f9e93537b70, L_0x7f9e93537490, C4<1>, C4<1>;
L_0x7f9e93537580 .functor NOR 1, L_0x7f9e9352f290, L_0x7f9e935375f0, C4<0>, C4<0>;
L_0x7f9e935375f0 .functor NOR 1, L_0x7f9e9352f360, L_0x7f9e93537580, C4<0>, C4<0>;
v0x7f9e93524b00_0 .net "and1", 0 0, L_0x7f9e9352f290;  1 drivers
v0x7f9e93524bb0_0 .net "and2", 0 0, L_0x7f9e9352f360;  1 drivers
v0x7f9e93524c50_0 .net "d", 0 0, L_0x7f9e93537b70;  alias, 1 drivers
v0x7f9e93524d00_0 .net "d_n", 0 0, L_0x7f9e9352f220;  1 drivers
v0x7f9e93524da0_0 .net "e", 0 0, L_0x7f9e93537490;  alias, 1 drivers
v0x7f9e93524e80_0 .net "q", 0 0, L_0x7f9e93537580;  alias, 1 drivers
v0x7f9e93524f20_0 .net "q_n", 0 0, L_0x7f9e935375f0;  1 drivers
S_0x7f9e93524ff0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e935246c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935377b0 .functor NOT 1, L_0x7f9e93537580, C4<0>, C4<0>, C4<0>;
L_0x7f9e93537820 .functor AND 1, L_0x7f9e935377b0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93537890 .functor AND 1, L_0x7f9e93537580, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93537940 .functor NOR 1, L_0x7f9e93537820, L_0x7f9e93537a50, C4<0>, C4<0>;
L_0x7f9e93537a50 .functor NOR 1, L_0x7f9e93537890, L_0x7f9e93537940, C4<0>, C4<0>;
v0x7f9e93525210_0 .net "and1", 0 0, L_0x7f9e93537820;  1 drivers
v0x7f9e935252b0_0 .net "and2", 0 0, L_0x7f9e93537890;  1 drivers
v0x7f9e93525350_0 .net "d", 0 0, L_0x7f9e93537580;  alias, 1 drivers
v0x7f9e93525420_0 .net "d_n", 0 0, L_0x7f9e935377b0;  1 drivers
v0x7f9e935254b0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935255c0_0 .net "q", 0 0, L_0x7f9e93537940;  alias, 1 drivers
v0x7f9e93525650_0 .net "q_n", 0 0, L_0x7f9e93537a50;  1 drivers
S_0x7f9e93525ad0 .scope generate, "genblk1[2]" "genblk1[2]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93525c90 .param/l "i" 0 2 13, +C4<010>;
S_0x7f9e93525d10 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93525ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93537c90 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93526dc0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93526e50_0 .net "clk_n", 0 0, L_0x7f9e93537c90;  1 drivers
v0x7f9e93526ee0_0 .net "d", 0 0, L_0x7f9e93538560;  1 drivers
v0x7f9e93526f90_0 .net "q", 0 0, L_0x7f9e93538330;  1 drivers
v0x7f9e93527020_0 .net "q_tmp", 0 0, L_0x7f9e93537f50;  1 drivers
S_0x7f9e93525f20 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e93525d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93537d00 .functor NOT 1, L_0x7f9e93538560, C4<0>, C4<0>, C4<0>;
L_0x7f9e93537db0 .functor AND 1, L_0x7f9e93537d00, L_0x7f9e93537c90, C4<1>, C4<1>;
L_0x7f9e93537e60 .functor AND 1, L_0x7f9e93538560, L_0x7f9e93537c90, C4<1>, C4<1>;
L_0x7f9e93537f50 .functor NOR 1, L_0x7f9e93537db0, L_0x7f9e93538000, C4<0>, C4<0>;
L_0x7f9e93538000 .functor NOR 1, L_0x7f9e93537e60, L_0x7f9e93537f50, C4<0>, C4<0>;
v0x7f9e93526160_0 .net "and1", 0 0, L_0x7f9e93537db0;  1 drivers
v0x7f9e93526210_0 .net "and2", 0 0, L_0x7f9e93537e60;  1 drivers
v0x7f9e935262b0_0 .net "d", 0 0, L_0x7f9e93538560;  alias, 1 drivers
v0x7f9e93526360_0 .net "d_n", 0 0, L_0x7f9e93537d00;  1 drivers
v0x7f9e93526400_0 .net "e", 0 0, L_0x7f9e93537c90;  alias, 1 drivers
v0x7f9e935264e0_0 .net "q", 0 0, L_0x7f9e93537f50;  alias, 1 drivers
v0x7f9e93526580_0 .net "q_n", 0 0, L_0x7f9e93538000;  1 drivers
S_0x7f9e93526650 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e93525d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935381a0 .functor NOT 1, L_0x7f9e93537f50, C4<0>, C4<0>, C4<0>;
L_0x7f9e93538210 .functor AND 1, L_0x7f9e935381a0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93538280 .functor AND 1, L_0x7f9e93537f50, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93538330 .functor NOR 1, L_0x7f9e93538210, L_0x7f9e93538440, C4<0>, C4<0>;
L_0x7f9e93538440 .functor NOR 1, L_0x7f9e93538280, L_0x7f9e93538330, C4<0>, C4<0>;
v0x7f9e93526870_0 .net "and1", 0 0, L_0x7f9e93538210;  1 drivers
v0x7f9e93526910_0 .net "and2", 0 0, L_0x7f9e93538280;  1 drivers
v0x7f9e935269b0_0 .net "d", 0 0, L_0x7f9e93537f50;  alias, 1 drivers
v0x7f9e93526a80_0 .net "d_n", 0 0, L_0x7f9e935381a0;  1 drivers
v0x7f9e93526b10_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93526c60_0 .net "q", 0 0, L_0x7f9e93538330;  alias, 1 drivers
v0x7f9e93526cf0_0 .net "q_n", 0 0, L_0x7f9e93538440;  1 drivers
S_0x7f9e93527130 .scope generate, "genblk1[3]" "genblk1[3]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e935272f0 .param/l "i" 0 2 13, +C4<011>;
S_0x7f9e93527380 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93527130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93538680 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e935283b0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93528450_0 .net "clk_n", 0 0, L_0x7f9e93538680;  1 drivers
v0x7f9e935284f0_0 .net "d", 0 0, L_0x7f9e93538f50;  1 drivers
v0x7f9e935285c0_0 .net "q", 0 0, L_0x7f9e93538d20;  1 drivers
v0x7f9e93528670_0 .net "q_tmp", 0 0, L_0x7f9e93538940;  1 drivers
S_0x7f9e93527590 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e93527380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935386f0 .functor NOT 1, L_0x7f9e93538f50, C4<0>, C4<0>, C4<0>;
L_0x7f9e93538760 .functor AND 1, L_0x7f9e935386f0, L_0x7f9e93538680, C4<1>, C4<1>;
L_0x7f9e93538830 .functor AND 1, L_0x7f9e93538f50, L_0x7f9e93538680, C4<1>, C4<1>;
L_0x7f9e93538940 .functor NOR 1, L_0x7f9e93538760, L_0x7f9e935389f0, C4<0>, C4<0>;
L_0x7f9e935389f0 .functor NOR 1, L_0x7f9e93538830, L_0x7f9e93538940, C4<0>, C4<0>;
v0x7f9e935277d0_0 .net "and1", 0 0, L_0x7f9e93538760;  1 drivers
v0x7f9e93527880_0 .net "and2", 0 0, L_0x7f9e93538830;  1 drivers
v0x7f9e93527920_0 .net "d", 0 0, L_0x7f9e93538f50;  alias, 1 drivers
v0x7f9e935279d0_0 .net "d_n", 0 0, L_0x7f9e935386f0;  1 drivers
v0x7f9e93527a70_0 .net "e", 0 0, L_0x7f9e93538680;  alias, 1 drivers
v0x7f9e93527b50_0 .net "q", 0 0, L_0x7f9e93538940;  alias, 1 drivers
v0x7f9e93527bf0_0 .net "q_n", 0 0, L_0x7f9e935389f0;  1 drivers
S_0x7f9e93527cc0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e93527380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93538b90 .functor NOT 1, L_0x7f9e93538940, C4<0>, C4<0>, C4<0>;
L_0x7f9e93538c00 .functor AND 1, L_0x7f9e93538b90, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93538c70 .functor AND 1, L_0x7f9e93538940, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93538d20 .functor NOR 1, L_0x7f9e93538c00, L_0x7f9e93538e30, C4<0>, C4<0>;
L_0x7f9e93538e30 .functor NOR 1, L_0x7f9e93538c70, L_0x7f9e93538d20, C4<0>, C4<0>;
v0x7f9e93527ee0_0 .net "and1", 0 0, L_0x7f9e93538c00;  1 drivers
v0x7f9e93527f80_0 .net "and2", 0 0, L_0x7f9e93538c70;  1 drivers
v0x7f9e93528020_0 .net "d", 0 0, L_0x7f9e93538940;  alias, 1 drivers
v0x7f9e935280f0_0 .net "d_n", 0 0, L_0x7f9e93538b90;  1 drivers
v0x7f9e93528180_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93528250_0 .net "q", 0 0, L_0x7f9e93538d20;  alias, 1 drivers
v0x7f9e935282e0_0 .net "q_n", 0 0, L_0x7f9e93538e30;  1 drivers
S_0x7f9e93528780 .scope generate, "genblk1[4]" "genblk1[4]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93528980 .param/l "i" 0 2 13, +C4<0100>;
S_0x7f9e93528a00 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93528780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935390f0 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93529b00_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93529b90_0 .net "clk_n", 0 0, L_0x7f9e935390f0;  1 drivers
v0x7f9e93529c20_0 .net "d", 0 0, L_0x7f9e93539960;  1 drivers
v0x7f9e93529cb0_0 .net "q", 0 0, L_0x7f9e93539730;  1 drivers
v0x7f9e93529d40_0 .net "q_tmp", 0 0, L_0x7f9e93539350;  1 drivers
S_0x7f9e93528c10 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e93528a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93539160 .functor NOT 1, L_0x7f9e93539960, C4<0>, C4<0>, C4<0>;
L_0x7f9e935391d0 .functor AND 1, L_0x7f9e93539160, L_0x7f9e935390f0, C4<1>, C4<1>;
L_0x7f9e93539240 .functor AND 1, L_0x7f9e93539960, L_0x7f9e935390f0, C4<1>, C4<1>;
L_0x7f9e93539350 .functor NOR 1, L_0x7f9e935391d0, L_0x7f9e93539400, C4<0>, C4<0>;
L_0x7f9e93539400 .functor NOR 1, L_0x7f9e93539240, L_0x7f9e93539350, C4<0>, C4<0>;
v0x7f9e93528e20_0 .net "and1", 0 0, L_0x7f9e935391d0;  1 drivers
v0x7f9e93528ed0_0 .net "and2", 0 0, L_0x7f9e93539240;  1 drivers
v0x7f9e93528f70_0 .net "d", 0 0, L_0x7f9e93539960;  alias, 1 drivers
v0x7f9e93529020_0 .net "d_n", 0 0, L_0x7f9e93539160;  1 drivers
v0x7f9e935290c0_0 .net "e", 0 0, L_0x7f9e935390f0;  alias, 1 drivers
v0x7f9e935291a0_0 .net "q", 0 0, L_0x7f9e93539350;  alias, 1 drivers
v0x7f9e93529240_0 .net "q_n", 0 0, L_0x7f9e93539400;  1 drivers
S_0x7f9e93529310 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e93528a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e935395a0 .functor NOT 1, L_0x7f9e93539350, C4<0>, C4<0>, C4<0>;
L_0x7f9e93539610 .functor AND 1, L_0x7f9e935395a0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93539680 .functor AND 1, L_0x7f9e93539350, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e93539730 .functor NOR 1, L_0x7f9e93539610, L_0x7f9e93539840, C4<0>, C4<0>;
L_0x7f9e93539840 .functor NOR 1, L_0x7f9e93539680, L_0x7f9e93539730, C4<0>, C4<0>;
v0x7f9e93529530_0 .net "and1", 0 0, L_0x7f9e93539610;  1 drivers
v0x7f9e935295d0_0 .net "and2", 0 0, L_0x7f9e93539680;  1 drivers
v0x7f9e93529670_0 .net "d", 0 0, L_0x7f9e93539350;  alias, 1 drivers
v0x7f9e93529740_0 .net "d_n", 0 0, L_0x7f9e935395a0;  1 drivers
v0x7f9e935297d0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935299a0_0 .net "q", 0 0, L_0x7f9e93539730;  alias, 1 drivers
v0x7f9e93529a30_0 .net "q_n", 0 0, L_0x7f9e93539840;  1 drivers
S_0x7f9e93529e50 .scope generate, "genblk1[5]" "genblk1[5]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e9352a010 .param/l "i" 0 2 13, +C4<0101>;
S_0x7f9e9352a090 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93529e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93539a80 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e9352b0b0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352b150_0 .net "clk_n", 0 0, L_0x7f9e93539a80;  1 drivers
v0x7f9e9352b1f0_0 .net "d", 0 0, L_0x7f9e9353a350;  1 drivers
v0x7f9e9352b2c0_0 .net "q", 0 0, L_0x7f9e9353a120;  1 drivers
v0x7f9e9352b370_0 .net "q_tmp", 0 0, L_0x7f9e93539d40;  1 drivers
S_0x7f9e9352a2a0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9352a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93539af0 .functor NOT 1, L_0x7f9e9353a350, C4<0>, C4<0>, C4<0>;
L_0x7f9e93539ba0 .functor AND 1, L_0x7f9e93539af0, L_0x7f9e93539a80, C4<1>, C4<1>;
L_0x7f9e93539c50 .functor AND 1, L_0x7f9e9353a350, L_0x7f9e93539a80, C4<1>, C4<1>;
L_0x7f9e93539d40 .functor NOR 1, L_0x7f9e93539ba0, L_0x7f9e93539df0, C4<0>, C4<0>;
L_0x7f9e93539df0 .functor NOR 1, L_0x7f9e93539c50, L_0x7f9e93539d40, C4<0>, C4<0>;
v0x7f9e9352a4d0_0 .net "and1", 0 0, L_0x7f9e93539ba0;  1 drivers
v0x7f9e9352a580_0 .net "and2", 0 0, L_0x7f9e93539c50;  1 drivers
v0x7f9e9352a620_0 .net "d", 0 0, L_0x7f9e9353a350;  alias, 1 drivers
v0x7f9e9352a6d0_0 .net "d_n", 0 0, L_0x7f9e93539af0;  1 drivers
v0x7f9e9352a770_0 .net "e", 0 0, L_0x7f9e93539a80;  alias, 1 drivers
v0x7f9e9352a850_0 .net "q", 0 0, L_0x7f9e93539d40;  alias, 1 drivers
v0x7f9e9352a8f0_0 .net "q_n", 0 0, L_0x7f9e93539df0;  1 drivers
S_0x7f9e9352a9c0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9352a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93539f90 .functor NOT 1, L_0x7f9e93539d40, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353a000 .functor AND 1, L_0x7f9e93539f90, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353a070 .functor AND 1, L_0x7f9e93539d40, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353a120 .functor NOR 1, L_0x7f9e9353a000, L_0x7f9e9353a230, C4<0>, C4<0>;
L_0x7f9e9353a230 .functor NOR 1, L_0x7f9e9353a070, L_0x7f9e9353a120, C4<0>, C4<0>;
v0x7f9e9352abe0_0 .net "and1", 0 0, L_0x7f9e9353a000;  1 drivers
v0x7f9e9352ac80_0 .net "and2", 0 0, L_0x7f9e9353a070;  1 drivers
v0x7f9e9352ad20_0 .net "d", 0 0, L_0x7f9e93539d40;  alias, 1 drivers
v0x7f9e9352adf0_0 .net "d_n", 0 0, L_0x7f9e93539f90;  1 drivers
v0x7f9e9352ae80_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352af50_0 .net "q", 0 0, L_0x7f9e9353a120;  alias, 1 drivers
v0x7f9e9352afe0_0 .net "q_n", 0 0, L_0x7f9e9353a230;  1 drivers
S_0x7f9e9352b480 .scope generate, "genblk1[6]" "genblk1[6]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e9352b640 .param/l "i" 0 2 13, +C4<0110>;
S_0x7f9e9352b6c0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e9352b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353a470 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e9352c6e0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352c780_0 .net "clk_n", 0 0, L_0x7f9e9353a470;  1 drivers
v0x7f9e9352c820_0 .net "d", 0 0, L_0x7f9e9353ad20;  1 drivers
v0x7f9e9352c8f0_0 .net "q", 0 0, L_0x7f9e9353aaf0;  1 drivers
v0x7f9e9352c9a0_0 .net "q_tmp", 0 0, L_0x7f9e9353a710;  1 drivers
S_0x7f9e9352b8d0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9352b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353a4e0 .functor NOT 1, L_0x7f9e9353ad20, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353a550 .functor AND 1, L_0x7f9e9353a4e0, L_0x7f9e9353a470, C4<1>, C4<1>;
L_0x7f9e9353a600 .functor AND 1, L_0x7f9e9353ad20, L_0x7f9e9353a470, C4<1>, C4<1>;
L_0x7f9e9353a710 .functor NOR 1, L_0x7f9e9353a550, L_0x7f9e9353a7c0, C4<0>, C4<0>;
L_0x7f9e9353a7c0 .functor NOR 1, L_0x7f9e9353a600, L_0x7f9e9353a710, C4<0>, C4<0>;
v0x7f9e9352bb00_0 .net "and1", 0 0, L_0x7f9e9353a550;  1 drivers
v0x7f9e9352bbb0_0 .net "and2", 0 0, L_0x7f9e9353a600;  1 drivers
v0x7f9e9352bc50_0 .net "d", 0 0, L_0x7f9e9353ad20;  alias, 1 drivers
v0x7f9e9352bd00_0 .net "d_n", 0 0, L_0x7f9e9353a4e0;  1 drivers
v0x7f9e9352bda0_0 .net "e", 0 0, L_0x7f9e9353a470;  alias, 1 drivers
v0x7f9e9352be80_0 .net "q", 0 0, L_0x7f9e9353a710;  alias, 1 drivers
v0x7f9e9352bf20_0 .net "q_n", 0 0, L_0x7f9e9353a7c0;  1 drivers
S_0x7f9e9352bff0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9352b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353a960 .functor NOT 1, L_0x7f9e9353a710, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353a9d0 .functor AND 1, L_0x7f9e9353a960, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353aa40 .functor AND 1, L_0x7f9e9353a710, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353aaf0 .functor NOR 1, L_0x7f9e9353a9d0, L_0x7f9e9353ac00, C4<0>, C4<0>;
L_0x7f9e9353ac00 .functor NOR 1, L_0x7f9e9353aa40, L_0x7f9e9353aaf0, C4<0>, C4<0>;
v0x7f9e9352c210_0 .net "and1", 0 0, L_0x7f9e9353a9d0;  1 drivers
v0x7f9e9352c2b0_0 .net "and2", 0 0, L_0x7f9e9353aa40;  1 drivers
v0x7f9e9352c350_0 .net "d", 0 0, L_0x7f9e9353a710;  alias, 1 drivers
v0x7f9e9352c420_0 .net "d_n", 0 0, L_0x7f9e9353a960;  1 drivers
v0x7f9e9352c4b0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352c580_0 .net "q", 0 0, L_0x7f9e9353aaf0;  alias, 1 drivers
v0x7f9e9352c610_0 .net "q_n", 0 0, L_0x7f9e9353ac00;  1 drivers
S_0x7f9e9352cab0 .scope generate, "genblk1[7]" "genblk1[7]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e9352cc70 .param/l "i" 0 2 13, +C4<0111>;
S_0x7f9e9352ccf0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e9352cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353ae40 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e9352dd10_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352ddb0_0 .net "clk_n", 0 0, L_0x7f9e9353ae40;  1 drivers
v0x7f9e9352de50_0 .net "d", 0 0, L_0x7f9e9353b700;  1 drivers
v0x7f9e9352df20_0 .net "q", 0 0, L_0x7f9e9353b4d0;  1 drivers
v0x7f9e9352dfd0_0 .net "q_tmp", 0 0, L_0x7f9e9353b100;  1 drivers
S_0x7f9e9352cf00 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9352ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353aeb0 .functor NOT 1, L_0x7f9e9353b700, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353af60 .functor AND 1, L_0x7f9e9353aeb0, L_0x7f9e9353ae40, C4<1>, C4<1>;
L_0x7f9e9353b010 .functor AND 1, L_0x7f9e9353b700, L_0x7f9e9353ae40, C4<1>, C4<1>;
L_0x7f9e9353b100 .functor NOR 1, L_0x7f9e9353af60, L_0x7f9e9353b1b0, C4<0>, C4<0>;
L_0x7f9e9353b1b0 .functor NOR 1, L_0x7f9e9353b010, L_0x7f9e9353b100, C4<0>, C4<0>;
v0x7f9e9352d130_0 .net "and1", 0 0, L_0x7f9e9353af60;  1 drivers
v0x7f9e9352d1e0_0 .net "and2", 0 0, L_0x7f9e9353b010;  1 drivers
v0x7f9e9352d280_0 .net "d", 0 0, L_0x7f9e9353b700;  alias, 1 drivers
v0x7f9e9352d330_0 .net "d_n", 0 0, L_0x7f9e9353aeb0;  1 drivers
v0x7f9e9352d3d0_0 .net "e", 0 0, L_0x7f9e9353ae40;  alias, 1 drivers
v0x7f9e9352d4b0_0 .net "q", 0 0, L_0x7f9e9353b100;  alias, 1 drivers
v0x7f9e9352d550_0 .net "q_n", 0 0, L_0x7f9e9353b1b0;  1 drivers
S_0x7f9e9352d620 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9352ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353b320 .functor NOT 1, L_0x7f9e9353b100, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353b390 .functor AND 1, L_0x7f9e9353b320, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353b440 .functor AND 1, L_0x7f9e9353b100, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353b4d0 .functor NOR 1, L_0x7f9e9353b390, L_0x7f9e9353b5e0, C4<0>, C4<0>;
L_0x7f9e9353b5e0 .functor NOR 1, L_0x7f9e9353b440, L_0x7f9e9353b4d0, C4<0>, C4<0>;
v0x7f9e9352d840_0 .net "and1", 0 0, L_0x7f9e9353b390;  1 drivers
v0x7f9e9352d8e0_0 .net "and2", 0 0, L_0x7f9e9353b440;  1 drivers
v0x7f9e9352d980_0 .net "d", 0 0, L_0x7f9e9353b100;  alias, 1 drivers
v0x7f9e9352da50_0 .net "d_n", 0 0, L_0x7f9e9353b320;  1 drivers
v0x7f9e9352dae0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352dbb0_0 .net "q", 0 0, L_0x7f9e9353b4d0;  alias, 1 drivers
v0x7f9e9352dc40_0 .net "q_n", 0 0, L_0x7f9e9353b5e0;  1 drivers
S_0x7f9e9352e0e0 .scope generate, "genblk1[8]" "genblk1[8]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93528940 .param/l "i" 0 2 13, +C4<01000>;
S_0x7f9e9352e360 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e9352e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353b920 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e9352f4b0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e9352f540_0 .net "clk_n", 0 0, L_0x7f9e9353b920;  1 drivers
v0x7f9e9352f5d0_0 .net "d", 0 0, L_0x7f9e9353c160;  1 drivers
v0x7f9e9352f6a0_0 .net "q", 0 0, L_0x7f9e9353bf30;  1 drivers
v0x7f9e9352f730_0 .net "q_tmp", 0 0, L_0x7f9e9353bb50;  1 drivers
S_0x7f9e9352e570 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9352e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e93539070 .functor NOT 1, L_0x7f9e9353c160, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353b990 .functor AND 1, L_0x7f9e93539070, L_0x7f9e9353b920, C4<1>, C4<1>;
L_0x7f9e9353ba40 .functor AND 1, L_0x7f9e9353c160, L_0x7f9e9353b920, C4<1>, C4<1>;
L_0x7f9e9353bb50 .functor NOR 1, L_0x7f9e9353b990, L_0x7f9e9353bc00, C4<0>, C4<0>;
L_0x7f9e9353bc00 .functor NOR 1, L_0x7f9e9353ba40, L_0x7f9e9353bb50, C4<0>, C4<0>;
v0x7f9e9352e7a0_0 .net "and1", 0 0, L_0x7f9e9353b990;  1 drivers
v0x7f9e9352e850_0 .net "and2", 0 0, L_0x7f9e9353ba40;  1 drivers
v0x7f9e9352e8f0_0 .net "d", 0 0, L_0x7f9e9353c160;  alias, 1 drivers
v0x7f9e9352e9a0_0 .net "d_n", 0 0, L_0x7f9e93539070;  1 drivers
v0x7f9e9352ea40_0 .net "e", 0 0, L_0x7f9e9353b920;  alias, 1 drivers
v0x7f9e9352eb20_0 .net "q", 0 0, L_0x7f9e9353bb50;  alias, 1 drivers
v0x7f9e9352ebc0_0 .net "q_n", 0 0, L_0x7f9e9353bc00;  1 drivers
S_0x7f9e9352ec90 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9352e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353bda0 .functor NOT 1, L_0x7f9e9353bb50, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353be10 .functor AND 1, L_0x7f9e9353bda0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353be80 .functor AND 1, L_0x7f9e9353bb50, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353bf30 .functor NOR 1, L_0x7f9e9353be10, L_0x7f9e9353c040, C4<0>, C4<0>;
L_0x7f9e9353c040 .functor NOR 1, L_0x7f9e9353be80, L_0x7f9e9353bf30, C4<0>, C4<0>;
v0x7f9e9352eeb0_0 .net "and1", 0 0, L_0x7f9e9353be10;  1 drivers
v0x7f9e9352ef50_0 .net "and2", 0 0, L_0x7f9e9353be80;  1 drivers
v0x7f9e9352eff0_0 .net "d", 0 0, L_0x7f9e9353bb50;  alias, 1 drivers
v0x7f9e9352f0c0_0 .net "d_n", 0 0, L_0x7f9e9353bda0;  1 drivers
v0x7f9e9352f150_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935298a0_0 .net "q", 0 0, L_0x7f9e9353bf30;  alias, 1 drivers
v0x7f9e9352f420_0 .net "q_n", 0 0, L_0x7f9e9353c040;  1 drivers
S_0x7f9e9352f840 .scope generate, "genblk1[9]" "genblk1[9]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e9352fa00 .param/l "i" 0 2 13, +C4<01001>;
S_0x7f9e9352fa80 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e9352f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353c2d0 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93530ab0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93530b50_0 .net "clk_n", 0 0, L_0x7f9e9353c2d0;  1 drivers
v0x7f9e93530bf0_0 .net "d", 0 0, L_0x7f9e9353cb40;  1 drivers
v0x7f9e93530cc0_0 .net "q", 0 0, L_0x7f9e9353c910;  1 drivers
v0x7f9e93530d70_0 .net "q_tmp", 0 0, L_0x7f9e9353c530;  1 drivers
S_0x7f9e9352fc90 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e9352fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353c340 .functor NOT 1, L_0x7f9e9353cb40, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353c3b0 .functor AND 1, L_0x7f9e9353c340, L_0x7f9e9353c2d0, C4<1>, C4<1>;
L_0x7f9e9353c420 .functor AND 1, L_0x7f9e9353cb40, L_0x7f9e9353c2d0, C4<1>, C4<1>;
L_0x7f9e9353c530 .functor NOR 1, L_0x7f9e9353c3b0, L_0x7f9e9353c5e0, C4<0>, C4<0>;
L_0x7f9e9353c5e0 .functor NOR 1, L_0x7f9e9353c420, L_0x7f9e9353c530, C4<0>, C4<0>;
v0x7f9e9352fed0_0 .net "and1", 0 0, L_0x7f9e9353c3b0;  1 drivers
v0x7f9e9352ff80_0 .net "and2", 0 0, L_0x7f9e9353c420;  1 drivers
v0x7f9e93530020_0 .net "d", 0 0, L_0x7f9e9353cb40;  alias, 1 drivers
v0x7f9e935300d0_0 .net "d_n", 0 0, L_0x7f9e9353c340;  1 drivers
v0x7f9e93530170_0 .net "e", 0 0, L_0x7f9e9353c2d0;  alias, 1 drivers
v0x7f9e93530250_0 .net "q", 0 0, L_0x7f9e9353c530;  alias, 1 drivers
v0x7f9e935302f0_0 .net "q_n", 0 0, L_0x7f9e9353c5e0;  1 drivers
S_0x7f9e935303c0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e9352fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353c780 .functor NOT 1, L_0x7f9e9353c530, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353c7f0 .functor AND 1, L_0x7f9e9353c780, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353c860 .functor AND 1, L_0x7f9e9353c530, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353c910 .functor NOR 1, L_0x7f9e9353c7f0, L_0x7f9e9353ca20, C4<0>, C4<0>;
L_0x7f9e9353ca20 .functor NOR 1, L_0x7f9e9353c860, L_0x7f9e9353c910, C4<0>, C4<0>;
v0x7f9e935305e0_0 .net "and1", 0 0, L_0x7f9e9353c7f0;  1 drivers
v0x7f9e93530680_0 .net "and2", 0 0, L_0x7f9e9353c860;  1 drivers
v0x7f9e93530720_0 .net "d", 0 0, L_0x7f9e9353c530;  alias, 1 drivers
v0x7f9e935307f0_0 .net "d_n", 0 0, L_0x7f9e9353c780;  1 drivers
v0x7f9e93530880_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93530950_0 .net "q", 0 0, L_0x7f9e9353c910;  alias, 1 drivers
v0x7f9e935309e0_0 .net "q_n", 0 0, L_0x7f9e9353ca20;  1 drivers
S_0x7f9e93530e80 .scope generate, "genblk1[10]" "genblk1[10]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93531040 .param/l "i" 0 2 13, +C4<01010>;
S_0x7f9e935310c0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93530e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353cc60 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e935320e0_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93532180_0 .net "clk_n", 0 0, L_0x7f9e9353cc60;  1 drivers
v0x7f9e93532220_0 .net "d", 0 0, L_0x7f9e9353d510;  1 drivers
v0x7f9e935322f0_0 .net "q", 0 0, L_0x7f9e9353d2e0;  1 drivers
v0x7f9e935323a0_0 .net "q_tmp", 0 0, L_0x7f9e9353cf00;  1 drivers
S_0x7f9e935312d0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e935310c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353ccd0 .functor NOT 1, L_0x7f9e9353d510, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353cd40 .functor AND 1, L_0x7f9e9353ccd0, L_0x7f9e9353cc60, C4<1>, C4<1>;
L_0x7f9e9353cdf0 .functor AND 1, L_0x7f9e9353d510, L_0x7f9e9353cc60, C4<1>, C4<1>;
L_0x7f9e9353cf00 .functor NOR 1, L_0x7f9e9353cd40, L_0x7f9e9353cfb0, C4<0>, C4<0>;
L_0x7f9e9353cfb0 .functor NOR 1, L_0x7f9e9353cdf0, L_0x7f9e9353cf00, C4<0>, C4<0>;
v0x7f9e93531500_0 .net "and1", 0 0, L_0x7f9e9353cd40;  1 drivers
v0x7f9e935315b0_0 .net "and2", 0 0, L_0x7f9e9353cdf0;  1 drivers
v0x7f9e93531650_0 .net "d", 0 0, L_0x7f9e9353d510;  alias, 1 drivers
v0x7f9e93531700_0 .net "d_n", 0 0, L_0x7f9e9353ccd0;  1 drivers
v0x7f9e935317a0_0 .net "e", 0 0, L_0x7f9e9353cc60;  alias, 1 drivers
v0x7f9e93531880_0 .net "q", 0 0, L_0x7f9e9353cf00;  alias, 1 drivers
v0x7f9e93531920_0 .net "q_n", 0 0, L_0x7f9e9353cfb0;  1 drivers
S_0x7f9e935319f0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e935310c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353d150 .functor NOT 1, L_0x7f9e9353cf00, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353d1c0 .functor AND 1, L_0x7f9e9353d150, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353d230 .functor AND 1, L_0x7f9e9353cf00, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353d2e0 .functor NOR 1, L_0x7f9e9353d1c0, L_0x7f9e9353d3f0, C4<0>, C4<0>;
L_0x7f9e9353d3f0 .functor NOR 1, L_0x7f9e9353d230, L_0x7f9e9353d2e0, C4<0>, C4<0>;
v0x7f9e93531c10_0 .net "and1", 0 0, L_0x7f9e9353d1c0;  1 drivers
v0x7f9e93531cb0_0 .net "and2", 0 0, L_0x7f9e9353d230;  1 drivers
v0x7f9e93531d50_0 .net "d", 0 0, L_0x7f9e9353cf00;  alias, 1 drivers
v0x7f9e93531e20_0 .net "d_n", 0 0, L_0x7f9e9353d150;  1 drivers
v0x7f9e93531eb0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93531f80_0 .net "q", 0 0, L_0x7f9e9353d2e0;  alias, 1 drivers
v0x7f9e93532010_0 .net "q_n", 0 0, L_0x7f9e9353d3f0;  1 drivers
S_0x7f9e935324b0 .scope generate, "genblk1[11]" "genblk1[11]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93532670 .param/l "i" 0 2 13, +C4<01011>;
S_0x7f9e935326f0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e935324b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353d690 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93533710_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935337b0_0 .net "clk_n", 0 0, L_0x7f9e9353d690;  1 drivers
v0x7f9e93533850_0 .net "d", 0 0, L_0x7f9e9353df00;  1 drivers
v0x7f9e93533920_0 .net "q", 0 0, L_0x7f9e9353dcd0;  1 drivers
v0x7f9e935339d0_0 .net "q_tmp", 0 0, L_0x7f9e9353d8f0;  1 drivers
S_0x7f9e93532900 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e935326f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353d700 .functor NOT 1, L_0x7f9e9353df00, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353d770 .functor AND 1, L_0x7f9e9353d700, L_0x7f9e9353d690, C4<1>, C4<1>;
L_0x7f9e9353d7e0 .functor AND 1, L_0x7f9e9353df00, L_0x7f9e9353d690, C4<1>, C4<1>;
L_0x7f9e9353d8f0 .functor NOR 1, L_0x7f9e9353d770, L_0x7f9e9353d9a0, C4<0>, C4<0>;
L_0x7f9e9353d9a0 .functor NOR 1, L_0x7f9e9353d7e0, L_0x7f9e9353d8f0, C4<0>, C4<0>;
v0x7f9e93532b30_0 .net "and1", 0 0, L_0x7f9e9353d770;  1 drivers
v0x7f9e93532be0_0 .net "and2", 0 0, L_0x7f9e9353d7e0;  1 drivers
v0x7f9e93532c80_0 .net "d", 0 0, L_0x7f9e9353df00;  alias, 1 drivers
v0x7f9e93532d30_0 .net "d_n", 0 0, L_0x7f9e9353d700;  1 drivers
v0x7f9e93532dd0_0 .net "e", 0 0, L_0x7f9e9353d690;  alias, 1 drivers
v0x7f9e93532eb0_0 .net "q", 0 0, L_0x7f9e9353d8f0;  alias, 1 drivers
v0x7f9e93532f50_0 .net "q_n", 0 0, L_0x7f9e9353d9a0;  1 drivers
S_0x7f9e93533020 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e935326f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353db40 .functor NOT 1, L_0x7f9e9353d8f0, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353dbb0 .functor AND 1, L_0x7f9e9353db40, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353dc20 .functor AND 1, L_0x7f9e9353d8f0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353dcd0 .functor NOR 1, L_0x7f9e9353dbb0, L_0x7f9e9353dde0, C4<0>, C4<0>;
L_0x7f9e9353dde0 .functor NOR 1, L_0x7f9e9353dc20, L_0x7f9e9353dcd0, C4<0>, C4<0>;
v0x7f9e93533240_0 .net "and1", 0 0, L_0x7f9e9353dbb0;  1 drivers
v0x7f9e935332e0_0 .net "and2", 0 0, L_0x7f9e9353dc20;  1 drivers
v0x7f9e93533380_0 .net "d", 0 0, L_0x7f9e9353d8f0;  alias, 1 drivers
v0x7f9e93533450_0 .net "d_n", 0 0, L_0x7f9e9353db40;  1 drivers
v0x7f9e935334e0_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e935335b0_0 .net "q", 0 0, L_0x7f9e9353dcd0;  alias, 1 drivers
v0x7f9e93533640_0 .net "q_n", 0 0, L_0x7f9e9353dde0;  1 drivers
S_0x7f9e93533ae0 .scope generate, "genblk1[12]" "genblk1[12]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e93533ca0 .param/l "i" 0 2 13, +C4<01100>;
S_0x7f9e93533d20 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93533ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353e020 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93534d40_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93534de0_0 .net "clk_n", 0 0, L_0x7f9e9353e020;  1 drivers
v0x7f9e93534e80_0 .net "d", 0 0, L_0x7f9e9353e8d0;  1 drivers
v0x7f9e93534f50_0 .net "q", 0 0, L_0x7f9e9353e6a0;  1 drivers
v0x7f9e93535000_0 .net "q_tmp", 0 0, L_0x7f9e9353e2c0;  1 drivers
S_0x7f9e93533f30 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e93533d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353e090 .functor NOT 1, L_0x7f9e9353e8d0, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353e100 .functor AND 1, L_0x7f9e9353e090, L_0x7f9e9353e020, C4<1>, C4<1>;
L_0x7f9e9353e1b0 .functor AND 1, L_0x7f9e9353e8d0, L_0x7f9e9353e020, C4<1>, C4<1>;
L_0x7f9e9353e2c0 .functor NOR 1, L_0x7f9e9353e100, L_0x7f9e9353e370, C4<0>, C4<0>;
L_0x7f9e9353e370 .functor NOR 1, L_0x7f9e9353e1b0, L_0x7f9e9353e2c0, C4<0>, C4<0>;
v0x7f9e93534160_0 .net "and1", 0 0, L_0x7f9e9353e100;  1 drivers
v0x7f9e93534210_0 .net "and2", 0 0, L_0x7f9e9353e1b0;  1 drivers
v0x7f9e935342b0_0 .net "d", 0 0, L_0x7f9e9353e8d0;  alias, 1 drivers
v0x7f9e93534360_0 .net "d_n", 0 0, L_0x7f9e9353e090;  1 drivers
v0x7f9e93534400_0 .net "e", 0 0, L_0x7f9e9353e020;  alias, 1 drivers
v0x7f9e935344e0_0 .net "q", 0 0, L_0x7f9e9353e2c0;  alias, 1 drivers
v0x7f9e93534580_0 .net "q_n", 0 0, L_0x7f9e9353e370;  1 drivers
S_0x7f9e93534650 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e93533d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353e510 .functor NOT 1, L_0x7f9e9353e2c0, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353e580 .functor AND 1, L_0x7f9e9353e510, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353e5f0 .functor AND 1, L_0x7f9e9353e2c0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353e6a0 .functor NOR 1, L_0x7f9e9353e580, L_0x7f9e9353e7b0, C4<0>, C4<0>;
L_0x7f9e9353e7b0 .functor NOR 1, L_0x7f9e9353e5f0, L_0x7f9e9353e6a0, C4<0>, C4<0>;
v0x7f9e93534870_0 .net "and1", 0 0, L_0x7f9e9353e580;  1 drivers
v0x7f9e93534910_0 .net "and2", 0 0, L_0x7f9e9353e5f0;  1 drivers
v0x7f9e935349b0_0 .net "d", 0 0, L_0x7f9e9353e2c0;  alias, 1 drivers
v0x7f9e93534a80_0 .net "d_n", 0 0, L_0x7f9e9353e510;  1 drivers
v0x7f9e93534b10_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93534be0_0 .net "q", 0 0, L_0x7f9e9353e6a0;  alias, 1 drivers
v0x7f9e93534c70_0 .net "q_n", 0 0, L_0x7f9e9353e7b0;  1 drivers
S_0x7f9e93535110 .scope generate, "genblk1[13]" "genblk1[13]" 2 13, 2 13 0, S_0x7f9e93508370;
 .timescale 0 0;
P_0x7f9e935352d0 .param/l "i" 0 2 13, +C4<01101>;
S_0x7f9e93535350 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7f9e93535110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353ea60 .functor NOT 1, o0x7f9e93732278, C4<0>, C4<0>, C4<0>;
v0x7f9e93536370_0 .net "clk", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93536410_0 .net "clk_n", 0 0, L_0x7f9e9353ea60;  1 drivers
v0x7f9e935364b0_0 .net "d", 0 0, L_0x7f9e9353f2b0;  1 drivers
v0x7f9e93536580_0 .net "q", 0 0, L_0x7f9e9353f080;  1 drivers
v0x7f9e93536630_0 .net "q_tmp", 0 0, L_0x7f9e9353eca0;  1 drivers
S_0x7f9e93535560 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7f9e93535350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353ead0 .functor NOT 1, L_0x7f9e9353f2b0, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353eb40 .functor AND 1, L_0x7f9e9353ead0, L_0x7f9e9353ea60, C4<1>, C4<1>;
L_0x7f9e9353ebb0 .functor AND 1, L_0x7f9e9353f2b0, L_0x7f9e9353ea60, C4<1>, C4<1>;
L_0x7f9e9353eca0 .functor NOR 1, L_0x7f9e9353eb40, L_0x7f9e9353ed50, C4<0>, C4<0>;
L_0x7f9e9353ed50 .functor NOR 1, L_0x7f9e9353ebb0, L_0x7f9e9353eca0, C4<0>, C4<0>;
v0x7f9e93535790_0 .net "and1", 0 0, L_0x7f9e9353eb40;  1 drivers
v0x7f9e93535840_0 .net "and2", 0 0, L_0x7f9e9353ebb0;  1 drivers
v0x7f9e935358e0_0 .net "d", 0 0, L_0x7f9e9353f2b0;  alias, 1 drivers
v0x7f9e93535990_0 .net "d_n", 0 0, L_0x7f9e9353ead0;  1 drivers
v0x7f9e93535a30_0 .net "e", 0 0, L_0x7f9e9353ea60;  alias, 1 drivers
v0x7f9e93535b10_0 .net "q", 0 0, L_0x7f9e9353eca0;  alias, 1 drivers
v0x7f9e93535bb0_0 .net "q_n", 0 0, L_0x7f9e9353ed50;  1 drivers
S_0x7f9e93535c80 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7f9e93535350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7f9e9353eef0 .functor NOT 1, L_0x7f9e9353eca0, C4<0>, C4<0>, C4<0>;
L_0x7f9e9353ef60 .functor AND 1, L_0x7f9e9353eef0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353efd0 .functor AND 1, L_0x7f9e9353eca0, o0x7f9e93732278, C4<1>, C4<1>;
L_0x7f9e9353f080 .functor NOR 1, L_0x7f9e9353ef60, L_0x7f9e9353f190, C4<0>, C4<0>;
L_0x7f9e9353f190 .functor NOR 1, L_0x7f9e9353efd0, L_0x7f9e9353f080, C4<0>, C4<0>;
v0x7f9e93535ea0_0 .net "and1", 0 0, L_0x7f9e9353ef60;  1 drivers
v0x7f9e93535f40_0 .net "and2", 0 0, L_0x7f9e9353efd0;  1 drivers
v0x7f9e93535fe0_0 .net "d", 0 0, L_0x7f9e9353eca0;  alias, 1 drivers
v0x7f9e935360b0_0 .net "d_n", 0 0, L_0x7f9e9353eef0;  1 drivers
v0x7f9e93536140_0 .net "e", 0 0, o0x7f9e93732278;  alias, 0 drivers
v0x7f9e93536210_0 .net "q", 0 0, L_0x7f9e9353f080;  alias, 1 drivers
v0x7f9e935362a0_0 .net "q_n", 0 0, L_0x7f9e9353f190;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "register.v";
    "./modules/d_flip_flop.v";
    "modules/d_latch.v";
