--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml RAM_8x8.twx RAM_8x8.ncd -o RAM_8x8.twr RAM_8x8.pcf -ucf
Conections.ucf

Design file:              RAM_8x8.ncd
Physical constraint file: RAM_8x8.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADDRESS<0>  |    8.397(R)|      SLOW  |   -0.764(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDRESS<1>  |    8.766(R)|      SLOW  |   -1.388(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDRESS<2>  |    9.067(R)|      SLOW  |   -1.061(R)|      SLOW  |CLK_BUFGP         |   0.000|
CS          |    4.385(R)|      SLOW  |   -1.120(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<0>     |    2.341(R)|      SLOW  |   -0.155(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    2.358(R)|      SLOW  |   -0.384(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>     |    2.392(R)|      SLOW  |   -0.235(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<3>     |    2.417(R)|      SLOW  |   -0.594(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>     |    2.439(R)|      SLOW  |   -0.593(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |    1.867(R)|      SLOW  |   -0.200(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<6>     |    1.638(R)|      SLOW  |   -0.261(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<7>     |    1.765(R)|      SLOW  |   -0.277(R)|      SLOW  |CLK_BUFGP         |   0.000|
RW          |    6.195(R)|      SLOW  |   -1.187(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA<0>     |        11.810(R)|      SLOW  |         4.715(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<1>     |        11.617(R)|      SLOW  |         4.542(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>     |        11.821(R)|      SLOW  |         4.311(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>     |        11.867(R)|      SLOW  |         4.503(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>     |        12.537(R)|      SLOW  |         4.520(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |        12.008(R)|      SLOW  |         4.204(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |        12.064(R)|      SLOW  |         4.349(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<7>     |        12.235(R)|      SLOW  |         4.365(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<1> |         7.865(R)|      SLOW  |         2.858(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<2> |         7.871(R)|      SLOW  |         2.864(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<3> |         7.933(R)|      SLOW  |         2.926(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<4> |         7.933(R)|      SLOW  |         2.926(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<5> |         7.860(R)|      SLOW  |         2.853(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<6> |         7.865(R)|      SLOW  |         2.858(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<7> |         7.871(R)|      SLOW  |         2.864(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<8> |         7.927(R)|      SLOW  |         2.920(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<9> |         7.867(R)|      SLOW  |         2.860(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<10>|         7.928(R)|      SLOW  |         2.921(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<11>|         7.928(R)|      SLOW  |         2.921(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.669|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CS             |DATA<0>        |   12.505|
CS             |DATA<1>        |   12.534|
CS             |DATA<2>        |   11.418|
CS             |DATA<3>        |   11.961|
CS             |DATA<4>        |   12.162|
CS             |DATA<5>        |   11.745|
CS             |DATA<6>        |   11.273|
CS             |DATA<7>        |   12.394|
RW             |DATA<0>        |   14.315|
RW             |DATA<1>        |   14.344|
RW             |DATA<2>        |   13.228|
RW             |DATA<3>        |   13.771|
RW             |DATA<4>        |   13.972|
RW             |DATA<5>        |   13.555|
RW             |DATA<6>        |   13.083|
RW             |DATA<7>        |   14.204|
---------------+---------------+---------+


Analysis completed Sat Dec 19 02:55:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



