Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu Aug  2 17:08:24 2018
| Host             : yang-linux running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file U500VCU118DevKitFPGAChip_power_routed.rpt -pb U500VCU118DevKitFPGAChip_power_summary_routed.pb -rpx U500VCU118DevKitFPGAChip_power_routed.rpx
| Design           : U500VCU118DevKitFPGAChip
| Device           : xcvu9p-flga2104-2L-e-es1
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.024 |
| Dynamic (W)              | 2.545 |
| Device Static (W)        | 2.478 |
| Total Off-Chip Power (W) | 0.126 |
| Effective TJA (C/W)      | 0.5   |
| Max Ambient (C)          | 97.3  |
| Junction Temperature (C) | 27.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.330 |       18 |       --- |             --- |
| CLB Logic                |     0.362 |   244937 |       --- |             --- |
|   LUT as Logic           |     0.304 |   125885 |   1182240 |           10.65 |
|   LUT as Distributed RAM |     0.045 |     4472 |    591840 |            0.76 |
|   Register               |     0.008 |    79975 |   2364480 |            3.38 |
|   CARRY8                 |     0.003 |     2427 |    147780 |            1.64 |
|   LUT as Shift Register  |     0.002 |      673 |    591840 |            0.11 |
|   BUFG                   |    <0.001 |        1 |       240 |            0.42 |
|   Others                 |    <0.001 |     2169 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     6176 |   1182240 |            0.52 |
| Signals                  |     0.351 |   214151 |       --- |             --- |
| Block RAM                |     0.197 |    123.5 |      2160 |            5.72 |
| MMCM                     |     0.545 |        0 |       --- |             --- |
| PLL                      |     0.154 |        3 |       --- |             --- |
| DSPs                     |     0.022 |       63 |      6840 |            0.92 |
| I/O                      |     0.584 |      129 |       832 |           15.50 |
| Static Power             |     2.478 |          |           |                 |
| Total                    |     5.024 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.850 |     2.339 |       1.476 |      0.863 |
| Vccint_io    |       0.850 |     0.501 |       0.250 |      0.251 |
| Vccint_xiphy |       0.850 |     0.013 |       0.000 |      0.013 |
| Vccbram      |       0.850 |     0.032 |       0.015 |      0.016 |
| Vccaux       |       1.800 |     1.033 |       0.385 |      0.647 |
| Vccaux_io    |       1.800 |     0.322 |       0.137 |      0.185 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.207 |       0.207 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc      |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt      |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux    |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc     |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt     |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux   |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.005 |       0.000 |      0.005 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                            | Domain                                                                                                                                                                                                                            | Constraint (ns) |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out4_clk_wiz_0                                                               | vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0                                                                                                                                                                                    |            10.0 |
| clkfbout_clk_wiz_0                                                               | vcu118_sys_clock_mmcm0/inst/clkfbout_clk_wiz_0                                                                                                                                                                                    |            10.0 |
| clkfbout_clk_wiz_1                                                               | vcu118_sys_clock_mmcm1/inst/clkfbout_clk_wiz_1                                                                                                                                                                                    |            10.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                    |            50.0 |
| mmcm_clkout0                                                                     | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             5.0 |
| mmcm_clkout5                                                                     | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            20.0 |
| mmcm_clkout6                                                                     | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |            10.0 |
| pll_clk[0]                                                                       | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.6 |
| pll_clk[0]_DIV                                                                   | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             5.0 |
| pll_clk[1]                                                                       | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.6 |
| pll_clk[1]_DIV                                                                   | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             5.0 |
| pll_clk[2]                                                                       | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.6 |
| pll_clk[2]_DIV                                                                   | dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             5.0 |
| sys_diff_clk                                                                     | sys_clk_ibufds_O_BUFGCE                                                                                                                                                                                                           |             4.0 |
| sys_diff_clk                                                                     | sys_diff_clock_clk_p                                                                                                                                                                                                              |             4.0 |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| U500VCU118DevKitFPGAChip                                                                        |     2.545 |
|   PowerOnResetFPGAOnly                                                                          |    <0.001 |
|   dbg_hub                                                                                       |     0.003 |
|     inst                                                                                        |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                      |     0.003 |
|         U_ICON_INTERFACE                                                                        |     0.002 |
|           U_CMD1                                                                                |    <0.001 |
|           U_CMD2                                                                                |    <0.001 |
|           U_CMD3                                                                                |    <0.001 |
|           U_CMD4                                                                                |    <0.001 |
|           U_CMD5                                                                                |    <0.001 |
|           U_CMD6_RD                                                                             |    <0.001 |
|             U_RD_FIFO                                                                           |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                             |    <0.001 |
|                 inst_fifo_gen                                                                   |    <0.001 |
|                   gconvfifo.rf                                                                  |    <0.001 |
|                     grf.rf                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                         gr1.gr1_int.rfwft                                                       |    <0.001 |
|                         gras.rsts                                                               |    <0.001 |
|                         rpntr                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                         gwas.wsts                                                               |    <0.001 |
|                         wpntr                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                         gdm.dm_gen.dm                                                           |    <0.001 |
|                           RAM_reg_0_15_0_5                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                     |    <0.001 |
|                       rstblk                                                                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|           U_CMD6_WR                                                                             |    <0.001 |
|             U_WR_FIFO                                                                           |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                             |    <0.001 |
|                 inst_fifo_gen                                                                   |    <0.001 |
|                   gconvfifo.rf                                                                  |    <0.001 |
|                     grf.rf                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                         gras.rsts                                                               |    <0.001 |
|                         rpntr                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                         gwas.wsts                                                               |    <0.001 |
|                         wpntr                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                         gdm.dm_gen.dm                                                           |    <0.001 |
|                           RAM_reg_0_15_0_5                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                     |    <0.001 |
|                       rstblk                                                                    |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|           U_CMD7_CTL                                                                            |    <0.001 |
|           U_CMD7_STAT                                                                           |    <0.001 |
|           U_STATIC_STATUS                                                                       |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|           U_RD_ABORT_FLAG                                                                       |    <0.001 |
|           U_RD_REQ_FLAG                                                                         |    <0.001 |
|           U_TIMER                                                                               |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|       CORE_XSDB.U_ICON                                                                          |    <0.001 |
|         U_CMD                                                                                   |    <0.001 |
|         U_STAT                                                                                  |    <0.001 |
|         U_SYNC                                                                                  |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   dut_                                                                                          |     2.093 |
|     asyncXing                                                                                   |    <0.001 |
|       SynchronizerShiftReg_w1_d3                                                                |    <0.001 |
|     asyncXing_1                                                                                 |    <0.001 |
|       SynchronizerShiftReg_w1_d3                                                                |    <0.001 |
|     asyncXing_2                                                                                 |    <0.001 |
|       SynchronizerShiftReg_w4_d3                                                                |    <0.001 |
|     bh                                                                                          |     0.003 |
|       TLBroadcastTracker                                                                        |    <0.001 |
|         o_data                                                                                  |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_7_0_5                                                                |    <0.001 |
|       TLBroadcastTracker_1                                                                      |    <0.001 |
|         o_data                                                                                  |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_7_0_5                                                                |    <0.001 |
|       TLBroadcastTracker_2                                                                      |    <0.001 |
|         o_data                                                                                  |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_7_0_5                                                                |    <0.001 |
|       TLBroadcastTracker_3                                                                      |    <0.001 |
|         o_data                                                                                  |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_7_0_5                                                                |    <0.001 |
|     clint                                                                                       |     0.001 |
|     debug_1                                                                                     |     0.006 |
|       dmInner                                                                                   |     0.004 |
|         AsyncQueueSink                                                                          |    <0.001 |
|           deq_bits_reg                                                                          |    <0.001 |
|           ridx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           valid_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|         dmInner                                                                                 |     0.003 |
|         dmactiveSync                                                                            |    <0.001 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0                                               |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|         dmiXing                                                                                 |    <0.001 |
|           AsyncQueueSink                                                                        |    <0.001 |
|             deq_bits_reg                                                                        |    <0.001 |
|             ridx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             valid_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|           AsyncQueueSource                                                                      |    <0.001 |
|             AsyncValidSync                                                                      |    <0.001 |
|               source_valid                                                                      |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_1                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_2                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_3                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             AsyncValidSync_1                                                                    |    <0.001 |
|               sink_extend                                                                       |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             AsyncValidSync_2                                                                    |    <0.001 |
|               sink_valid                                                                        |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_1                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_2                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             ready_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|             widx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|       dmOuter                                                                                   |     0.002 |
|         AsyncQueueSource                                                                        |    <0.001 |
|           ready_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|           widx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|         asource                                                                                 |    <0.001 |
|           AsyncQueueSink                                                                        |    <0.001 |
|             AsyncValidSync                                                                      |    <0.001 |
|               source_valid                                                                      |    <0.001 |
|                 sync_0                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|                 sync_1                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|                 sync_2                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_3                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|             AsyncValidSync_1                                                                    |     0.000 |
|               sink_extend                                                                       |     0.000 |
|                 sync_0                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|             AsyncValidSync_2                                                                    |    <0.001 |
|               sink_valid                                                                        |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_1                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|                 sync_2                                                                          |     0.000 |
|                   reg_0                                                                         |     0.000 |
|             deq_bits_reg                                                                        |    <0.001 |
|             ridx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             valid_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|           AsyncQueueSource                                                                      |    <0.001 |
|             ready_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|             widx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|         dmOuter                                                                                 |    <0.001 |
|           DMCONTROL                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_16                                                                              |     0.000 |
|             reg_17                                                                              |    <0.001 |
|             reg_18                                                                              |     0.000 |
|             reg_19                                                                              |     0.000 |
|             reg_20                                                                              |     0.000 |
|             reg_21                                                                              |    <0.001 |
|             reg_22                                                                              |    <0.001 |
|             reg_23                                                                              |    <0.001 |
|             reg_24                                                                              |     0.000 |
|             reg_25                                                                              |    <0.001 |
|             reg_28                                                                              |     0.000 |
|             reg_30                                                                              |    <0.001 |
|             reg_31                                                                              |     0.000 |
|           debugInterrupts                                                                       |     0.000 |
|             reg_0                                                                               |     0.000 |
|             reg_1                                                                               |     0.000 |
|             reg_2                                                                               |     0.000 |
|             reg_3                                                                               |     0.000 |
|         dmiXbar                                                                                 |    <0.001 |
|     dmiResetCatch                                                                               |     0.000 |
|       AsyncResetSynchronizerShiftReg_w1_d3_i0                                                   |     0.000 |
|         sync_0                                                                                  |     0.000 |
|           reg_0                                                                                 |     0.000 |
|         sync_1                                                                                  |     0.000 |
|           reg_0                                                                                 |     0.000 |
|         sync_2                                                                                  |     0.000 |
|           reg_0                                                                                 |     0.000 |
|     dtm                                                                                         |     0.003 |
|       JtagBypassChain                                                                           |    <0.001 |
|       JtagTapController                                                                         |     0.003 |
|         irChain                                                                                 |    <0.001 |
|         stateMachine                                                                            |     0.002 |
|           currStateReg                                                                          |     0.002 |
|             reg_0                                                                               |     0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|       dmiAccessChain                                                                            |    <0.001 |
|       dtmInfoChain                                                                              |    <0.001 |
|       idcodeChain                                                                               |    <0.001 |
|     error                                                                                       |    <0.001 |
|       a                                                                                         |    <0.001 |
|     gpio_0                                                                                      |    <0.001 |
|       ieReg                                                                                     |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|         reg_2                                                                                   |    <0.001 |
|         reg_3                                                                                   |    <0.001 |
|       oeReg                                                                                     |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|         reg_2                                                                                   |    <0.001 |
|         reg_3                                                                                   |    <0.001 |
|       pueReg                                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|         reg_2                                                                                   |    <0.001 |
|         reg_3                                                                                   |    <0.001 |
|     int_sync_xing_source                                                                        |    <0.001 |
|       AsyncResetRegVec_w2_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|     int_sync_xing_source_1                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_10                                                                     |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_11                                                                     |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_2                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_3                                                                      |    <0.001 |
|       AsyncResetRegVec_w2_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|     int_sync_xing_source_4                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_5                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_6                                                                      |    <0.001 |
|       AsyncResetRegVec_w2_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|     int_sync_xing_source_7                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_8                                                                      |    <0.001 |
|       AsyncResetRegVec_w1_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|     int_sync_xing_source_9                                                                      |    <0.001 |
|       AsyncResetRegVec_w2_i0                                                                    |    <0.001 |
|         reg_0                                                                                   |    <0.001 |
|         reg_1                                                                                   |    <0.001 |
|     maskROM                                                                                     |     0.001 |
|       rom                                                                                       |     0.001 |
|     pbus                                                                                        |     0.009 |
|       coupler_from_sbus                                                                         |     0.005 |
|         atomics                                                                                 |     0.001 |
|         buffer                                                                                  |     0.003 |
|           Queue                                                                                 |     0.002 |
|             _T_35_address_reg_0_1_0_5                                                           |    <0.001 |
|             _T_35_data_reg_0_1_0_5                                                              |    <0.001 |
|             _T_35_data_reg_0_1_12_17                                                            |    <0.001 |
|             _T_35_data_reg_0_1_18_23                                                            |    <0.001 |
|             _T_35_data_reg_0_1_6_11                                                             |    <0.001 |
|             _T_35_mask_reg_0_1_0_5                                                              |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                                            |    <0.001 |
|             _T_35_size_reg_0_1_0_2                                                              |    <0.001 |
|             _T_35_source_reg_0_1_0_3                                                            |    <0.001 |
|           Queue_1                                                                               |     0.002 |
|             _T_35_data_reg_0_1_0_5                                                              |    <0.001 |
|             _T_35_data_reg_0_1_12_17                                                            |    <0.001 |
|             _T_35_data_reg_0_1_18_23                                                            |    <0.001 |
|             _T_35_data_reg_0_1_24_29                                                            |    <0.001 |
|             _T_35_data_reg_0_1_6_11                                                             |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                                            |    <0.001 |
|             _T_35_param_reg_0_1_1_1                                                             |    <0.001 |
|             _T_35_size_reg_0_1_0_2                                                              |    <0.001 |
|             _T_35_source_reg_0_1_0_3                                                            |    <0.001 |
|       coupler_to_slave_named_gpio_0                                                             |    <0.001 |
|         fragmenter                                                                              |    <0.001 |
|           Repeater                                                                              |    <0.001 |
|       coupler_to_slave_named_spi_0                                                              |    <0.001 |
|         fragmenter                                                                              |    <0.001 |
|           Repeater                                                                              |    <0.001 |
|       coupler_to_slave_named_uart_0                                                             |    <0.001 |
|         fragmenter                                                                              |    <0.001 |
|           Repeater                                                                              |    <0.001 |
|       periphery_bus_xbar                                                                        |    <0.001 |
|       sync_xing                                                                                 |     0.003 |
|         Queue                                                                                   |     0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_3                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.002 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_3                                                              |    <0.001 |
|     plic                                                                                        |     0.001 |
|       LevelGateway                                                                              |    <0.001 |
|       LevelGateway_1                                                                            |    <0.001 |
|       LevelGateway_2                                                                            |    <0.001 |
|       LevelGateway_3                                                                            |    <0.001 |
|       LevelGateway_4                                                                            |    <0.001 |
|       LevelGateway_5                                                                            |    <0.001 |
|       Queue                                                                                     |    <0.001 |
|     sbus                                                                                        |     0.016 |
|       control_bus                                                                               |     0.009 |
|         coupler_from_sbus                                                                       |     0.006 |
|           atomics                                                                               |     0.002 |
|           buffer                                                                                |     0.004 |
|             Queue                                                                               |     0.003 |
|               _T_35_address_reg_0_1_0_5                                                         |    <0.001 |
|               _T_35_address_reg_0_1_6_11                                                        |    <0.001 |
|               _T_35_data_reg_0_1_0_5                                                            |    <0.001 |
|               _T_35_data_reg_0_1_12_17                                                          |    <0.001 |
|               _T_35_data_reg_0_1_18_23                                                          |    <0.001 |
|               _T_35_data_reg_0_1_24_29                                                          |    <0.001 |
|               _T_35_data_reg_0_1_6_11                                                           |    <0.001 |
|               _T_35_mask_reg_0_1_0_5                                                            |    <0.001 |
|               _T_35_opcode_reg_0_1_0_2                                                          |    <0.001 |
|               _T_35_size_reg_0_1_0_2                                                            |    <0.001 |
|               _T_35_source_reg_0_1_0_3                                                          |    <0.001 |
|             Queue_1                                                                             |     0.001 |
|               _T_35_data_reg_0_1_0_5                                                            |    <0.001 |
|               _T_35_data_reg_0_1_12_17                                                          |    <0.001 |
|               _T_35_data_reg_0_1_18_23                                                          |    <0.001 |
|               _T_35_data_reg_0_1_24_29                                                          |    <0.001 |
|               _T_35_data_reg_0_1_6_11                                                           |    <0.001 |
|               _T_35_opcode_reg_0_1_0_2                                                          |    <0.001 |
|               _T_35_param_reg_0_1_1_1                                                           |    <0.001 |
|               _T_35_size_reg_0_1_0_2                                                            |    <0.001 |
|               _T_35_source_reg_0_1_0_3                                                          |    <0.001 |
|         coupler_to_slave_named_MaskROM                                                          |    <0.001 |
|           fragmenter                                                                            |    <0.001 |
|             Repeater                                                                            |    <0.001 |
|           widget                                                                                |    <0.001 |
|         coupler_to_slave_named_clint                                                            |    <0.001 |
|           fragmenter                                                                            |    <0.001 |
|             Repeater                                                                            |    <0.001 |
|         coupler_to_slave_named_debug                                                            |     0.001 |
|           fragmenter                                                                            |     0.001 |
|             Repeater                                                                            |     0.001 |
|         coupler_to_slave_named_plic                                                             |    <0.001 |
|           fragmenter                                                                            |    <0.001 |
|             Repeater                                                                            |    <0.001 |
|         periphery_bus_xbar                                                                      |    <0.001 |
|       coupler_to_slave_named_Error                                                              |     0.001 |
|         buffer                                                                                  |     0.001 |
|           Queue                                                                                 |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                                            |    <0.001 |
|             _T_35_size_reg_0_1_0_2                                                              |    <0.001 |
|             _T_35_source_reg_0_1_0_3                                                            |    <0.001 |
|           Queue_1                                                                               |    <0.001 |
|             _T_35_corrupt_reg_0_1_0_0                                                           |    <0.001 |
|             _T_35_data_reg_0_1_24_29                                                            |    <0.001 |
|             _T_35_denied_reg_0_1_0_0                                                            |    <0.001 |
|             _T_35_opcode_reg_0_1_0_2                                                            |    <0.001 |
|             _T_35_param_reg_0_1_1_1                                                             |    <0.001 |
|             _T_35_size_reg_0_1_0_2                                                              |    <0.001 |
|             _T_35_source_reg_0_1_0_3                                                            |    <0.001 |
|       system_bus_xbar                                                                           |     0.006 |
|     spi_0                                                                                       |     0.001 |
|       fifo                                                                                      |    <0.001 |
|         rxq                                                                                     |    <0.001 |
|           _T_35_reg_0_7_0_5                                                                     |    <0.001 |
|         txq                                                                                     |    <0.001 |
|           _T_35_reg_0_7_0_5                                                                     |    <0.001 |
|       mac                                                                                       |    <0.001 |
|         phy                                                                                     |    <0.001 |
|     tile                                                                                        |     0.233 |
|       core                                                                                      |     0.038 |
|         _T_689_reg_r1_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r1_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_6_11                                                                 |    <0.001 |
|         _T_689_reg_r2_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r2_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_6_11                                                                 |    <0.001 |
|         csr                                                                                     |     0.008 |
|         div                                                                                     |     0.023 |
|         ibuf                                                                                    |    <0.001 |
|       dcache                                                                                    |     0.049 |
|         data                                                                                    |     0.024 |
|         tlb                                                                                     |     0.007 |
|       dcacheArb                                                                                 |    <0.001 |
|       fpuOpt                                                                                    |     0.093 |
|         DivSqrtRecFN_small                                                                      |     0.010 |
|           divSqrtRecFNToRaw                                                                     |     0.010 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         DivSqrtRecFN_small_1                                                                    |     0.003 |
|           divSqrtRecFNToRaw                                                                     |     0.003 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         FPUFMAPipe                                                                              |     0.038 |
|           fma                                                                                   |     0.034 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|         fpiu                                                                                    |     0.005 |
|           dcmp                                                                                  |    <0.001 |
|         fpmu                                                                                    |     0.002 |
|           RecFNToRecFN                                                                          |    <0.001 |
|             RoundAnyRawFNToRecFN                                                                |    <0.001 |
|         ifpu                                                                                    |     0.004 |
|           INToRecFN                                                                             |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|           INToRecFN_1                                                                           |     0.002 |
|             roundAnyRawFNToRecFN                                                                |     0.002 |
|         sfma                                                                                    |     0.012 |
|           fma                                                                                   |     0.011 |
|             mulAddRecFNToRaw_preMul                                                             |     0.003 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|       frontend                                                                                  |     0.042 |
|         BTB                                                                                     |     0.006 |
|           _T_1161_reg_0_255_0_0                                                                 |    <0.001 |
|           _T_1161_reg_256_511_0_0                                                               |    <0.001 |
|         fq                                                                                      |     0.003 |
|         icache                                                                                  |     0.022 |
|         tlb                                                                                     |     0.007 |
|       intsink                                                                                   |    <0.001 |
|         SynchronizerShiftReg_w1_d3                                                              |    <0.001 |
|       ptw                                                                                       |     0.004 |
|         arb                                                                                     |    <0.001 |
|       sync_xing                                                                                 |     0.006 |
|         Queue                                                                                   |     0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.002 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_3                                                                                 |     0.002 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|       tlMasterXbar                                                                              |    <0.001 |
|     tile_1                                                                                      |     0.247 |
|       core                                                                                      |     0.039 |
|         _T_689_reg_r1_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r1_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_6_11                                                                 |    <0.001 |
|         _T_689_reg_r2_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r2_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_6_11                                                                 |    <0.001 |
|         csr                                                                                     |     0.009 |
|         div                                                                                     |     0.021 |
|         ibuf                                                                                    |    <0.001 |
|       dcache                                                                                    |     0.052 |
|         data                                                                                    |     0.027 |
|         tlb                                                                                     |     0.008 |
|       dcacheArb                                                                                 |    <0.001 |
|       fpuOpt                                                                                    |     0.096 |
|         DivSqrtRecFN_small                                                                      |     0.011 |
|           divSqrtRecFNToRaw                                                                     |     0.011 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         DivSqrtRecFN_small_1                                                                    |     0.004 |
|           divSqrtRecFNToRaw                                                                     |     0.004 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         FPUFMAPipe                                                                              |     0.040 |
|           fma                                                                                   |     0.038 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|         fp_decoder                                                                              |    <0.001 |
|         fpiu                                                                                    |     0.005 |
|           dcmp                                                                                  |    <0.001 |
|         fpmu                                                                                    |     0.003 |
|           RecFNToRecFN                                                                          |    <0.001 |
|             RoundAnyRawFNToRecFN                                                                |    <0.001 |
|         ifpu                                                                                    |     0.006 |
|           INToRecFN                                                                             |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|           INToRecFN_1                                                                           |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         sfma                                                                                    |     0.008 |
|           fma                                                                                   |     0.007 |
|             mulAddRecFNToRaw_preMul                                                             |    <0.001 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|       frontend                                                                                  |     0.049 |
|         BTB                                                                                     |     0.006 |
|           _T_1161_reg_0_255_0_0                                                                 |    <0.001 |
|           _T_1161_reg_256_511_0_0                                                               |    <0.001 |
|         fq                                                                                      |     0.004 |
|         icache                                                                                  |     0.024 |
|         tlb                                                                                     |     0.008 |
|       intsink                                                                                   |    <0.001 |
|         SynchronizerShiftReg_w1_d3                                                              |    <0.001 |
|       ptw                                                                                       |     0.005 |
|         arb                                                                                     |    <0.001 |
|       sync_xing                                                                                 |     0.006 |
|         Queue                                                                                   |     0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.002 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_3                                                                                 |     0.002 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|       tlMasterXbar                                                                              |    <0.001 |
|     tile_2                                                                                      |     0.244 |
|       core                                                                                      |     0.039 |
|         _T_689_reg_r1_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r1_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_6_11                                                                 |    <0.001 |
|         _T_689_reg_r2_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r2_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_6_11                                                                 |    <0.001 |
|         csr                                                                                     |     0.008 |
|         div                                                                                     |     0.023 |
|         ibuf                                                                                    |    <0.001 |
|       dcache                                                                                    |     0.050 |
|         data                                                                                    |     0.025 |
|         tlb                                                                                     |     0.008 |
|       dcacheArb                                                                                 |    <0.001 |
|       fpuOpt                                                                                    |     0.099 |
|         DivSqrtRecFN_small                                                                      |     0.010 |
|           divSqrtRecFNToRaw                                                                     |     0.010 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         DivSqrtRecFN_small_1                                                                    |     0.003 |
|           divSqrtRecFNToRaw                                                                     |     0.003 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         FPUFMAPipe                                                                              |     0.043 |
|           fma                                                                                   |     0.038 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|         fpiu                                                                                    |     0.005 |
|           dcmp                                                                                  |    <0.001 |
|         fpmu                                                                                    |     0.002 |
|           RecFNToRecFN                                                                          |    <0.001 |
|             RoundAnyRawFNToRecFN                                                                |    <0.001 |
|         ifpu                                                                                    |     0.005 |
|           INToRecFN                                                                             |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|           INToRecFN_1                                                                           |     0.002 |
|             roundAnyRawFNToRecFN                                                                |     0.002 |
|         sfma                                                                                    |     0.012 |
|           fma                                                                                   |     0.011 |
|             mulAddRecFNToRaw_preMul                                                             |     0.003 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|       frontend                                                                                  |     0.044 |
|         BTB                                                                                     |     0.006 |
|           _T_1161_reg_0_255_0_0                                                                 |    <0.001 |
|           _T_1161_reg_256_511_0_0                                                               |    <0.001 |
|         fq                                                                                      |     0.004 |
|         icache                                                                                  |     0.022 |
|         tlb                                                                                     |     0.008 |
|       intsink                                                                                   |    <0.001 |
|         SynchronizerShiftReg_w1_d3                                                              |    <0.001 |
|       ptw                                                                                       |     0.005 |
|         arb                                                                                     |    <0.001 |
|       sync_xing                                                                                 |     0.006 |
|         Queue                                                                                   |     0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.002 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_3                                                                                 |     0.002 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|       tlMasterXbar                                                                              |    <0.001 |
|     tile_3                                                                                      |     0.232 |
|       core                                                                                      |     0.036 |
|         _T_689_reg_r1_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r1_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r1_0_31_6_11                                                                 |    <0.001 |
|         _T_689_reg_r2_0_31_0_5                                                                  |    <0.001 |
|         _T_689_reg_r2_0_31_12_17                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_18_23                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_24_29                                                                |    <0.001 |
|         _T_689_reg_r2_0_31_6_11                                                                 |    <0.001 |
|         csr                                                                                     |     0.008 |
|         div                                                                                     |     0.021 |
|         ibuf                                                                                    |    <0.001 |
|       dcache                                                                                    |     0.051 |
|         data                                                                                    |     0.026 |
|         tlb                                                                                     |     0.008 |
|       dcacheArb                                                                                 |    <0.001 |
|       fpuOpt                                                                                    |     0.088 |
|         DivSqrtRecFN_small                                                                      |     0.009 |
|           divSqrtRecFNToRaw                                                                     |     0.009 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         DivSqrtRecFN_small_1                                                                    |     0.004 |
|           divSqrtRecFNToRaw                                                                     |     0.004 |
|           roundRawFNToRecFN                                                                     |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         FPUFMAPipe                                                                              |     0.038 |
|           fma                                                                                   |     0.036 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|         fp_decoder                                                                              |    <0.001 |
|         fpiu                                                                                    |     0.004 |
|           dcmp                                                                                  |    <0.001 |
|         fpmu                                                                                    |     0.003 |
|           RecFNToRecFN                                                                          |    <0.001 |
|             RoundAnyRawFNToRecFN                                                                |    <0.001 |
|         ifpu                                                                                    |     0.005 |
|           INToRecFN                                                                             |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|           INToRecFN_1                                                                           |    <0.001 |
|             roundAnyRawFNToRecFN                                                                |    <0.001 |
|         sfma                                                                                    |     0.008 |
|           fma                                                                                   |     0.007 |
|             mulAddRecFNToRaw_preMul                                                             |    <0.001 |
|             roundRawFNToRecFN                                                                   |    <0.001 |
|               roundAnyRawFNToRecFN                                                              |    <0.001 |
|       frontend                                                                                  |     0.047 |
|         BTB                                                                                     |     0.006 |
|           _T_1161_reg_0_255_0_0                                                                 |    <0.001 |
|           _T_1161_reg_256_511_0_0                                                               |    <0.001 |
|         fq                                                                                      |     0.003 |
|         icache                                                                                  |     0.024 |
|         tlb                                                                                     |     0.008 |
|       intsink                                                                                   |    <0.001 |
|         SynchronizerShiftReg_w1_d3                                                              |    <0.001 |
|       ptw                                                                                       |     0.005 |
|         arb                                                                                     |    <0.001 |
|       sync_xing                                                                                 |     0.006 |
|         Queue                                                                                   |     0.002 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_2                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.002 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_param_reg_0_1_0_0                                                               |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_3                                                                                 |     0.002 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_size_reg_0_1_0_2                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_source_reg_0_1_1_1                                                              |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_sink_reg_0_1_0_0                                                                |    <0.001 |
|           _T_35_sink_reg_0_1_1_1                                                                |    <0.001 |
|       tlMasterXbar                                                                              |    <0.001 |
|     uart_0                                                                                      |    <0.001 |
|       rxm                                                                                       |    <0.001 |
|       rxq                                                                                       |    <0.001 |
|         _T_35_reg_0_7_0_5                                                                       |    <0.001 |
|       txm                                                                                       |    <0.001 |
|       txq                                                                                       |    <0.001 |
|         _T_35_reg_0_7_0_5                                                                       |    <0.001 |
|     xilinxvcu118mig_1                                                                           |     1.094 |
|       axi4_async_xing_source                                                                    |     0.004 |
|         AsyncQueueSink                                                                          |    <0.001 |
|           deq_bits_reg                                                                          |    <0.001 |
|           ridx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|           valid_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|         AsyncQueueSink_1                                                                        |    <0.001 |
|           AsyncValidSync_1                                                                      |    <0.001 |
|             sink_extend                                                                         |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|           AsyncValidSync_2                                                                      |    <0.001 |
|             sink_valid                                                                          |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|           deq_bits_reg                                                                          |    <0.001 |
|           ridx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|           valid_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|         AsyncQueueSource                                                                        |    <0.001 |
|           ready_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|           widx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|         AsyncQueueSource_1                                                                      |    <0.001 |
|           AsyncValidSync                                                                        |    <0.001 |
|             source_valid                                                                        |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|               sync_3                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|           ready_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|           widx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|         AsyncQueueSource_2                                                                      |     0.002 |
|           ready_reg                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|           ridx_gray                                                                             |    <0.001 |
|             sync_0                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_1                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             sync_2                                                                              |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|           widx_bin                                                                              |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|             reg_3                                                                               |    <0.001 |
|           widx_gray                                                                             |    <0.001 |
|             reg_0                                                                               |    <0.001 |
|             reg_1                                                                               |    <0.001 |
|             reg_2                                                                               |    <0.001 |
|       buffer                                                                                    |     0.005 |
|         Queue                                                                                   |     0.003 |
|           _T_35_address_reg_0_1_0_5                                                             |    <0.001 |
|           _T_35_address_reg_0_1_12_17                                                           |    <0.001 |
|           _T_35_address_reg_0_1_6_11                                                            |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_mask_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_5                                                              |    <0.001 |
|         Queue_1                                                                                 |     0.003 |
|           _T_35_corrupt_reg_0_1_0_0                                                             |    <0.001 |
|           _T_35_data_reg_0_1_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_1_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_1_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_1_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_1_6_11                                                               |    <0.001 |
|           _T_35_denied_reg_0_1_0_0                                                              |    <0.001 |
|           _T_35_opcode_reg_0_1_0_2                                                              |    <0.001 |
|           _T_35_param_reg_0_1_1_1                                                               |    <0.001 |
|           _T_35_size_reg_0_1_0_3                                                                |    <0.001 |
|           _T_35_source_reg_0_1_0_5                                                              |    <0.001 |
|       deint                                                                                     |     0.007 |
|         Queue                                                                                   |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_1                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_10                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_11                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_12                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_13                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_14                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_15                                                                                |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_3                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_5                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_6                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_7                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_8                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|         Queue_9                                                                                 |    <0.001 |
|           _T_35_data_reg_0_7_0_5                                                                |    <0.001 |
|           _T_35_data_reg_0_7_12_17                                                              |    <0.001 |
|           _T_35_data_reg_0_7_18_23                                                              |    <0.001 |
|           _T_35_data_reg_0_7_24_29                                                              |    <0.001 |
|           _T_35_data_reg_0_7_6_11                                                               |    <0.001 |
|           _T_35_id_reg_0_7_0_3                                                                  |    <0.001 |
|           _T_35_last_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_0_0                                                                |    <0.001 |
|           _T_35_resp_reg_0_7_1_1                                                                |    <0.001 |
|           _T_35_user_reg_0_7_0_5                                                                |    <0.001 |
|       island                                                                                    |     1.075 |
|         axi4_async_xing_sink                                                                    |     0.006 |
|           AsyncQueueSink                                                                        |    <0.001 |
|             deq_bits_reg                                                                        |    <0.001 |
|             ridx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|             valid_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|           AsyncQueueSink_1                                                                      |    <0.001 |
|             AsyncValidSync_1                                                                    |    <0.001 |
|               sink_extend                                                                       |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             AsyncValidSync_2                                                                    |    <0.001 |
|               sink_valid                                                                        |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_1                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_2                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             deq_bits_reg                                                                        |    <0.001 |
|             ridx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|             valid_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|           AsyncQueueSink_2                                                                      |    <0.001 |
|             deq_bits_reg                                                                        |    <0.001 |
|             ridx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|             valid_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|           AsyncQueueSource                                                                      |     0.004 |
|             ready_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|             widx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|           AsyncQueueSource_1                                                                    |    <0.001 |
|             AsyncValidSync                                                                      |    <0.001 |
|               source_valid                                                                      |    <0.001 |
|                 sync_0                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_1                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_2                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|                 sync_3                                                                          |    <0.001 |
|                   reg_0                                                                         |    <0.001 |
|             ready_reg                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|             ridx_gray                                                                           |    <0.001 |
|               sync_0                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_1                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|               sync_2                                                                            |    <0.001 |
|                 reg_0                                                                           |    <0.001 |
|                 reg_1                                                                           |    <0.001 |
|                 reg_2                                                                           |    <0.001 |
|                 reg_3                                                                           |    <0.001 |
|             widx_bin                                                                            |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|               reg_3                                                                             |    <0.001 |
|             widx_gray                                                                           |    <0.001 |
|               reg_0                                                                             |    <0.001 |
|               reg_1                                                                             |    <0.001 |
|               reg_2                                                                             |    <0.001 |
|         blackbox                                                                                |     1.069 |
|           inst                                                                                  |     1.069 |
|             u_ddr4_infrastructure                                                               |     0.118 |
|             u_ddr4_mem_intfc                                                                    |     0.912 |
|               u_ddr_cal_riu                                                                     |     0.029 |
|                 mcs0                                                                            |     0.028 |
|                   inst                                                                          |     0.028 |
|                     dlmb                                                                        |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     dlmb_cntlr                                                                  |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                         lmb_mux_I                                                               |    <0.001 |
|                           one_lmb.pselect_mask_lmb                                              |    <0.001 |
|                     ilmb                                                                        |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     ilmb_cntlr                                                                  |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     iomodule_0                                                                  |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     lmb_bram_I                                                                  |     0.007 |
|                       U0                                                                        |     0.007 |
|                         inst_blk_mem_gen                                                        |     0.007 |
|                           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.007 |
|                             valid.cstr                                                          |     0.007 |
|                               ramloop[0].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[10].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[11].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[12].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[13].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[14].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[15].ram.r                                                 |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[1].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[2].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[3].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[4].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[5].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[6].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[7].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[8].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[9].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                     microblaze_I                                                                |     0.015 |
|                       U0                                                                        |     0.015 |
|                         MicroBlaze_Core_I                                                       |     0.015 |
|                           Performance.Core                                                      |     0.015 |
|                             Data_Flow_I                                                         |     0.010 |
|                               ALU_I                                                             |     0.002 |
|                                 Use_Carry_Decoding.CarryIn_MUXCY                                |    <0.001 |
|                                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |    <0.001 |
|                                   Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                                   Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                                   Last_Bit.MULT_AND_I                                           |    <0.001 |
|                                   Last_Bit.MUXCY_XOR_I                                          |     0.000 |
|                                   Last_Bit.Pre_MUXCY_I                                          |    <0.001 |
|                                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |     0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.001 |
|                                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |    <0.001 |
|                                   Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                     Using_FPGA.Native                                           |    <0.001 |
|                                   Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                               Barrel_Shifter_I                                                  |     0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |    <0.001 |
|                                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |    <0.001 |
|                               Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                               Data_Flow_Logic_I                                                 |    <0.001 |
|                                 Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                                 Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                                 Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                               MUL_Unit_I                                                        |     0.001 |
|                                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |    <0.001 |
|                                   Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |    <0.001 |
|                                   Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |    <0.001 |
|                                   Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                               Operand_Select_I                                                  |     0.002 |
|                                 Gen_Bit[0].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[10].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[11].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[12].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[13].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[14].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[15].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[16].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[17].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[18].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[19].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[1].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[20].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[21].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[22].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[23].MUXF7_I1                                            |     0.000 |
|                                 Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[2].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                                 Gen_Bit[3].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[4].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[5].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[6].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[7].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[8].MUXF7_I1                                             |     0.000 |
|                                 Gen_Bit[9].MUXF7_I1                                             |     0.000 |
|                               Register_File_I                                                   |     0.001 |
|                                 Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                                 Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                                   Using_FPGA.Native                                             |    <0.001 |
|                               Shift_Logic_Module_I                                              |     0.000 |
|                               Using_Div_Unit.Div_unit_I1                                        |     0.001 |
|                                 D_Handle[0].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[10].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[11].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[12].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[13].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[14].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[15].MUXCY_XOR_I                                        |    <0.001 |
|                                 D_Handle[16].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[17].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[18].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[19].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[1].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[20].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[21].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[22].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[23].MUXCY_XOR_I                                        |    <0.001 |
|                                 D_Handle[24].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[25].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[26].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[27].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[28].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[29].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[2].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[30].MUXCY_XOR_I                                        |     0.000 |
|                                 D_Handle[31].MUXCY_XOR_I                                        |    <0.001 |
|                                 D_Handle[3].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[4].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[5].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[6].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[7].MUXCY_XOR_I                                         |    <0.001 |
|                                 D_Handle[8].MUXCY_XOR_I                                         |     0.000 |
|                                 D_Handle[9].MUXCY_XOR_I                                         |     0.000 |
|                                 New_Q_Handle[0].MUXCY_XOR_I                                     |    <0.001 |
|                                 New_Q_Handle[0].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[10].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[10].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[11].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[11].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[12].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[12].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[13].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[13].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[14].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[14].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[15].MUXCY_XOR_I                                    |    <0.001 |
|                                 New_Q_Handle[15].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[16].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[16].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[17].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[17].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[18].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[18].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[19].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[19].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[1].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[1].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[20].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[20].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[21].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[21].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[22].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[22].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[23].MUXCY_XOR_I                                    |    <0.001 |
|                                 New_Q_Handle[23].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[24].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[24].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[25].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[25].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[26].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[26].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[27].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[27].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[28].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[28].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[29].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[29].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[2].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[2].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[30].MUXCY_XOR_I                                    |     0.000 |
|                                 New_Q_Handle[30].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[31].MUXCY_XOR_I                                    |    <0.001 |
|                                 New_Q_Handle[31].New_Q_LUT4                                     |    <0.001 |
|                                 New_Q_Handle[3].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[3].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[4].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[4].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[5].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[5].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[6].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[6].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[7].MUXCY_XOR_I                                     |    <0.001 |
|                                 New_Q_Handle[7].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[8].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[8].New_Q_LUT4                                      |    <0.001 |
|                                 New_Q_Handle[9].MUXCY_XOR_I                                     |     0.000 |
|                                 New_Q_Handle[9].New_Q_LUT4                                      |    <0.001 |
|                               Zero_Detect_I                                                     |    <0.001 |
|                                 Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                                 Zero_Detecting[3].I_Part_Of_Zero_Detect                         |     0.000 |
|                                 Zero_Detecting[5].I_Part_Of_Zero_Detect                         |    <0.001 |
|                               msr_reg_i                                                         |    <0.001 |
|                                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                |    <0.001 |
|                                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |    <0.001 |
|                                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             Decode_I                                                            |     0.005 |
|                               PC_Module_I                                                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |    <0.001 |
|                                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |    <0.001 |
|                                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |     0.000 |
|                                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |    <0.001 |
|                                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |     0.000 |
|                                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |     0.000 |
|                               PreFetch_Buffer_I1                                                |     0.002 |
|                                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |     0.000 |
|                                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |     0.000 |
|                                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |     0.000 |
|                                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |     0.000 |
|                                 Last_Sel_DFF                                                    |    <0.001 |
|                                 Mux_Select_Empty_LUT6                                           |    <0.001 |
|                                 Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                                 OF_Valid_DFF                                                    |    <0.001 |
|                               Use_MuxCy[10].OF_Piperun_Stage                                    |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[11].OF_Piperun_Stage                                    |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               Use_MuxCy[1].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[2].OF_Piperun_Stage                                     |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               Use_MuxCy[3].OF_Piperun_Stage                                     |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               Use_MuxCy[4].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[6].OF_Piperun_Stage                                     |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[8].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                               Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                               Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                               Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                               Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                               Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                               if_pc_incr_carry_and_0                                            |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               if_pc_incr_carry_and_3                                            |     0.000 |
|                                 MUXCY_I                                                         |     0.000 |
|                               jump_logic_I1                                                     |     0.001 |
|                                 MUXCY_JUMP_CARRY                                                |     0.000 |
|                                 MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                                 MUXCY_JUMP_CARRY3                                               |    <0.001 |
|                                 MUXCY_JUMP_CARRY4                                               |    <0.001 |
|                                 MUXCY_JUMP_CARRY5                                               |     0.000 |
|                                 MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                               mem_PipeRun_carry_and                                             |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                               mem_wait_on_ready_N_carry_or                                      |    <0.001 |
|                                 MUXCY_I                                                         |    <0.001 |
|                             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                             mem_databus_ready_sel_carry_or                                      |    <0.001 |
|                               MUXCY_I                                                           |    <0.001 |
|                           Reset_DFF                                                             |    <0.001 |
|                           Using_Async_Wakeup_0.Wakeup_DFF                                       |     0.000 |
|                     rst_0                                                                       |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                         EXT_LPF                                                                 |    <0.001 |
|                           ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |    <0.001 |
|                         SEQ                                                                     |    <0.001 |
|                           SEQ_COUNTER                                                           |    <0.001 |
|                     second_dlmb_cntlr                                                           |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     second_ilmb_cntlr                                                           |    <0.001 |
|                       U0                                                                        |    <0.001 |
|                     second_lmb_bram_I                                                           |     0.004 |
|                       U0                                                                        |     0.004 |
|                         inst_blk_mem_gen                                                        |     0.004 |
|                           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.004 |
|                             valid.cstr                                                          |     0.004 |
|                               ramloop[0].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[1].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[2].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[3].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[4].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[5].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[6].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|                               ramloop[7].ram.r                                                  |    <0.001 |
|                                 prim_noinit.ram                                                 |    <0.001 |
|               u_ddr_cal_top                                                                     |     0.074 |
|                 u_ddr_cal                                                                       |     0.041 |
|                   DDR_XSDB_BRAM                                                                 |    <0.001 |
|                     mem_inst                                                                    |    <0.001 |
|                       gen_mem[0].inst                                                           |    <0.001 |
|                   U_XSDB_SLAVE                                                                  |    <0.001 |
|                   u_ddr_cal_addr_decode                                                         |     0.036 |
|                     u_ddr_cal_cplx                                                              |     0.008 |
|                       u_ddr_cal_cplx_data                                                       |     0.002 |
|                     u_ddr_cal_odt                                                               |    <0.001 |
|                   u_ddr_config_rom                                                              |    <0.001 |
|                   u_xsdb_arbiter                                                                |     0.001 |
|                     u_slave_addr_sync                                                           |    <0.001 |
|                     u_slave_di_sync                                                             |    <0.001 |
|                     u_slave_do_sync                                                             |    <0.001 |
|                     u_slave_en_sync                                                             |    <0.001 |
|                     u_slave_rdy_cptd_sync                                                       |    <0.001 |
|                     u_slave_rdy_sync                                                            |    <0.001 |
|                     u_slave_we_sync                                                             |    <0.001 |
|                 u_ddr_mc_pi                                                                     |     0.025 |
|                   rdEn[0].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[0].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[1].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[1].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[2].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[2].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[3].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[3].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[4].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[4].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[5].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[5].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[6].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[6].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   rdEn[7].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|                   rdEn[7].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|                   u_ddr_mc_read                                                                 |     0.007 |
|                   u_ddr_mc_write                                                                |     0.007 |
|                     genByte[0].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[1].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[2].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[3].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[4].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[5].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[6].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|                     genByte[7].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                       genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                       u_ddr_mc_wr_dm                                                            |    <0.001 |
|               u_ddr_mc                                                                          |     0.019 |
|                 bgr[0].u_ddr_mc_group                                                           |     0.005 |
|                 bgr[1].u_ddr_mc_group                                                           |     0.004 |
|                 bgr[2].u_ddr_mc_group                                                           |     0.004 |
|                 bgr[3].u_ddr_mc_group                                                           |     0.004 |
|                 u_ddr_mc_act_timer                                                              |    <0.001 |
|                   rr[0].u__ddr_mc_act_rank                                                      |    <0.001 |
|                 u_ddr_mc_arb_a                                                                  |    <0.001 |
|                 u_ddr_mc_arb_c                                                                  |    <0.001 |
|                 u_ddr_mc_arb_mux_p                                                              |    <0.001 |
|                   u_ddr_mc_arb_p                                                                |    <0.001 |
|                 u_ddr_mc_ctl                                                                    |    <0.001 |
|                   u_ddr_mc_odt                                                                  |    <0.001 |
|                 u_ddr_mc_periodic                                                               |    <0.001 |
|                 u_ddr_mc_rd_wr                                                                  |    <0.001 |
|                   wtrs[0].u_ddr_mc_wtr                                                          |    <0.001 |
|                 u_ddr_mc_ref                                                                    |    <0.001 |
|               u_ddr_ui                                                                          |     0.050 |
|                 u_ddr_ui_cmd                                                                    |    <0.001 |
|                 u_ddr_ui_rd_data                                                                |     0.036 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                              |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                               |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                               |    <0.001 |
|                   not_strict_mode.status_ram_0.RAM32M0                                          |    <0.001 |
|                   not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1                     |    <0.001 |
|                   not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1                     |    <0.001 |
|                   not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1                     |    <0.001 |
|                 u_ddr_ui_wr_data                                                                |     0.013 |
|                   rams[0].RAM32M0                                                               |    <0.001 |
|                   rams[1].RAM32M0                                                               |    <0.001 |
|                   wr_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[22].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[23].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[24].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[25].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[26].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[27].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[28].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[29].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[30].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[31].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[32].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[33].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[34].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[35].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[36].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[37].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[38].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[39].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[40].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[41].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[42].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[43].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[44].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[45].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[46].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[47].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[48].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[49].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[50].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[51].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[52].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[53].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[54].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[55].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[56].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[57].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[58].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[59].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[60].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[61].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[62].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[63].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[64].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[65].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[66].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[67].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[68].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[69].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[70].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[71].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[72].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[73].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[74].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[75].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[76].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[77].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[78].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[79].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[80].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[81].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[82].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[83].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[84].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[85].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[86].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[87].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[88].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[89].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|                   wr_buffer_ram[90].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[91].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[92].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[93].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[94].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[95].RAM32M0                                                     |    <0.001 |
|                   wr_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|               u_en_vtc_sync                                                                     |    <0.001 |
|               u_fab_rst_sync                                                                    |    <0.001 |
|               u_io_addr_strobe_lvl_sync                                                         |    <0.001 |
|               u_io_addr_sync                                                                    |     0.001 |
|               u_io_read_data_sync                                                               |    <0.001 |
|               u_io_ready_lvl_sync                                                               |    <0.001 |
|               u_io_write_data_sync                                                              |    <0.001 |
|               u_io_write_strobe_sync                                                            |    <0.001 |
|               u_mig_ddr4_phy                                                                    |     0.738 |
|                 inst                                                                            |     0.738 |
|                   generate_block1.u_ddr_xiphy                                                   |     0.188 |
|                     byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.011 |
|                       I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.005 |
|                       I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.017 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                     byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.018 |
|                       I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                       I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                       I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                       I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                       I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                       u_xiphy_riuor                                                             |    <0.001 |
|                   u_ddr4_phy_pll                                                                |     0.154 |
|                   u_ddr_iob                                                                     |     0.393 |
|                     genByte[0].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[10].u_ddr_iob_byte                                                  |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[11].u_ddr_iob_byte                                                  |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[1].u_ddr_iob_byte                                                   |     0.003 |
|                     genByte[2].u_ddr_iob_byte                                                   |     0.014 |
|                       genBuf[6].OBUFDS                                                          |     0.002 |
|                     genByte[3].u_ddr_iob_byte                                                   |     0.017 |
|                     genByte[4].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[5].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[6].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[8].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                     genByte[9].u_ddr_iob_byte                                                   |     0.045 |
|                       genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                       genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[6].IO_BUFDS                                                        |     0.008 |
|                         OBUFTDS                                                                 |    <0.001 |
|                       genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                       genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|               u_phy2clb_bisc_complete_sync                                                      |    <0.001 |
|               u_phy2clb_fixdly_rdy_low                                                          |    <0.001 |
|               u_phy2clb_fixdly_rdy_upp                                                          |    <0.001 |
|               u_phy2clb_phy_rdy_low                                                             |    <0.001 |
|               u_phy2clb_phy_rdy_upp                                                             |    <0.001 |
|               u_phy2clb_phy_ready_sync                                                          |    <0.001 |
|               u_riu2clb_valid_sync                                                              |    <0.001 |
|             u_ddr_axi                                                                           |     0.039 |
|               USE_UPSIZER.upsizer_d2                                                            |     0.024 |
|                 USE_READ.read_addr_inst                                                         |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                 USE_READ.read_data_inst                                                         |     0.004 |
|                 USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                 USE_WRITE.write_data_inst                                                       |     0.008 |
|                 mi_register_slice_inst                                                          |     0.009 |
|                   r_pipe                                                                        |     0.009 |
|                 si_register_slice_inst                                                          |    <0.001 |
|                   ar_pipe                                                                       |    <0.001 |
|                   aw_pipe                                                                       |    <0.001 |
|               axi_ar_channel_0                                                                  |     0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 axi_mc_cmd_translator_0                                                         |    <0.001 |
|                   axi_mc_incr_cmd_0                                                             |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                             |    <0.001 |
|               axi_aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 axi_mc_cmd_translator_0                                                         |    <0.001 |
|                   axi_mc_incr_cmd_0                                                             |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                             |    <0.001 |
|               axi_b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|               axi_cmd_arbiter_0                                                                 |    <0.001 |
|               axi_r_channel_0                                                                   |     0.005 |
|                 rd_data_fifo_0                                                                  |     0.005 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               axi_w_channel_0                                                                   |     0.007 |
|       toaxi4                                                                                    |    <0.001 |
|         Queue                                                                                   |    <0.001 |
|         Queue_1                                                                                 |    <0.001 |
|       yank                                                                                      |     0.002 |
|         Queue                                                                                   |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_1                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_10                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_11                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_12                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_13                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_14                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_15                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_16                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_17                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_18                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_19                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_2                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_20                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_21                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_22                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_23                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_24                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_25                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_26                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_27                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_28                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_29                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_3                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_30                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_31                                                                                |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_4                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_5                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_6                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_7                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_8                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|         Queue_9                                                                                 |    <0.001 |
|           _T_35_reg_0_3_0_5                                                                     |    <0.001 |
|   jtag_TCK_IBUF_inst                                                                            |    <0.001 |
|   jtag_TDI_IBUF_inst                                                                            |    <0.001 |
|   jtag_TMS_IBUF_inst                                                                            |    <0.001 |
|   reset_IBUF_inst                                                                               |    <0.001 |
|   safe_reset                                                                                    |    <0.001 |
|     hold_clock0                                                                                 |    <0.001 |
|       capture                                                                                   |    <0.001 |
|     sync_clock2                                                                                 |    <0.001 |
|     sync_clock3                                                                                 |    <0.001 |
|     sync_clock4                                                                                 |    <0.001 |
|   sdio_spi_bridge                                                                               |     0.001 |
|     buf_cmd                                                                                     |    <0.001 |
|     buf_dat0                                                                                    |    <0.001 |
|     buf_dat3                                                                                    |    <0.001 |
|   sys_clk_ibufds                                                                                |     0.003 |
|   uart_rx_IBUF_inst                                                                             |    <0.001 |
|   uart_rxd_sync                                                                                 |    <0.001 |
|   vcu118_sys_clock_mmcm0                                                                        |     0.220 |
|     inst                                                                                        |     0.220 |
|   vcu118_sys_clock_mmcm1                                                                        |     0.219 |
|     inst                                                                                        |     0.219 |
+-------------------------------------------------------------------------------------------------+-----------+


