{"vcs1":{"timestamp_begin":1731423310.982233992, "rt":2.26, "ut":0.99, "st":0.31}}
{"vcselab":{"timestamp_begin":1731423313.423931033, "rt":1.12, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1731423314.620460191, "rt":0.38, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731423310.271573095}
{"VCS_COMP_START_TIME": 1731423310.271573095}
{"VCS_COMP_END_TIME": 1731423363.120483546}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231600}}
