

================================================================
== Vitis HLS Report for 'ne_to_mp_adapter'
================================================================
* Date:           Fri May  3 00:22:15 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.492 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502|  1.673 us|  1.673 us|  502|  502|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_1  |      500|      500|        50|         50|         50|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 50, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 53 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 54 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04860, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04859, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04858, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04857, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04856, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04855, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04854, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04853, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04752, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04751, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04750, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04749, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04748, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04747, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04746, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_047, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03645, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03644, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03643, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03642, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03641, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03640, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03639, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_036, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0338, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0337, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0336, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0335, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0334, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0333, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0332, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0331, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02530, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02529, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02528, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02527, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02526, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02525, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02524, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_025, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0222, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0221, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0220, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0219, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0218, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0217, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0216, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0415, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0414, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0413, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0412, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0411, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0410, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_049, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_048, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 123 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i32 %num_of_nodes_read" [example-4/src/conv_layer.cc:142]   --->   Operation 124 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i32 %num_of_nodes_read" [example-4/src/conv_layer.cc:142]   --->   Operation 125 'sext' 'sext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num_of_nodes_read, i32 31" [example-4/src/conv_layer.cc:142]   --->   Operation 126 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.88ns)   --->   "%add_ln142_1 = add i33 %sext_ln142_1, i33 1" [example-4/src/conv_layer.cc:142]   --->   Operation 127 'add' 'add_ln142_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln142_1, i32 32" [example-4/src/conv_layer.cc:142]   --->   Operation 128 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln142)   --->   "%xor_ln142 = xor i33 %sext_ln142_1, i33 8589934591" [example-4/src/conv_layer.cc:142]   --->   Operation 129 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln142)   --->   "%p_lshr = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %xor_ln142, i32 1, i32 32" [example-4/src/conv_layer.cc:142]   --->   Operation 130 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln142 = sub i32 0, i32 %p_lshr" [example-4/src/conv_layer.cc:142]   --->   Operation 131 'sub' 'sub_ln142' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%tmp_1205 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln142_1, i32 1, i32 32" [example-4/src/conv_layer.cc:142]   --->   Operation 132 'partselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%select_ln142 = select i1 %tmp_1204, i32 %sub_ln142, i32 %tmp_1205" [example-4/src/conv_layer.cc:142]   --->   Operation 133 'select' 'select_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln142_1 = select i1 %tmp_1203, i32 0, i32 %select_ln142" [example-4/src/conv_layer.cc:142]   --->   Operation 134 'select' 'select_ln142_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1206 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %select_ln142_1, i1 0" [example-4/src/conv_layer.cc:142]   --->   Operation 135 'bitconcatenate' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i33 %tmp_1206" [example-4/src/conv_layer.cc:142]   --->   Operation 136 'sext' 'sext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln142 = store i64 0, i64 %nd" [example-4/src/conv_layer.cc:142]   --->   Operation 137 'store' 'store_ln142' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln142 = br void" [example-4/src/conv_layer.cc:142]   --->   Operation 138 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%nd_base = load i64 %nd" [example-4/src/conv_layer.cc:142]   --->   Operation 139 'load' 'nd_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty" [example-4/src/conv_layer.cc:163]   --->   Operation 140 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.06ns)   --->   "%icmp_ln142 = icmp_eq  i64 %nd_base, i64 %sext_ln142_2" [example-4/src/conv_layer.cc:142]   --->   Operation 141 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %.split2, void %._crit_edge.loopexit" [example-4/src/conv_layer.cc:142]   --->   Operation 142 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %nd_base, i32 1, i32 8" [example-4/src/conv_layer.cc:142]   --->   Operation 143 'partselect' 'tmp' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast420 = zext i8 %tmp" [example-4/src/conv_layer.cc:142]   --->   Operation 144 'zext' 'p_cast420' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%pes_per_node_addr = getelementptr i8 %pes_per_node, i64 0, i64 %p_cast420" [example-4/src/conv_layer.cc:142]   --->   Operation 145 'getelementptr' 'pes_per_node_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node cmp3_1)   --->   "%empty_81 = or i64 %nd_base, i64 1" [example-4/src/conv_layer.cc:142]   --->   Operation 146 'or' 'empty_81' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.06ns) (out node of the LUT)   --->   "%cmp3_1 = icmp_slt  i64 %empty_81, i64 %sext_ln142" [example-4/src/conv_layer.cc:142]   --->   Operation 147 'icmp' 'cmp3_1' <Predicate = (!icmp_ln142)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [2/2] (0.62ns)   --->   "%pes_per_node_load = load i8 %pes_per_node_addr" [example-4/src/conv_layer.cc:142]   --->   Operation 148 'load' 'pes_per_node_load' <Predicate = (!icmp_ln142)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 250> <RAM>
ST_1 : Operation 149 [1/1] (1.21ns)   --->   "%empty_83 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'read' 'empty_83' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val = extractvalue i32 %empty_83" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'extractvalue' 'ne_out_0_0_0_0_0_val' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val = extractvalue i32 %empty_83" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'extractvalue' 'ne_out_0_0_0_0_01_val' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.21ns)   --->   "%empty_84 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'empty_84' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val = extractvalue i32 %empty_84" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'extractvalue' 'ne_out_0_0_0_0_012_val' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val = extractvalue i32 %empty_84" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'extractvalue' 'ne_out_0_0_0_0_013_val' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [example-4/src/conv_layer.cc:178]   --->   Operation 1373 'ret' 'ret_ln178' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 50, i32 0, i32 0, i32 0, void @empty_8" [example-4/src/conv_layer.cc:142]   --->   Operation 155 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [example-4/src/conv_layer.cc:142]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [example-4/src/conv_layer.cc:142]   --->   Operation 157 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/2] (0.62ns)   --->   "%pes_per_node_load = load i8 %pes_per_node_addr" [example-4/src/conv_layer.cc:142]   --->   Operation 158 'load' 'pes_per_node_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 250> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%empty_82 = trunc i8 %pes_per_node_load" [example-4/src/conv_layer.cc:142]   --->   Operation 159 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %pes_per_node_load, i32 1" [example-4/src/conv_layer.cc:142]   --->   Operation 160 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %pes_per_node_load, i32 2" [example-4/src/conv_layer.cc:142]   --->   Operation 161 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %pes_per_node_load, i32 3" [example-4/src/conv_layer.cc:142]   --->   Operation 162 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.1, void %._crit_edge.0" [example-4/src/conv_layer.cc:152]   --->   Operation 163 'br' 'br_ln152' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_load, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_s, i16 %ne_out_0_0_0_0_013_val, i16 %ne_out_0_0_0_0_012_val" [example-4/src/conv_layer.cc:163]   --->   Operation 165 'bitconcatenate' 'or_ln' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.1" [example-4/src/conv_layer.cc:174]   --->   Operation 166 'br' 'br_ln174' <Predicate = (cmp3_1)> <Delay = 0.38>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%empty_86 = phi i128 %or_ln, void %._crit_edge.0, i128 %p_load, void %.split2" [example-4/src/conv_layer.cc:163]   --->   Operation 167 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.21ns)   --->   "%empty_87 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'read' 'empty_87' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val1 = extractvalue i32 %empty_87" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'extractvalue' 'ne_out_0_0_0_0_0_val1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val1 = extractvalue i32 %empty_87" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'extractvalue' 'ne_out_0_0_0_0_01_val1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.2, void %._crit_edge.1" [example-4/src/conv_layer.cc:152]   --->   Operation 171 'br' 'br_ln152' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 172 [1/1] (1.21ns)   --->   "%empty_85 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'read' 'empty_85' <Predicate = (cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val1 = extractvalue i32 %empty_85" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'extractvalue' 'ne_out_0_0_0_0_012_val1' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val1 = extractvalue i32 %empty_85" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 174 'extractvalue' 'ne_out_0_0_0_0_013_val1' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i128 %empty_86" [example-4/src/conv_layer.cc:163]   --->   Operation 175 'trunc' 'trunc_ln163' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_797 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_86, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 176 'partselect' 'tmp_797' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln163_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_797, i16 %ne_out_0_0_0_0_013_val1, i16 %ne_out_0_0_0_0_012_val1, i32 %trunc_ln163" [example-4/src/conv_layer.cc:163]   --->   Operation 177 'bitconcatenate' 'or_ln163_2' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.2" [example-4/src/conv_layer.cc:174]   --->   Operation 178 'br' 'br_ln174' <Predicate = (cmp3_1)> <Delay = 0.38>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 179 'bitselect' 'tmp_1259' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1259, void %._crit_edge9.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 180 'br' 'br_ln169' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 181 'bitselect' 'tmp_1260' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1260, void %._crit_edge10.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 182 'br' 'br_ln169' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 183 'bitselect' 'tmp_1261' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1261, void %._crit_edge11.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 184 'br' 'br_ln169' <Predicate = (cmp3_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%empty_89 = phi i128 %or_ln163_2, void %._crit_edge.1, i128 %empty_86, void %.split.1" [example-4/src/conv_layer.cc:163]   --->   Operation 185 'phi' 'empty_89' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.21ns)   --->   "%empty_90 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 186 'read' 'empty_90' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val2 = extractvalue i32 %empty_90" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'extractvalue' 'ne_out_0_0_0_0_0_val2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val2 = extractvalue i32 %empty_90" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 188 'extractvalue' 'ne_out_0_0_0_0_01_val2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.3, void %._crit_edge.2" [example-4/src/conv_layer.cc:152]   --->   Operation 189 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_3 : Operation 190 [1/1] (1.21ns)   --->   "%empty_88 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 190 'read' 'empty_88' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val2 = extractvalue i32 %empty_88" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 191 'extractvalue' 'ne_out_0_0_0_0_012_val2' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val2 = extractvalue i32 %empty_88" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 192 'extractvalue' 'ne_out_0_0_0_0_013_val2' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = trunc i128 %empty_89" [example-4/src/conv_layer.cc:163]   --->   Operation 193 'trunc' 'trunc_ln163_1' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_89, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 194 'partselect' 'tmp_798' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln163_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_798, i16 %ne_out_0_0_0_0_013_val2, i16 %ne_out_0_0_0_0_012_val2, i64 %trunc_ln163_1" [example-4/src/conv_layer.cc:163]   --->   Operation 195 'bitconcatenate' 'or_ln163_4' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.3" [example-4/src/conv_layer.cc:174]   --->   Operation 196 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%empty_92 = phi i128 %or_ln163_4, void %._crit_edge.2, i128 %empty_89, void %.split.2" [example-4/src/conv_layer.cc:163]   --->   Operation 197 'phi' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i128 %empty_92" [example-4/src/conv_layer.cc:151]   --->   Operation 198 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (1.21ns)   --->   "%empty_93 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'empty_93' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val3 = extractvalue i32 %empty_93" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 200 'extractvalue' 'ne_out_0_0_0_0_0_val3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val3 = extractvalue i32 %empty_93" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'extractvalue' 'ne_out_0_0_0_0_01_val3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 202 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val, i16 %ne_out_0_0_0_0_01_val, i16 %ne_out_0_0_0_0_0_val1, i16 %ne_out_0_0_0_0_01_val1, i16 %ne_out_0_0_0_0_0_val2, i16 %ne_out_0_0_0_0_01_val2, i16 %ne_out_0_0_0_0_0_val3, i16 %ne_out_0_0_0_0_01_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 203 'write' 'write_ln174' <Predicate = (empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.3" [example-4/src/conv_layer.cc:169]   --->   Operation 204 'br' 'br_ln169' <Predicate = (empty_82)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 205 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val, i16 %ne_out_0_0_0_0_01_val, i16 %ne_out_0_0_0_0_0_val1, i16 %ne_out_0_0_0_0_01_val1, i16 %ne_out_0_0_0_0_0_val2, i16 %ne_out_0_0_0_0_01_val2, i16 %ne_out_0_0_0_0_0_val3, i16 %ne_out_0_0_0_0_01_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.3" [example-4/src/conv_layer.cc:169]   --->   Operation 207 'br' 'br_ln169' <Predicate = (tmp_1207)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 208 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val, i16 %ne_out_0_0_0_0_01_val, i16 %ne_out_0_0_0_0_0_val1, i16 %ne_out_0_0_0_0_01_val1, i16 %ne_out_0_0_0_0_0_val2, i16 %ne_out_0_0_0_0_01_val2, i16 %ne_out_0_0_0_0_0_val3, i16 %ne_out_0_0_0_0_01_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.3" [example-4/src/conv_layer.cc:169]   --->   Operation 210 'br' 'br_ln169' <Predicate = (tmp_1208)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 211 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val, i16 %ne_out_0_0_0_0_01_val, i16 %ne_out_0_0_0_0_0_val1, i16 %ne_out_0_0_0_0_01_val1, i16 %ne_out_0_0_0_0_0_val2, i16 %ne_out_0_0_0_0_01_val2, i16 %ne_out_0_0_0_0_0_val3, i16 %ne_out_0_0_0_0_01_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 212 'write' 'write_ln174' <Predicate = (p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.3" [example-4/src/conv_layer.cc:169]   --->   Operation 213 'br' 'br_ln169' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.4, void" [example-4/src/conv_layer.cc:152]   --->   Operation 214 'br' 'br_ln152' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 215 [1/1] (1.21ns)   --->   "%empty_91 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'empty_91' <Predicate = (cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val3 = extractvalue i32 %empty_91" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 216 'extractvalue' 'ne_out_0_0_0_0_012_val3' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val3 = extractvalue i32 %empty_91" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'extractvalue' 'ne_out_0_0_0_0_013_val3' <Predicate = (cmp3_1)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 218 'bitselect' 'tmp_1210' <Predicate = (cmp3_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln163_2 = trunc i128 %empty_92" [example-4/src/conv_layer.cc:163]   --->   Operation 219 'trunc' 'trunc_ln163_2' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln163_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val3, i16 %ne_out_0_0_0_0_012_val3, i96 %trunc_ln151" [example-4/src/conv_layer.cc:163]   --->   Operation 220 'bitconcatenate' 'or_ln163_6' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1210, void %._crit_edge8.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 221 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln174_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 222 'partselect' 'trunc_ln174_s' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 223 'partselect' 'trunc_ln174_1' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'partselect' 'trunc_ln174_2' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln174_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 225 'partselect' 'trunc_ln174_3' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln174_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'partselect' 'trunc_ln174_4' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_2, i16 %trunc_ln174_s, i16 %trunc_ln174_1, i16 %trunc_ln174_2, i16 %trunc_ln174_3, i16 %trunc_ln174_4, i16 %ne_out_0_0_0_0_012_val3, i16 %ne_out_0_0_0_0_013_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.3" [example-4/src/conv_layer.cc:169]   --->   Operation 228 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1210)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 229 'bitselect' 'tmp_1211' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1211, void %._crit_edge9.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 230 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.21ns)   --->   "%empty_96 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 231 'read' 'empty_96' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val4 = extractvalue i32 %empty_96" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 232 'extractvalue' 'ne_out_0_0_0_0_0_val4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val4 = extractvalue i32 %empty_96" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 233 'extractvalue' 'ne_out_0_0_0_0_01_val4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.21ns)   --->   "%empty_94 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 234 'read' 'empty_94' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val4 = extractvalue i32 %empty_94" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 235 'extractvalue' 'ne_out_0_0_0_0_012_val4' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val4 = extractvalue i32 %empty_94" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 236 'extractvalue' 'ne_out_0_0_0_0_013_val4' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln174_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'partselect' 'trunc_ln174_5' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln174_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'partselect' 'trunc_ln174_6' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln174_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'partselect' 'trunc_ln174_7' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln174_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 240 'partselect' 'trunc_ln174_8' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln174_9 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'partselect' 'trunc_ln174_9' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_2, i16 %trunc_ln174_5, i16 %trunc_ln174_6, i16 %trunc_ln174_7, i16 %trunc_ln174_8, i16 %trunc_ln174_9, i16 %ne_out_0_0_0_0_012_val3, i16 %ne_out_0_0_0_0_013_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 242 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.3" [example-4/src/conv_layer.cc:169]   --->   Operation 243 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1211)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 244 'bitselect' 'tmp_1212' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1212, void %._crit_edge10.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 245 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (1.21ns)   --->   "%empty_99 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 246 'read' 'empty_99' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val5 = extractvalue i32 %empty_99" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 247 'extractvalue' 'ne_out_0_0_0_0_0_val5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val5 = extractvalue i32 %empty_99" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 248 'extractvalue' 'ne_out_0_0_0_0_01_val5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.21ns)   --->   "%empty_97 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 249 'read' 'empty_97' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val5 = extractvalue i32 %empty_97" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 250 'extractvalue' 'ne_out_0_0_0_0_012_val5' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val5 = extractvalue i32 %empty_97" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 251 'extractvalue' 'ne_out_0_0_0_0_013_val5' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln174_10 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 252 'partselect' 'trunc_ln174_10' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln174_11 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'partselect' 'trunc_ln174_11' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln174_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'partselect' 'trunc_ln174_12' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln174_13 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'partselect' 'trunc_ln174_13' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln174_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'partselect' 'trunc_ln174_14' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_2, i16 %trunc_ln174_10, i16 %trunc_ln174_11, i16 %trunc_ln174_12, i16 %trunc_ln174_13, i16 %trunc_ln174_14, i16 %ne_out_0_0_0_0_012_val3, i16 %ne_out_0_0_0_0_013_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.3" [example-4/src/conv_layer.cc:169]   --->   Operation 258 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1212)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 259 'bitselect' 'tmp_1213' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1213, void %._crit_edge11.3, void" [example-4/src/conv_layer.cc:169]   --->   Operation 260 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.21ns)   --->   "%empty_102 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 261 'read' 'empty_102' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val6 = extractvalue i32 %empty_102" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 262 'extractvalue' 'ne_out_0_0_0_0_0_val6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val6 = extractvalue i32 %empty_102" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 263 'extractvalue' 'ne_out_0_0_0_0_01_val6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (1.21ns)   --->   "%empty_100 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 264 'read' 'empty_100' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val6 = extractvalue i32 %empty_100" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 265 'extractvalue' 'ne_out_0_0_0_0_012_val6' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val6 = extractvalue i32 %empty_100" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 266 'extractvalue' 'ne_out_0_0_0_0_013_val6' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln174_15 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 267 'partselect' 'trunc_ln174_15' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln174_16 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 268 'partselect' 'trunc_ln174_16' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln174_17 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 269 'partselect' 'trunc_ln174_17' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln174_18 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 270 'partselect' 'trunc_ln174_18' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln174_19 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_92, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 271 'partselect' 'trunc_ln174_19' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_2, i16 %trunc_ln174_15, i16 %trunc_ln174_16, i16 %trunc_ln174_17, i16 %trunc_ln174_18, i16 %trunc_ln174_19, i16 %ne_out_0_0_0_0_012_val3, i16 %ne_out_0_0_0_0_013_val3" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 272 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.3" [example-4/src/conv_layer.cc:169]   --->   Operation 273 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1213)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.4" [example-4/src/conv_layer.cc:174]   --->   Operation 274 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%empty_95 = phi i128 %or_ln163_6, void %._crit_edge11.3, i128 %empty_92, void %._crit_edge16.3" [example-4/src/conv_layer.cc:163]   --->   Operation 275 'phi' 'empty_95' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.5, void %._crit_edge.4" [example-4/src/conv_layer.cc:152]   --->   Operation 276 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_95, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 277 'partselect' 'tmp_799' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln163_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_799, i16 %ne_out_0_0_0_0_013_val4, i16 %ne_out_0_0_0_0_012_val4" [example-4/src/conv_layer.cc:163]   --->   Operation 278 'bitconcatenate' 'or_ln163_7' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.5" [example-4/src/conv_layer.cc:174]   --->   Operation 279 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%empty_98 = phi i128 %or_ln163_7, void %._crit_edge.4, i128 %empty_95, void %.split.4" [example-4/src/conv_layer.cc:163]   --->   Operation 280 'phi' 'empty_98' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.6, void %._crit_edge.5" [example-4/src/conv_layer.cc:152]   --->   Operation 281 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln163_3 = trunc i128 %empty_98" [example-4/src/conv_layer.cc:163]   --->   Operation 282 'trunc' 'trunc_ln163_3' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_800 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_98, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 283 'partselect' 'tmp_800' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln163_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_800, i16 %ne_out_0_0_0_0_013_val5, i16 %ne_out_0_0_0_0_012_val5, i32 %trunc_ln163_3" [example-4/src/conv_layer.cc:163]   --->   Operation 284 'bitconcatenate' 'or_ln163_9' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.6" [example-4/src/conv_layer.cc:174]   --->   Operation 285 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%empty_101 = phi i128 %or_ln163_9, void %._crit_edge.5, i128 %empty_98, void %.split.5" [example-4/src/conv_layer.cc:163]   --->   Operation 286 'phi' 'empty_101' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.7, void %._crit_edge.6" [example-4/src/conv_layer.cc:152]   --->   Operation 287 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln163_4 = trunc i128 %empty_101" [example-4/src/conv_layer.cc:163]   --->   Operation 288 'trunc' 'trunc_ln163_4' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_801 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_101, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 289 'partselect' 'tmp_801' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln163_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_801, i16 %ne_out_0_0_0_0_013_val6, i16 %ne_out_0_0_0_0_012_val6, i64 %trunc_ln163_4" [example-4/src/conv_layer.cc:163]   --->   Operation 290 'bitconcatenate' 'or_ln163_s' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.7" [example-4/src/conv_layer.cc:174]   --->   Operation 291 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%empty_104 = phi i128 %or_ln163_s, void %._crit_edge.6, i128 %empty_101, void %.split.6" [example-4/src/conv_layer.cc:163]   --->   Operation 292 'phi' 'empty_104' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = trunc i128 %empty_104" [example-4/src/conv_layer.cc:151]   --->   Operation 293 'trunc' 'trunc_ln151_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (1.21ns)   --->   "%empty_105 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 294 'read' 'empty_105' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val7 = extractvalue i32 %empty_105" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 295 'extractvalue' 'ne_out_0_0_0_0_0_val7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val7 = extractvalue i32 %empty_105" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 296 'extractvalue' 'ne_out_0_0_0_0_01_val7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 297 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val4, i16 %ne_out_0_0_0_0_01_val4, i16 %ne_out_0_0_0_0_0_val5, i16 %ne_out_0_0_0_0_01_val5, i16 %ne_out_0_0_0_0_0_val6, i16 %ne_out_0_0_0_0_01_val6, i16 %ne_out_0_0_0_0_0_val7, i16 %ne_out_0_0_0_0_01_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 298 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.7" [example-4/src/conv_layer.cc:169]   --->   Operation 299 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 300 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val4, i16 %ne_out_0_0_0_0_01_val4, i16 %ne_out_0_0_0_0_0_val5, i16 %ne_out_0_0_0_0_01_val5, i16 %ne_out_0_0_0_0_0_val6, i16 %ne_out_0_0_0_0_01_val6, i16 %ne_out_0_0_0_0_0_val7, i16 %ne_out_0_0_0_0_01_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 301 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.7" [example-4/src/conv_layer.cc:169]   --->   Operation 302 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 303 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val4, i16 %ne_out_0_0_0_0_01_val4, i16 %ne_out_0_0_0_0_0_val5, i16 %ne_out_0_0_0_0_01_val5, i16 %ne_out_0_0_0_0_0_val6, i16 %ne_out_0_0_0_0_01_val6, i16 %ne_out_0_0_0_0_0_val7, i16 %ne_out_0_0_0_0_01_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 304 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.7" [example-4/src/conv_layer.cc:169]   --->   Operation 305 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 306 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val4, i16 %ne_out_0_0_0_0_01_val4, i16 %ne_out_0_0_0_0_0_val5, i16 %ne_out_0_0_0_0_01_val5, i16 %ne_out_0_0_0_0_0_val6, i16 %ne_out_0_0_0_0_01_val6, i16 %ne_out_0_0_0_0_0_val7, i16 %ne_out_0_0_0_0_01_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 307 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.7" [example-4/src/conv_layer.cc:169]   --->   Operation 308 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.8, void" [example-4/src/conv_layer.cc:152]   --->   Operation 309 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_8 : Operation 310 [1/1] (1.21ns)   --->   "%empty_103 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 310 'read' 'empty_103' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val7 = extractvalue i32 %empty_103" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 311 'extractvalue' 'ne_out_0_0_0_0_012_val7' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val7 = extractvalue i32 %empty_103" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 312 'extractvalue' 'ne_out_0_0_0_0_013_val7' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 313 'bitselect' 'tmp_1214' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln163_5 = trunc i128 %empty_104" [example-4/src/conv_layer.cc:163]   --->   Operation 314 'trunc' 'trunc_ln163_5' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln163_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val7, i16 %ne_out_0_0_0_0_012_val7, i96 %trunc_ln151_1" [example-4/src/conv_layer.cc:163]   --->   Operation 315 'bitconcatenate' 'or_ln163_1' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1214, void %._crit_edge8.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 316 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln174_20 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 317 'partselect' 'trunc_ln174_20' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln174_21 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 318 'partselect' 'trunc_ln174_21' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln174_22 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 319 'partselect' 'trunc_ln174_22' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln174_23 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 320 'partselect' 'trunc_ln174_23' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln174_24 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 321 'partselect' 'trunc_ln174_24' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_5, i16 %trunc_ln174_20, i16 %trunc_ln174_21, i16 %trunc_ln174_22, i16 %trunc_ln174_23, i16 %trunc_ln174_24, i16 %ne_out_0_0_0_0_012_val7, i16 %ne_out_0_0_0_0_013_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 322 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.7" [example-4/src/conv_layer.cc:169]   --->   Operation 323 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1214)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 324 'bitselect' 'tmp_1215' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1215, void %._crit_edge9.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 325 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (1.21ns)   --->   "%empty_108 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 326 'read' 'empty_108' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val8 = extractvalue i32 %empty_108" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 327 'extractvalue' 'ne_out_0_0_0_0_0_val8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val8 = extractvalue i32 %empty_108" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 328 'extractvalue' 'ne_out_0_0_0_0_01_val8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (1.21ns)   --->   "%empty_106 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 329 'read' 'empty_106' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val8 = extractvalue i32 %empty_106" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 330 'extractvalue' 'ne_out_0_0_0_0_012_val8' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val8 = extractvalue i32 %empty_106" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 331 'extractvalue' 'ne_out_0_0_0_0_013_val8' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln174_25 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 332 'partselect' 'trunc_ln174_25' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln174_26 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 333 'partselect' 'trunc_ln174_26' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln174_27 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 334 'partselect' 'trunc_ln174_27' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln174_28 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 335 'partselect' 'trunc_ln174_28' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln174_29 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 336 'partselect' 'trunc_ln174_29' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_5, i16 %trunc_ln174_25, i16 %trunc_ln174_26, i16 %trunc_ln174_27, i16 %trunc_ln174_28, i16 %trunc_ln174_29, i16 %ne_out_0_0_0_0_012_val7, i16 %ne_out_0_0_0_0_013_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 337 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.7" [example-4/src/conv_layer.cc:169]   --->   Operation 338 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1215)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 339 'bitselect' 'tmp_1216' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1216, void %._crit_edge10.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 340 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (1.21ns)   --->   "%empty_111 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 341 'read' 'empty_111' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val9 = extractvalue i32 %empty_111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 342 'extractvalue' 'ne_out_0_0_0_0_0_val9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val9 = extractvalue i32 %empty_111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 343 'extractvalue' 'ne_out_0_0_0_0_01_val9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (1.21ns)   --->   "%empty_109 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 344 'read' 'empty_109' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val9 = extractvalue i32 %empty_109" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 345 'extractvalue' 'ne_out_0_0_0_0_012_val9' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val9 = extractvalue i32 %empty_109" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 346 'extractvalue' 'ne_out_0_0_0_0_013_val9' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln174_30 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 347 'partselect' 'trunc_ln174_30' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln174_31 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 348 'partselect' 'trunc_ln174_31' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln174_32 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 349 'partselect' 'trunc_ln174_32' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln174_33 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 350 'partselect' 'trunc_ln174_33' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln174_34 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 351 'partselect' 'trunc_ln174_34' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_5, i16 %trunc_ln174_30, i16 %trunc_ln174_31, i16 %trunc_ln174_32, i16 %trunc_ln174_33, i16 %trunc_ln174_34, i16 %ne_out_0_0_0_0_012_val7, i16 %ne_out_0_0_0_0_013_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 352 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.7" [example-4/src/conv_layer.cc:169]   --->   Operation 353 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1216)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 354 'bitselect' 'tmp_1217' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1217, void %._crit_edge11.7, void" [example-4/src/conv_layer.cc:169]   --->   Operation 355 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (1.21ns)   --->   "%empty_114 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 356 'read' 'empty_114' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val10 = extractvalue i32 %empty_114" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 357 'extractvalue' 'ne_out_0_0_0_0_0_val10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val10 = extractvalue i32 %empty_114" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 358 'extractvalue' 'ne_out_0_0_0_0_01_val10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (1.21ns)   --->   "%empty_112 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 359 'read' 'empty_112' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val10 = extractvalue i32 %empty_112" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 360 'extractvalue' 'ne_out_0_0_0_0_012_val10' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val10 = extractvalue i32 %empty_112" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 361 'extractvalue' 'ne_out_0_0_0_0_013_val10' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln174_35 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 362 'partselect' 'trunc_ln174_35' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln174_36 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 363 'partselect' 'trunc_ln174_36' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln174_37 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 364 'partselect' 'trunc_ln174_37' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln174_38 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 365 'partselect' 'trunc_ln174_38' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln174_39 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_104, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 366 'partselect' 'trunc_ln174_39' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_5, i16 %trunc_ln174_35, i16 %trunc_ln174_36, i16 %trunc_ln174_37, i16 %trunc_ln174_38, i16 %trunc_ln174_39, i16 %ne_out_0_0_0_0_012_val7, i16 %ne_out_0_0_0_0_013_val7" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 367 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.7" [example-4/src/conv_layer.cc:169]   --->   Operation 368 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1217)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.8" [example-4/src/conv_layer.cc:174]   --->   Operation 369 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%empty_107 = phi i128 %or_ln163_1, void %._crit_edge11.7, i128 %empty_104, void %._crit_edge16.7" [example-4/src/conv_layer.cc:163]   --->   Operation 370 'phi' 'empty_107' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.9, void %._crit_edge.8" [example-4/src/conv_layer.cc:152]   --->   Operation 371 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_802 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_107, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 372 'partselect' 'tmp_802' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln163_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_802, i16 %ne_out_0_0_0_0_013_val8, i16 %ne_out_0_0_0_0_012_val8" [example-4/src/conv_layer.cc:163]   --->   Operation 373 'bitconcatenate' 'or_ln163_3' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.9" [example-4/src/conv_layer.cc:174]   --->   Operation 374 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%empty_110 = phi i128 %or_ln163_3, void %._crit_edge.8, i128 %empty_107, void %.split.8" [example-4/src/conv_layer.cc:163]   --->   Operation 375 'phi' 'empty_110' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.10, void %._crit_edge.9" [example-4/src/conv_layer.cc:152]   --->   Operation 376 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln163_6 = trunc i128 %empty_110" [example-4/src/conv_layer.cc:163]   --->   Operation 377 'trunc' 'trunc_ln163_6' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_803 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_110, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 378 'partselect' 'tmp_803' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln163_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_803, i16 %ne_out_0_0_0_0_013_val9, i16 %ne_out_0_0_0_0_012_val9, i32 %trunc_ln163_6" [example-4/src/conv_layer.cc:163]   --->   Operation 379 'bitconcatenate' 'or_ln163_5' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.10" [example-4/src/conv_layer.cc:174]   --->   Operation 380 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%empty_113 = phi i128 %or_ln163_5, void %._crit_edge.9, i128 %empty_110, void %.split.9" [example-4/src/conv_layer.cc:163]   --->   Operation 381 'phi' 'empty_113' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.11, void %._crit_edge.10" [example-4/src/conv_layer.cc:152]   --->   Operation 382 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln163_7 = trunc i128 %empty_113" [example-4/src/conv_layer.cc:163]   --->   Operation 383 'trunc' 'trunc_ln163_7' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_804 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_113, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 384 'partselect' 'tmp_804' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln163_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_804, i16 %ne_out_0_0_0_0_013_val10, i16 %ne_out_0_0_0_0_012_val10, i64 %trunc_ln163_7" [example-4/src/conv_layer.cc:163]   --->   Operation 385 'bitconcatenate' 'or_ln163_8' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.11" [example-4/src/conv_layer.cc:174]   --->   Operation 386 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%empty_116 = phi i128 %or_ln163_8, void %._crit_edge.10, i128 %empty_113, void %.split.10" [example-4/src/conv_layer.cc:163]   --->   Operation 387 'phi' 'empty_116' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = trunc i128 %empty_116" [example-4/src/conv_layer.cc:151]   --->   Operation 388 'trunc' 'trunc_ln151_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (1.21ns)   --->   "%empty_117 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 389 'read' 'empty_117' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val11 = extractvalue i32 %empty_117" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 390 'extractvalue' 'ne_out_0_0_0_0_0_val11' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val11 = extractvalue i32 %empty_117" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 391 'extractvalue' 'ne_out_0_0_0_0_01_val11' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 392 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val8, i16 %ne_out_0_0_0_0_01_val8, i16 %ne_out_0_0_0_0_0_val9, i16 %ne_out_0_0_0_0_01_val9, i16 %ne_out_0_0_0_0_0_val10, i16 %ne_out_0_0_0_0_01_val10, i16 %ne_out_0_0_0_0_0_val11, i16 %ne_out_0_0_0_0_01_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 393 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.11" [example-4/src/conv_layer.cc:169]   --->   Operation 394 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 395 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val8, i16 %ne_out_0_0_0_0_01_val8, i16 %ne_out_0_0_0_0_0_val9, i16 %ne_out_0_0_0_0_01_val9, i16 %ne_out_0_0_0_0_0_val10, i16 %ne_out_0_0_0_0_01_val10, i16 %ne_out_0_0_0_0_0_val11, i16 %ne_out_0_0_0_0_01_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 396 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.11" [example-4/src/conv_layer.cc:169]   --->   Operation 397 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 398 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val8, i16 %ne_out_0_0_0_0_01_val8, i16 %ne_out_0_0_0_0_0_val9, i16 %ne_out_0_0_0_0_01_val9, i16 %ne_out_0_0_0_0_0_val10, i16 %ne_out_0_0_0_0_01_val10, i16 %ne_out_0_0_0_0_0_val11, i16 %ne_out_0_0_0_0_01_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 399 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.11" [example-4/src/conv_layer.cc:169]   --->   Operation 400 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 401 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val8, i16 %ne_out_0_0_0_0_01_val8, i16 %ne_out_0_0_0_0_0_val9, i16 %ne_out_0_0_0_0_01_val9, i16 %ne_out_0_0_0_0_0_val10, i16 %ne_out_0_0_0_0_01_val10, i16 %ne_out_0_0_0_0_0_val11, i16 %ne_out_0_0_0_0_01_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 402 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.11" [example-4/src/conv_layer.cc:169]   --->   Operation 403 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.12, void" [example-4/src/conv_layer.cc:152]   --->   Operation 404 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_12 : Operation 405 [1/1] (1.21ns)   --->   "%empty_115 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 405 'read' 'empty_115' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_12 : Operation 406 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val11 = extractvalue i32 %empty_115" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 406 'extractvalue' 'ne_out_0_0_0_0_012_val11' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val11 = extractvalue i32 %empty_115" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 407 'extractvalue' 'ne_out_0_0_0_0_013_val11' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 408 'bitselect' 'tmp_1218' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln163_8 = trunc i128 %empty_116" [example-4/src/conv_layer.cc:163]   --->   Operation 409 'trunc' 'trunc_ln163_8' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln163_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val11, i16 %ne_out_0_0_0_0_012_val11, i96 %trunc_ln151_2" [example-4/src/conv_layer.cc:163]   --->   Operation 410 'bitconcatenate' 'or_ln163_10' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1218, void %._crit_edge8.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 411 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln174_40 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 412 'partselect' 'trunc_ln174_40' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln174_41 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 413 'partselect' 'trunc_ln174_41' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln174_42 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 414 'partselect' 'trunc_ln174_42' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln174_43 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 415 'partselect' 'trunc_ln174_43' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln174_44 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 416 'partselect' 'trunc_ln174_44' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_8, i16 %trunc_ln174_40, i16 %trunc_ln174_41, i16 %trunc_ln174_42, i16 %trunc_ln174_43, i16 %trunc_ln174_44, i16 %ne_out_0_0_0_0_012_val11, i16 %ne_out_0_0_0_0_013_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 417 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.11" [example-4/src/conv_layer.cc:169]   --->   Operation 418 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1218)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 419 'bitselect' 'tmp_1219' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1219, void %._crit_edge9.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 420 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (1.21ns)   --->   "%empty_120 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 421 'read' 'empty_120' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val12 = extractvalue i32 %empty_120" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 422 'extractvalue' 'ne_out_0_0_0_0_0_val12' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val12 = extractvalue i32 %empty_120" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 423 'extractvalue' 'ne_out_0_0_0_0_01_val12' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (1.21ns)   --->   "%empty_118 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 424 'read' 'empty_118' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val12 = extractvalue i32 %empty_118" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 425 'extractvalue' 'ne_out_0_0_0_0_012_val12' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val12 = extractvalue i32 %empty_118" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 426 'extractvalue' 'ne_out_0_0_0_0_013_val12' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln174_45 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 427 'partselect' 'trunc_ln174_45' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln174_46 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 428 'partselect' 'trunc_ln174_46' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln174_47 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 429 'partselect' 'trunc_ln174_47' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln174_48 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 430 'partselect' 'trunc_ln174_48' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln174_49 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 431 'partselect' 'trunc_ln174_49' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_8, i16 %trunc_ln174_45, i16 %trunc_ln174_46, i16 %trunc_ln174_47, i16 %trunc_ln174_48, i16 %trunc_ln174_49, i16 %ne_out_0_0_0_0_012_val11, i16 %ne_out_0_0_0_0_013_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 432 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.11" [example-4/src/conv_layer.cc:169]   --->   Operation 433 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1219)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 434 'bitselect' 'tmp_1220' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1220, void %._crit_edge10.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 435 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (1.21ns)   --->   "%empty_123 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 436 'read' 'empty_123' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val13 = extractvalue i32 %empty_123" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 437 'extractvalue' 'ne_out_0_0_0_0_0_val13' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val13 = extractvalue i32 %empty_123" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 438 'extractvalue' 'ne_out_0_0_0_0_01_val13' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (1.21ns)   --->   "%empty_121 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 439 'read' 'empty_121' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val13 = extractvalue i32 %empty_121" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 440 'extractvalue' 'ne_out_0_0_0_0_012_val13' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val13 = extractvalue i32 %empty_121" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 441 'extractvalue' 'ne_out_0_0_0_0_013_val13' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln174_50 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 442 'partselect' 'trunc_ln174_50' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln174_51 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 443 'partselect' 'trunc_ln174_51' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln174_52 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 444 'partselect' 'trunc_ln174_52' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln174_53 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 445 'partselect' 'trunc_ln174_53' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln174_54 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 446 'partselect' 'trunc_ln174_54' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_8, i16 %trunc_ln174_50, i16 %trunc_ln174_51, i16 %trunc_ln174_52, i16 %trunc_ln174_53, i16 %trunc_ln174_54, i16 %ne_out_0_0_0_0_012_val11, i16 %ne_out_0_0_0_0_013_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 447 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.11" [example-4/src/conv_layer.cc:169]   --->   Operation 448 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1220)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 449 'bitselect' 'tmp_1221' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1221, void %._crit_edge11.11, void" [example-4/src/conv_layer.cc:169]   --->   Operation 450 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (1.21ns)   --->   "%empty_126 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 451 'read' 'empty_126' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val14 = extractvalue i32 %empty_126" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 452 'extractvalue' 'ne_out_0_0_0_0_0_val14' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val14 = extractvalue i32 %empty_126" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 453 'extractvalue' 'ne_out_0_0_0_0_01_val14' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (1.21ns)   --->   "%empty_124 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 454 'read' 'empty_124' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val14 = extractvalue i32 %empty_124" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 455 'extractvalue' 'ne_out_0_0_0_0_012_val14' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val14 = extractvalue i32 %empty_124" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 456 'extractvalue' 'ne_out_0_0_0_0_013_val14' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln174_55 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 457 'partselect' 'trunc_ln174_55' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln174_56 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 458 'partselect' 'trunc_ln174_56' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln174_57 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 459 'partselect' 'trunc_ln174_57' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln174_58 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 460 'partselect' 'trunc_ln174_58' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln174_59 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_116, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 461 'partselect' 'trunc_ln174_59' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_8, i16 %trunc_ln174_55, i16 %trunc_ln174_56, i16 %trunc_ln174_57, i16 %trunc_ln174_58, i16 %trunc_ln174_59, i16 %ne_out_0_0_0_0_012_val11, i16 %ne_out_0_0_0_0_013_val11" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 462 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.11" [example-4/src/conv_layer.cc:169]   --->   Operation 463 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1221)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.12" [example-4/src/conv_layer.cc:174]   --->   Operation 464 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%empty_119 = phi i128 %or_ln163_10, void %._crit_edge11.11, i128 %empty_116, void %._crit_edge16.11" [example-4/src/conv_layer.cc:163]   --->   Operation 465 'phi' 'empty_119' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 466 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.13, void %._crit_edge.12" [example-4/src/conv_layer.cc:152]   --->   Operation 466 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_119, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 467 'partselect' 'tmp_805' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln163_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_805, i16 %ne_out_0_0_0_0_013_val12, i16 %ne_out_0_0_0_0_012_val12" [example-4/src/conv_layer.cc:163]   --->   Operation 468 'bitconcatenate' 'or_ln163_11' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 469 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.13" [example-4/src/conv_layer.cc:174]   --->   Operation 469 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%empty_122 = phi i128 %or_ln163_11, void %._crit_edge.12, i128 %empty_119, void %.split.12" [example-4/src/conv_layer.cc:163]   --->   Operation 470 'phi' 'empty_122' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.14, void %._crit_edge.13" [example-4/src/conv_layer.cc:152]   --->   Operation 471 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_16 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln163_9 = trunc i128 %empty_122" [example-4/src/conv_layer.cc:163]   --->   Operation 472 'trunc' 'trunc_ln163_9' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_806 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_122, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 473 'partselect' 'tmp_806' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln163_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_806, i16 %ne_out_0_0_0_0_013_val13, i16 %ne_out_0_0_0_0_012_val13, i32 %trunc_ln163_9" [example-4/src/conv_layer.cc:163]   --->   Operation 474 'bitconcatenate' 'or_ln163_12' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.14" [example-4/src/conv_layer.cc:174]   --->   Operation 475 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%empty_125 = phi i128 %or_ln163_12, void %._crit_edge.13, i128 %empty_122, void %.split.13" [example-4/src/conv_layer.cc:163]   --->   Operation 476 'phi' 'empty_125' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 477 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.15, void %._crit_edge.14" [example-4/src/conv_layer.cc:152]   --->   Operation 477 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_16 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln163_10 = trunc i128 %empty_125" [example-4/src/conv_layer.cc:163]   --->   Operation 478 'trunc' 'trunc_ln163_10' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_807 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_125, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 479 'partselect' 'tmp_807' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln163_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_807, i16 %ne_out_0_0_0_0_013_val14, i16 %ne_out_0_0_0_0_012_val14, i64 %trunc_ln163_10" [example-4/src/conv_layer.cc:163]   --->   Operation 480 'bitconcatenate' 'or_ln163_13' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 481 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.15" [example-4/src/conv_layer.cc:174]   --->   Operation 481 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%empty_128 = phi i128 %or_ln163_13, void %._crit_edge.14, i128 %empty_125, void %.split.14" [example-4/src/conv_layer.cc:163]   --->   Operation 482 'phi' 'empty_128' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = trunc i128 %empty_128" [example-4/src/conv_layer.cc:151]   --->   Operation 483 'trunc' 'trunc_ln151_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 484 [1/1] (1.21ns)   --->   "%empty_129 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 484 'read' 'empty_129' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val15 = extractvalue i32 %empty_129" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 485 'extractvalue' 'ne_out_0_0_0_0_0_val15' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val15 = extractvalue i32 %empty_129" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 486 'extractvalue' 'ne_out_0_0_0_0_01_val15' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 487 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val12, i16 %ne_out_0_0_0_0_01_val12, i16 %ne_out_0_0_0_0_0_val13, i16 %ne_out_0_0_0_0_01_val13, i16 %ne_out_0_0_0_0_0_val14, i16 %ne_out_0_0_0_0_01_val14, i16 %ne_out_0_0_0_0_0_val15, i16 %ne_out_0_0_0_0_01_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 488 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.15" [example-4/src/conv_layer.cc:169]   --->   Operation 489 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 490 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 491 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val12, i16 %ne_out_0_0_0_0_01_val12, i16 %ne_out_0_0_0_0_0_val13, i16 %ne_out_0_0_0_0_01_val13, i16 %ne_out_0_0_0_0_0_val14, i16 %ne_out_0_0_0_0_01_val14, i16 %ne_out_0_0_0_0_0_val15, i16 %ne_out_0_0_0_0_01_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 491 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.15" [example-4/src/conv_layer.cc:169]   --->   Operation 492 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 493 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 494 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val12, i16 %ne_out_0_0_0_0_01_val12, i16 %ne_out_0_0_0_0_0_val13, i16 %ne_out_0_0_0_0_01_val13, i16 %ne_out_0_0_0_0_0_val14, i16 %ne_out_0_0_0_0_01_val14, i16 %ne_out_0_0_0_0_0_val15, i16 %ne_out_0_0_0_0_01_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 494 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_16 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.15" [example-4/src/conv_layer.cc:169]   --->   Operation 495 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_16 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 496 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_16 : Operation 497 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val12, i16 %ne_out_0_0_0_0_01_val12, i16 %ne_out_0_0_0_0_0_val13, i16 %ne_out_0_0_0_0_01_val13, i16 %ne_out_0_0_0_0_0_val14, i16 %ne_out_0_0_0_0_01_val14, i16 %ne_out_0_0_0_0_0_val15, i16 %ne_out_0_0_0_0_01_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 497 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.15" [example-4/src/conv_layer.cc:169]   --->   Operation 498 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.16, void" [example-4/src/conv_layer.cc:152]   --->   Operation 499 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_16 : Operation 500 [1/1] (1.21ns)   --->   "%empty_127 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 500 'read' 'empty_127' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val15 = extractvalue i32 %empty_127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 501 'extractvalue' 'ne_out_0_0_0_0_012_val15' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val15 = extractvalue i32 %empty_127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 502 'extractvalue' 'ne_out_0_0_0_0_013_val15' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 503 'bitselect' 'tmp_1222' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln163_11 = trunc i128 %empty_128" [example-4/src/conv_layer.cc:163]   --->   Operation 504 'trunc' 'trunc_ln163_11' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln163_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val15, i16 %ne_out_0_0_0_0_012_val15, i96 %trunc_ln151_3" [example-4/src/conv_layer.cc:163]   --->   Operation 505 'bitconcatenate' 'or_ln163_14' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1222, void %._crit_edge8.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 506 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln174_60 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 507 'partselect' 'trunc_ln174_60' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln174_61 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 508 'partselect' 'trunc_ln174_61' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln174_62 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 509 'partselect' 'trunc_ln174_62' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln174_63 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 510 'partselect' 'trunc_ln174_63' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln174_64 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 511 'partselect' 'trunc_ln174_64' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 512 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_11, i16 %trunc_ln174_60, i16 %trunc_ln174_61, i16 %trunc_ln174_62, i16 %trunc_ln174_63, i16 %trunc_ln174_64, i16 %ne_out_0_0_0_0_012_val15, i16 %ne_out_0_0_0_0_013_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 512 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.15" [example-4/src/conv_layer.cc:169]   --->   Operation 513 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1222)> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 514 'bitselect' 'tmp_1223' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1223, void %._crit_edge9.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 515 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (1.21ns)   --->   "%empty_132 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 516 'read' 'empty_132' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val16 = extractvalue i32 %empty_132" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 517 'extractvalue' 'ne_out_0_0_0_0_0_val16' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val16 = extractvalue i32 %empty_132" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 518 'extractvalue' 'ne_out_0_0_0_0_01_val16' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_17 : Operation 519 [1/1] (1.21ns)   --->   "%empty_130 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 519 'read' 'empty_130' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_17 : Operation 520 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val16 = extractvalue i32 %empty_130" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 520 'extractvalue' 'ne_out_0_0_0_0_012_val16' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_17 : Operation 521 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val16 = extractvalue i32 %empty_130" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 521 'extractvalue' 'ne_out_0_0_0_0_013_val16' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln174_65 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 522 'partselect' 'trunc_ln174_65' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln174_66 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 523 'partselect' 'trunc_ln174_66' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln174_67 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 524 'partselect' 'trunc_ln174_67' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln174_68 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 525 'partselect' 'trunc_ln174_68' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln174_69 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 526 'partselect' 'trunc_ln174_69' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_11, i16 %trunc_ln174_65, i16 %trunc_ln174_66, i16 %trunc_ln174_67, i16 %trunc_ln174_68, i16 %trunc_ln174_69, i16 %ne_out_0_0_0_0_012_val15, i16 %ne_out_0_0_0_0_013_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 527 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.15" [example-4/src/conv_layer.cc:169]   --->   Operation 528 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1223)> <Delay = 0.00>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 529 'bitselect' 'tmp_1224' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1224, void %._crit_edge10.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 530 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_18 : Operation 531 [1/1] (1.21ns)   --->   "%empty_135 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 531 'read' 'empty_135' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val17 = extractvalue i32 %empty_135" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 532 'extractvalue' 'ne_out_0_0_0_0_0_val17' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_18 : Operation 533 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val17 = extractvalue i32 %empty_135" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 533 'extractvalue' 'ne_out_0_0_0_0_01_val17' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_18 : Operation 534 [1/1] (1.21ns)   --->   "%empty_133 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 534 'read' 'empty_133' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_18 : Operation 535 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val17 = extractvalue i32 %empty_133" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 535 'extractvalue' 'ne_out_0_0_0_0_012_val17' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_18 : Operation 536 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val17 = extractvalue i32 %empty_133" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 536 'extractvalue' 'ne_out_0_0_0_0_013_val17' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln174_70 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 537 'partselect' 'trunc_ln174_70' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln174_71 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 538 'partselect' 'trunc_ln174_71' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln174_72 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 539 'partselect' 'trunc_ln174_72' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln174_73 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 540 'partselect' 'trunc_ln174_73' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln174_74 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 541 'partselect' 'trunc_ln174_74' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 542 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_11, i16 %trunc_ln174_70, i16 %trunc_ln174_71, i16 %trunc_ln174_72, i16 %trunc_ln174_73, i16 %trunc_ln174_74, i16 %ne_out_0_0_0_0_012_val15, i16 %ne_out_0_0_0_0_013_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 542 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_19 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.15" [example-4/src/conv_layer.cc:169]   --->   Operation 543 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1224)> <Delay = 0.00>
ST_19 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 544 'bitselect' 'tmp_1225' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_19 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1225, void %._crit_edge11.15, void" [example-4/src/conv_layer.cc:169]   --->   Operation 545 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_19 : Operation 546 [1/1] (1.21ns)   --->   "%empty_138 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 546 'read' 'empty_138' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val18 = extractvalue i32 %empty_138" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 547 'extractvalue' 'ne_out_0_0_0_0_0_val18' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_19 : Operation 548 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val18 = extractvalue i32 %empty_138" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 548 'extractvalue' 'ne_out_0_0_0_0_01_val18' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_19 : Operation 549 [1/1] (1.21ns)   --->   "%empty_136 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 549 'read' 'empty_136' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_19 : Operation 550 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val18 = extractvalue i32 %empty_136" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 550 'extractvalue' 'ne_out_0_0_0_0_012_val18' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_19 : Operation 551 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val18 = extractvalue i32 %empty_136" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 551 'extractvalue' 'ne_out_0_0_0_0_013_val18' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln174_75 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 552 'partselect' 'trunc_ln174_75' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln174_76 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 553 'partselect' 'trunc_ln174_76' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln174_77 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 554 'partselect' 'trunc_ln174_77' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln174_78 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 555 'partselect' 'trunc_ln174_78' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln174_79 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_128, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 556 'partselect' 'trunc_ln174_79' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 557 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_11, i16 %trunc_ln174_75, i16 %trunc_ln174_76, i16 %trunc_ln174_77, i16 %trunc_ln174_78, i16 %trunc_ln174_79, i16 %ne_out_0_0_0_0_012_val15, i16 %ne_out_0_0_0_0_013_val15" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 557 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_20 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.15" [example-4/src/conv_layer.cc:169]   --->   Operation 558 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1225)> <Delay = 0.00>
ST_20 : Operation 559 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.16" [example-4/src/conv_layer.cc:174]   --->   Operation 559 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_20 : Operation 560 [1/1] (0.00ns)   --->   "%empty_131 = phi i128 %or_ln163_14, void %._crit_edge11.15, i128 %empty_128, void %._crit_edge16.15" [example-4/src/conv_layer.cc:163]   --->   Operation 560 'phi' 'empty_131' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 561 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.17, void %._crit_edge.16" [example-4/src/conv_layer.cc:152]   --->   Operation 561 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_808 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_131, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 562 'partselect' 'tmp_808' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln163_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_808, i16 %ne_out_0_0_0_0_013_val16, i16 %ne_out_0_0_0_0_012_val16" [example-4/src/conv_layer.cc:163]   --->   Operation 563 'bitconcatenate' 'or_ln163_15' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.17" [example-4/src/conv_layer.cc:174]   --->   Operation 564 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_20 : Operation 565 [1/1] (0.00ns)   --->   "%empty_134 = phi i128 %or_ln163_15, void %._crit_edge.16, i128 %empty_131, void %.split.16" [example-4/src/conv_layer.cc:163]   --->   Operation 565 'phi' 'empty_134' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 566 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.18, void %._crit_edge.17" [example-4/src/conv_layer.cc:152]   --->   Operation 566 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_20 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln163_12 = trunc i128 %empty_134" [example-4/src/conv_layer.cc:163]   --->   Operation 567 'trunc' 'trunc_ln163_12' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_809 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_134, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 568 'partselect' 'tmp_809' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln163_16 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_809, i16 %ne_out_0_0_0_0_013_val17, i16 %ne_out_0_0_0_0_012_val17, i32 %trunc_ln163_12" [example-4/src/conv_layer.cc:163]   --->   Operation 569 'bitconcatenate' 'or_ln163_16' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 570 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.18" [example-4/src/conv_layer.cc:174]   --->   Operation 570 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_20 : Operation 571 [1/1] (0.00ns)   --->   "%empty_137 = phi i128 %or_ln163_16, void %._crit_edge.17, i128 %empty_134, void %.split.17" [example-4/src/conv_layer.cc:163]   --->   Operation 571 'phi' 'empty_137' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 572 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.19, void %._crit_edge.18" [example-4/src/conv_layer.cc:152]   --->   Operation 572 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln163_13 = trunc i128 %empty_137" [example-4/src/conv_layer.cc:163]   --->   Operation 573 'trunc' 'trunc_ln163_13' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_810 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_137, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 574 'partselect' 'tmp_810' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln163_17 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_810, i16 %ne_out_0_0_0_0_013_val18, i16 %ne_out_0_0_0_0_012_val18, i64 %trunc_ln163_13" [example-4/src/conv_layer.cc:163]   --->   Operation 575 'bitconcatenate' 'or_ln163_17' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 576 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.19" [example-4/src/conv_layer.cc:174]   --->   Operation 576 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_20 : Operation 577 [1/1] (0.00ns)   --->   "%empty_140 = phi i128 %or_ln163_17, void %._crit_edge.18, i128 %empty_137, void %.split.18" [example-4/src/conv_layer.cc:163]   --->   Operation 577 'phi' 'empty_140' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = trunc i128 %empty_140" [example-4/src/conv_layer.cc:151]   --->   Operation 578 'trunc' 'trunc_ln151_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 579 [1/1] (1.21ns)   --->   "%empty_141 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 579 'read' 'empty_141' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_20 : Operation 580 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val19 = extractvalue i32 %empty_141" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 580 'extractvalue' 'ne_out_0_0_0_0_0_val19' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 581 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val19 = extractvalue i32 %empty_141" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 581 'extractvalue' 'ne_out_0_0_0_0_01_val19' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 582 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 583 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val16, i16 %ne_out_0_0_0_0_01_val16, i16 %ne_out_0_0_0_0_0_val17, i16 %ne_out_0_0_0_0_01_val17, i16 %ne_out_0_0_0_0_0_val18, i16 %ne_out_0_0_0_0_01_val18, i16 %ne_out_0_0_0_0_0_val19, i16 %ne_out_0_0_0_0_01_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 583 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_20 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.19" [example-4/src/conv_layer.cc:169]   --->   Operation 584 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_20 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 585 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 586 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val16, i16 %ne_out_0_0_0_0_01_val16, i16 %ne_out_0_0_0_0_0_val17, i16 %ne_out_0_0_0_0_01_val17, i16 %ne_out_0_0_0_0_0_val18, i16 %ne_out_0_0_0_0_01_val18, i16 %ne_out_0_0_0_0_0_val19, i16 %ne_out_0_0_0_0_01_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 586 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_20 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.19" [example-4/src/conv_layer.cc:169]   --->   Operation 587 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_20 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 588 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 589 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val16, i16 %ne_out_0_0_0_0_01_val16, i16 %ne_out_0_0_0_0_0_val17, i16 %ne_out_0_0_0_0_01_val17, i16 %ne_out_0_0_0_0_0_val18, i16 %ne_out_0_0_0_0_01_val18, i16 %ne_out_0_0_0_0_0_val19, i16 %ne_out_0_0_0_0_01_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 589 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_20 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.19" [example-4/src/conv_layer.cc:169]   --->   Operation 590 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_20 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 591 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_20 : Operation 592 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val16, i16 %ne_out_0_0_0_0_01_val16, i16 %ne_out_0_0_0_0_0_val17, i16 %ne_out_0_0_0_0_01_val17, i16 %ne_out_0_0_0_0_0_val18, i16 %ne_out_0_0_0_0_01_val18, i16 %ne_out_0_0_0_0_0_val19, i16 %ne_out_0_0_0_0_01_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 592 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_20 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.19" [example-4/src/conv_layer.cc:169]   --->   Operation 593 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_20 : Operation 594 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.20, void" [example-4/src/conv_layer.cc:152]   --->   Operation 594 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_20 : Operation 595 [1/1] (1.21ns)   --->   "%empty_139 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 595 'read' 'empty_139' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_20 : Operation 596 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val19 = extractvalue i32 %empty_139" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 596 'extractvalue' 'ne_out_0_0_0_0_012_val19' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 597 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val19 = extractvalue i32 %empty_139" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 597 'extractvalue' 'ne_out_0_0_0_0_013_val19' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_20 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 598 'bitselect' 'tmp_1226' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln163_14 = trunc i128 %empty_140" [example-4/src/conv_layer.cc:163]   --->   Operation 599 'trunc' 'trunc_ln163_14' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln163_18 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val19, i16 %ne_out_0_0_0_0_012_val19, i96 %trunc_ln151_4" [example-4/src/conv_layer.cc:163]   --->   Operation 600 'bitconcatenate' 'or_ln163_18' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1226, void %._crit_edge8.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 601 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln174_80 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 602 'partselect' 'trunc_ln174_80' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln174_81 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 603 'partselect' 'trunc_ln174_81' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln174_82 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 604 'partselect' 'trunc_ln174_82' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln174_83 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 605 'partselect' 'trunc_ln174_83' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln174_84 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 606 'partselect' 'trunc_ln174_84' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 607 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_14, i16 %trunc_ln174_80, i16 %trunc_ln174_81, i16 %trunc_ln174_82, i16 %trunc_ln174_83, i16 %trunc_ln174_84, i16 %ne_out_0_0_0_0_012_val19, i16 %ne_out_0_0_0_0_013_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 607 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_21 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.19" [example-4/src/conv_layer.cc:169]   --->   Operation 608 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1226)> <Delay = 0.00>
ST_21 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 609 'bitselect' 'tmp_1227' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1227, void %._crit_edge9.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 610 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 611 [1/1] (1.21ns)   --->   "%empty_144 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 611 'read' 'empty_144' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_21 : Operation 612 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val20 = extractvalue i32 %empty_144" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 612 'extractvalue' 'ne_out_0_0_0_0_0_val20' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_21 : Operation 613 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val20 = extractvalue i32 %empty_144" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 613 'extractvalue' 'ne_out_0_0_0_0_01_val20' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_21 : Operation 614 [1/1] (1.21ns)   --->   "%empty_142 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 614 'read' 'empty_142' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_21 : Operation 615 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val20 = extractvalue i32 %empty_142" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 615 'extractvalue' 'ne_out_0_0_0_0_012_val20' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_21 : Operation 616 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val20 = extractvalue i32 %empty_142" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 616 'extractvalue' 'ne_out_0_0_0_0_013_val20' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln174_85 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 617 'partselect' 'trunc_ln174_85' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln174_86 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 618 'partselect' 'trunc_ln174_86' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln174_87 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 619 'partselect' 'trunc_ln174_87' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln174_88 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 620 'partselect' 'trunc_ln174_88' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln174_89 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 621 'partselect' 'trunc_ln174_89' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 622 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_14, i16 %trunc_ln174_85, i16 %trunc_ln174_86, i16 %trunc_ln174_87, i16 %trunc_ln174_88, i16 %trunc_ln174_89, i16 %ne_out_0_0_0_0_012_val19, i16 %ne_out_0_0_0_0_013_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 622 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.19" [example-4/src/conv_layer.cc:169]   --->   Operation 623 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1227)> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 624 'bitselect' 'tmp_1228' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_22 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1228, void %._crit_edge10.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 625 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_22 : Operation 626 [1/1] (1.21ns)   --->   "%empty_147 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 626 'read' 'empty_147' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val21 = extractvalue i32 %empty_147" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 627 'extractvalue' 'ne_out_0_0_0_0_0_val21' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_22 : Operation 628 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val21 = extractvalue i32 %empty_147" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 628 'extractvalue' 'ne_out_0_0_0_0_01_val21' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_22 : Operation 629 [1/1] (1.21ns)   --->   "%empty_145 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 629 'read' 'empty_145' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_22 : Operation 630 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val21 = extractvalue i32 %empty_145" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 630 'extractvalue' 'ne_out_0_0_0_0_012_val21' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_22 : Operation 631 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val21 = extractvalue i32 %empty_145" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 631 'extractvalue' 'ne_out_0_0_0_0_013_val21' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln174_90 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 632 'partselect' 'trunc_ln174_90' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln174_91 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 633 'partselect' 'trunc_ln174_91' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln174_92 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 634 'partselect' 'trunc_ln174_92' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln174_93 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 635 'partselect' 'trunc_ln174_93' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln174_94 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 636 'partselect' 'trunc_ln174_94' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 637 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_14, i16 %trunc_ln174_90, i16 %trunc_ln174_91, i16 %trunc_ln174_92, i16 %trunc_ln174_93, i16 %trunc_ln174_94, i16 %ne_out_0_0_0_0_012_val19, i16 %ne_out_0_0_0_0_013_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 637 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.19" [example-4/src/conv_layer.cc:169]   --->   Operation 638 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1228)> <Delay = 0.00>
ST_23 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 639 'bitselect' 'tmp_1229' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_23 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1229, void %._crit_edge11.19, void" [example-4/src/conv_layer.cc:169]   --->   Operation 640 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_23 : Operation 641 [1/1] (1.21ns)   --->   "%empty_150 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 641 'read' 'empty_150' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_23 : Operation 642 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val22 = extractvalue i32 %empty_150" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 642 'extractvalue' 'ne_out_0_0_0_0_0_val22' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val22 = extractvalue i32 %empty_150" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 643 'extractvalue' 'ne_out_0_0_0_0_01_val22' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_23 : Operation 644 [1/1] (1.21ns)   --->   "%empty_148 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 644 'read' 'empty_148' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_23 : Operation 645 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val22 = extractvalue i32 %empty_148" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 645 'extractvalue' 'ne_out_0_0_0_0_012_val22' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_23 : Operation 646 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val22 = extractvalue i32 %empty_148" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 646 'extractvalue' 'ne_out_0_0_0_0_013_val22' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln174_95 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 647 'partselect' 'trunc_ln174_95' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln174_96 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 648 'partselect' 'trunc_ln174_96' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln174_97 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 649 'partselect' 'trunc_ln174_97' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln174_98 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 650 'partselect' 'trunc_ln174_98' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln174_99 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_140, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 651 'partselect' 'trunc_ln174_99' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_14, i16 %trunc_ln174_95, i16 %trunc_ln174_96, i16 %trunc_ln174_97, i16 %trunc_ln174_98, i16 %trunc_ln174_99, i16 %ne_out_0_0_0_0_012_val19, i16 %ne_out_0_0_0_0_013_val19" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 652 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.19" [example-4/src/conv_layer.cc:169]   --->   Operation 653 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1229)> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.20" [example-4/src/conv_layer.cc:174]   --->   Operation 654 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_24 : Operation 655 [1/1] (0.00ns)   --->   "%empty_143 = phi i128 %or_ln163_18, void %._crit_edge11.19, i128 %empty_140, void %._crit_edge16.19" [example-4/src/conv_layer.cc:163]   --->   Operation 655 'phi' 'empty_143' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 656 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.21, void %._crit_edge.20" [example-4/src/conv_layer.cc:152]   --->   Operation 656 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_24 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_811 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_143, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 657 'partselect' 'tmp_811' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln163_19 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_811, i16 %ne_out_0_0_0_0_013_val20, i16 %ne_out_0_0_0_0_012_val20" [example-4/src/conv_layer.cc:163]   --->   Operation 658 'bitconcatenate' 'or_ln163_19' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 659 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.21" [example-4/src/conv_layer.cc:174]   --->   Operation 659 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "%empty_146 = phi i128 %or_ln163_19, void %._crit_edge.20, i128 %empty_143, void %.split.20" [example-4/src/conv_layer.cc:163]   --->   Operation 660 'phi' 'empty_146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.22, void %._crit_edge.21" [example-4/src/conv_layer.cc:152]   --->   Operation 661 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln163_15 = trunc i128 %empty_146" [example-4/src/conv_layer.cc:163]   --->   Operation 662 'trunc' 'trunc_ln163_15' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_812 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_146, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 663 'partselect' 'tmp_812' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%or_ln163_20 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_812, i16 %ne_out_0_0_0_0_013_val21, i16 %ne_out_0_0_0_0_012_val21, i32 %trunc_ln163_15" [example-4/src/conv_layer.cc:163]   --->   Operation 664 'bitconcatenate' 'or_ln163_20' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.22" [example-4/src/conv_layer.cc:174]   --->   Operation 665 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%empty_149 = phi i128 %or_ln163_20, void %._crit_edge.21, i128 %empty_146, void %.split.21" [example-4/src/conv_layer.cc:163]   --->   Operation 666 'phi' 'empty_149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.23, void %._crit_edge.22" [example-4/src/conv_layer.cc:152]   --->   Operation 667 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln163_16 = trunc i128 %empty_149" [example-4/src/conv_layer.cc:163]   --->   Operation 668 'trunc' 'trunc_ln163_16' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_149, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 669 'partselect' 'tmp_813' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln163_21 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_813, i16 %ne_out_0_0_0_0_013_val22, i16 %ne_out_0_0_0_0_012_val22, i64 %trunc_ln163_16" [example-4/src/conv_layer.cc:163]   --->   Operation 670 'bitconcatenate' 'or_ln163_21' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.23" [example-4/src/conv_layer.cc:174]   --->   Operation 671 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "%empty_152 = phi i128 %or_ln163_21, void %._crit_edge.22, i128 %empty_149, void %.split.22" [example-4/src/conv_layer.cc:163]   --->   Operation 672 'phi' 'empty_152' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = trunc i128 %empty_152" [example-4/src/conv_layer.cc:151]   --->   Operation 673 'trunc' 'trunc_ln151_5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 674 [1/1] (1.21ns)   --->   "%empty_153 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 674 'read' 'empty_153' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_24 : Operation 675 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val23 = extractvalue i32 %empty_153" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 675 'extractvalue' 'ne_out_0_0_0_0_0_val23' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val23 = extractvalue i32 %empty_153" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 676 'extractvalue' 'ne_out_0_0_0_0_01_val23' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 677 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 678 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val20, i16 %ne_out_0_0_0_0_01_val20, i16 %ne_out_0_0_0_0_0_val21, i16 %ne_out_0_0_0_0_01_val21, i16 %ne_out_0_0_0_0_0_val22, i16 %ne_out_0_0_0_0_01_val22, i16 %ne_out_0_0_0_0_0_val23, i16 %ne_out_0_0_0_0_01_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 678 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_24 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.23" [example-4/src/conv_layer.cc:169]   --->   Operation 679 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 680 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val20, i16 %ne_out_0_0_0_0_01_val20, i16 %ne_out_0_0_0_0_0_val21, i16 %ne_out_0_0_0_0_01_val21, i16 %ne_out_0_0_0_0_0_val22, i16 %ne_out_0_0_0_0_01_val22, i16 %ne_out_0_0_0_0_0_val23, i16 %ne_out_0_0_0_0_01_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 681 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.23" [example-4/src/conv_layer.cc:169]   --->   Operation 682 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 683 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 684 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val20, i16 %ne_out_0_0_0_0_01_val20, i16 %ne_out_0_0_0_0_0_val21, i16 %ne_out_0_0_0_0_01_val21, i16 %ne_out_0_0_0_0_0_val22, i16 %ne_out_0_0_0_0_01_val22, i16 %ne_out_0_0_0_0_0_val23, i16 %ne_out_0_0_0_0_01_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 684 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_24 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.23" [example-4/src/conv_layer.cc:169]   --->   Operation 685 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_24 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 686 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_24 : Operation 687 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val20, i16 %ne_out_0_0_0_0_01_val20, i16 %ne_out_0_0_0_0_0_val21, i16 %ne_out_0_0_0_0_01_val21, i16 %ne_out_0_0_0_0_0_val22, i16 %ne_out_0_0_0_0_01_val22, i16 %ne_out_0_0_0_0_0_val23, i16 %ne_out_0_0_0_0_01_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 687 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_24 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.23" [example-4/src/conv_layer.cc:169]   --->   Operation 688 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_24 : Operation 689 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.24, void" [example-4/src/conv_layer.cc:152]   --->   Operation 689 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_24 : Operation 690 [1/1] (1.21ns)   --->   "%empty_151 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 690 'read' 'empty_151' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_24 : Operation 691 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val23 = extractvalue i32 %empty_151" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 691 'extractvalue' 'ne_out_0_0_0_0_012_val23' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 692 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val23 = extractvalue i32 %empty_151" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 692 'extractvalue' 'ne_out_0_0_0_0_013_val23' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_24 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 693 'bitselect' 'tmp_1230' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln163_17 = trunc i128 %empty_152" [example-4/src/conv_layer.cc:163]   --->   Operation 694 'trunc' 'trunc_ln163_17' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%or_ln163_22 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val23, i16 %ne_out_0_0_0_0_012_val23, i96 %trunc_ln151_5" [example-4/src/conv_layer.cc:163]   --->   Operation 695 'bitconcatenate' 'or_ln163_22' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1230, void %._crit_edge8.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 696 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln174_100 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 697 'partselect' 'trunc_ln174_100' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln174_101 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 698 'partselect' 'trunc_ln174_101' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln174_102 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 699 'partselect' 'trunc_ln174_102' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln174_103 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 700 'partselect' 'trunc_ln174_103' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln174_104 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 701 'partselect' 'trunc_ln174_104' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 702 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_17, i16 %trunc_ln174_100, i16 %trunc_ln174_101, i16 %trunc_ln174_102, i16 %trunc_ln174_103, i16 %trunc_ln174_104, i16 %ne_out_0_0_0_0_012_val23, i16 %ne_out_0_0_0_0_013_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 702 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_25 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.23" [example-4/src/conv_layer.cc:169]   --->   Operation 703 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1230)> <Delay = 0.00>
ST_25 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 704 'bitselect' 'tmp_1231' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1231, void %._crit_edge9.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 705 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 706 [1/1] (1.21ns)   --->   "%empty_156 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 706 'read' 'empty_156' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_25 : Operation 707 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val24 = extractvalue i32 %empty_156" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 707 'extractvalue' 'ne_out_0_0_0_0_0_val24' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_25 : Operation 708 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val24 = extractvalue i32 %empty_156" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 708 'extractvalue' 'ne_out_0_0_0_0_01_val24' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_25 : Operation 709 [1/1] (1.21ns)   --->   "%empty_154 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 709 'read' 'empty_154' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_25 : Operation 710 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val24 = extractvalue i32 %empty_154" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 710 'extractvalue' 'ne_out_0_0_0_0_012_val24' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_25 : Operation 711 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val24 = extractvalue i32 %empty_154" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 711 'extractvalue' 'ne_out_0_0_0_0_013_val24' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln174_105 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 712 'partselect' 'trunc_ln174_105' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln174_106 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 713 'partselect' 'trunc_ln174_106' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln174_107 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 714 'partselect' 'trunc_ln174_107' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln174_108 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 715 'partselect' 'trunc_ln174_108' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln174_109 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 716 'partselect' 'trunc_ln174_109' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 717 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_17, i16 %trunc_ln174_105, i16 %trunc_ln174_106, i16 %trunc_ln174_107, i16 %trunc_ln174_108, i16 %trunc_ln174_109, i16 %ne_out_0_0_0_0_012_val23, i16 %ne_out_0_0_0_0_013_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 717 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_26 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.23" [example-4/src/conv_layer.cc:169]   --->   Operation 718 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1231)> <Delay = 0.00>
ST_26 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 719 'bitselect' 'tmp_1232' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_26 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1232, void %._crit_edge10.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 720 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_26 : Operation 721 [1/1] (1.21ns)   --->   "%empty_159 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 721 'read' 'empty_159' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_26 : Operation 722 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val25 = extractvalue i32 %empty_159" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 722 'extractvalue' 'ne_out_0_0_0_0_0_val25' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_26 : Operation 723 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val25 = extractvalue i32 %empty_159" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 723 'extractvalue' 'ne_out_0_0_0_0_01_val25' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_26 : Operation 724 [1/1] (1.21ns)   --->   "%empty_157 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 724 'read' 'empty_157' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_26 : Operation 725 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val25 = extractvalue i32 %empty_157" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 725 'extractvalue' 'ne_out_0_0_0_0_012_val25' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_26 : Operation 726 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val25 = extractvalue i32 %empty_157" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 726 'extractvalue' 'ne_out_0_0_0_0_013_val25' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln174_110 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 727 'partselect' 'trunc_ln174_110' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln174_111 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 728 'partselect' 'trunc_ln174_111' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln174_112 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 729 'partselect' 'trunc_ln174_112' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln174_113 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 730 'partselect' 'trunc_ln174_113' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln174_114 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 731 'partselect' 'trunc_ln174_114' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 732 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_17, i16 %trunc_ln174_110, i16 %trunc_ln174_111, i16 %trunc_ln174_112, i16 %trunc_ln174_113, i16 %trunc_ln174_114, i16 %ne_out_0_0_0_0_012_val23, i16 %ne_out_0_0_0_0_013_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 732 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.23" [example-4/src/conv_layer.cc:169]   --->   Operation 733 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1232)> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 734 'bitselect' 'tmp_1233' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1233, void %._crit_edge11.23, void" [example-4/src/conv_layer.cc:169]   --->   Operation 735 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_27 : Operation 736 [1/1] (1.21ns)   --->   "%empty_162 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 736 'read' 'empty_162' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val26 = extractvalue i32 %empty_162" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 737 'extractvalue' 'ne_out_0_0_0_0_0_val26' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val26 = extractvalue i32 %empty_162" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 738 'extractvalue' 'ne_out_0_0_0_0_01_val26' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (1.21ns)   --->   "%empty_160 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 739 'read' 'empty_160' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val26 = extractvalue i32 %empty_160" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 740 'extractvalue' 'ne_out_0_0_0_0_012_val26' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val26 = extractvalue i32 %empty_160" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 741 'extractvalue' 'ne_out_0_0_0_0_013_val26' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln174_115 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 742 'partselect' 'trunc_ln174_115' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln174_116 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 743 'partselect' 'trunc_ln174_116' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln174_117 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 744 'partselect' 'trunc_ln174_117' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln174_118 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 745 'partselect' 'trunc_ln174_118' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln174_119 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_152, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 746 'partselect' 'trunc_ln174_119' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 747 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_17, i16 %trunc_ln174_115, i16 %trunc_ln174_116, i16 %trunc_ln174_117, i16 %trunc_ln174_118, i16 %trunc_ln174_119, i16 %ne_out_0_0_0_0_012_val23, i16 %ne_out_0_0_0_0_013_val23" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 747 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_28 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.23" [example-4/src/conv_layer.cc:169]   --->   Operation 748 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1233)> <Delay = 0.00>
ST_28 : Operation 749 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.24" [example-4/src/conv_layer.cc:174]   --->   Operation 749 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "%empty_155 = phi i128 %or_ln163_22, void %._crit_edge11.23, i128 %empty_152, void %._crit_edge16.23" [example-4/src/conv_layer.cc:163]   --->   Operation 750 'phi' 'empty_155' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.25, void %._crit_edge.24" [example-4/src/conv_layer.cc:152]   --->   Operation 751 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_28 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_814 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_155, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 752 'partselect' 'tmp_814' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 753 [1/1] (0.00ns)   --->   "%or_ln163_23 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_814, i16 %ne_out_0_0_0_0_013_val24, i16 %ne_out_0_0_0_0_012_val24" [example-4/src/conv_layer.cc:163]   --->   Operation 753 'bitconcatenate' 'or_ln163_23' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 754 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.25" [example-4/src/conv_layer.cc:174]   --->   Operation 754 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%empty_158 = phi i128 %or_ln163_23, void %._crit_edge.24, i128 %empty_155, void %.split.24" [example-4/src/conv_layer.cc:163]   --->   Operation 755 'phi' 'empty_158' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.26, void %._crit_edge.25" [example-4/src/conv_layer.cc:152]   --->   Operation 756 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_28 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln163_18 = trunc i128 %empty_158" [example-4/src/conv_layer.cc:163]   --->   Operation 757 'trunc' 'trunc_ln163_18' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_815 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_158, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 758 'partselect' 'tmp_815' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "%or_ln163_24 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_815, i16 %ne_out_0_0_0_0_013_val25, i16 %ne_out_0_0_0_0_012_val25, i32 %trunc_ln163_18" [example-4/src/conv_layer.cc:163]   --->   Operation 759 'bitconcatenate' 'or_ln163_24' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 760 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.26" [example-4/src/conv_layer.cc:174]   --->   Operation 760 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_28 : Operation 761 [1/1] (0.00ns)   --->   "%empty_161 = phi i128 %or_ln163_24, void %._crit_edge.25, i128 %empty_158, void %.split.25" [example-4/src/conv_layer.cc:163]   --->   Operation 761 'phi' 'empty_161' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 762 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.27, void %._crit_edge.26" [example-4/src/conv_layer.cc:152]   --->   Operation 762 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln163_19 = trunc i128 %empty_161" [example-4/src/conv_layer.cc:163]   --->   Operation 763 'trunc' 'trunc_ln163_19' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_816 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_161, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 764 'partselect' 'tmp_816' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln163_25 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_816, i16 %ne_out_0_0_0_0_013_val26, i16 %ne_out_0_0_0_0_012_val26, i64 %trunc_ln163_19" [example-4/src/conv_layer.cc:163]   --->   Operation 765 'bitconcatenate' 'or_ln163_25' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.27" [example-4/src/conv_layer.cc:174]   --->   Operation 766 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_28 : Operation 767 [1/1] (0.00ns)   --->   "%empty_164 = phi i128 %or_ln163_25, void %._crit_edge.26, i128 %empty_161, void %.split.26" [example-4/src/conv_layer.cc:163]   --->   Operation 767 'phi' 'empty_164' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = trunc i128 %empty_164" [example-4/src/conv_layer.cc:151]   --->   Operation 768 'trunc' 'trunc_ln151_6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 769 [1/1] (1.21ns)   --->   "%empty_165 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 769 'read' 'empty_165' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_28 : Operation 770 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val27 = extractvalue i32 %empty_165" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 770 'extractvalue' 'ne_out_0_0_0_0_0_val27' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val27 = extractvalue i32 %empty_165" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 771 'extractvalue' 'ne_out_0_0_0_0_01_val27' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 772 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val24, i16 %ne_out_0_0_0_0_01_val24, i16 %ne_out_0_0_0_0_0_val25, i16 %ne_out_0_0_0_0_01_val25, i16 %ne_out_0_0_0_0_0_val26, i16 %ne_out_0_0_0_0_01_val26, i16 %ne_out_0_0_0_0_0_val27, i16 %ne_out_0_0_0_0_01_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 773 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.27" [example-4/src/conv_layer.cc:169]   --->   Operation 774 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 775 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 776 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val24, i16 %ne_out_0_0_0_0_01_val24, i16 %ne_out_0_0_0_0_0_val25, i16 %ne_out_0_0_0_0_01_val25, i16 %ne_out_0_0_0_0_0_val26, i16 %ne_out_0_0_0_0_01_val26, i16 %ne_out_0_0_0_0_0_val27, i16 %ne_out_0_0_0_0_01_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 776 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_28 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.27" [example-4/src/conv_layer.cc:169]   --->   Operation 777 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_28 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 778 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 779 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val24, i16 %ne_out_0_0_0_0_01_val24, i16 %ne_out_0_0_0_0_0_val25, i16 %ne_out_0_0_0_0_01_val25, i16 %ne_out_0_0_0_0_0_val26, i16 %ne_out_0_0_0_0_01_val26, i16 %ne_out_0_0_0_0_0_val27, i16 %ne_out_0_0_0_0_01_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 779 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_28 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.27" [example-4/src/conv_layer.cc:169]   --->   Operation 780 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 781 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 782 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val24, i16 %ne_out_0_0_0_0_01_val24, i16 %ne_out_0_0_0_0_0_val25, i16 %ne_out_0_0_0_0_01_val25, i16 %ne_out_0_0_0_0_0_val26, i16 %ne_out_0_0_0_0_01_val26, i16 %ne_out_0_0_0_0_0_val27, i16 %ne_out_0_0_0_0_01_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 782 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_28 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.27" [example-4/src/conv_layer.cc:169]   --->   Operation 783 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_28 : Operation 784 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.28, void" [example-4/src/conv_layer.cc:152]   --->   Operation 784 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_28 : Operation 785 [1/1] (1.21ns)   --->   "%empty_163 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 785 'read' 'empty_163' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_28 : Operation 786 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val27 = extractvalue i32 %empty_163" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 786 'extractvalue' 'ne_out_0_0_0_0_012_val27' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 787 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val27 = extractvalue i32 %empty_163" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 787 'extractvalue' 'ne_out_0_0_0_0_013_val27' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_28 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 788 'bitselect' 'tmp_1234' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln163_20 = trunc i128 %empty_164" [example-4/src/conv_layer.cc:163]   --->   Operation 789 'trunc' 'trunc_ln163_20' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln163_26 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val27, i16 %ne_out_0_0_0_0_012_val27, i96 %trunc_ln151_6" [example-4/src/conv_layer.cc:163]   --->   Operation 790 'bitconcatenate' 'or_ln163_26' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1234, void %._crit_edge8.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 791 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln174_120 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 792 'partselect' 'trunc_ln174_120' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln174_121 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 793 'partselect' 'trunc_ln174_121' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln174_122 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 794 'partselect' 'trunc_ln174_122' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln174_123 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 795 'partselect' 'trunc_ln174_123' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln174_124 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 796 'partselect' 'trunc_ln174_124' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 797 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_20, i16 %trunc_ln174_120, i16 %trunc_ln174_121, i16 %trunc_ln174_122, i16 %trunc_ln174_123, i16 %trunc_ln174_124, i16 %ne_out_0_0_0_0_012_val27, i16 %ne_out_0_0_0_0_013_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 797 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_29 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.27" [example-4/src/conv_layer.cc:169]   --->   Operation 798 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1234)> <Delay = 0.00>
ST_29 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 799 'bitselect' 'tmp_1235' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1235, void %._crit_edge9.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 800 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 801 [1/1] (1.21ns)   --->   "%empty_168 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 801 'read' 'empty_168' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_29 : Operation 802 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val28 = extractvalue i32 %empty_168" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 802 'extractvalue' 'ne_out_0_0_0_0_0_val28' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_29 : Operation 803 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val28 = extractvalue i32 %empty_168" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 803 'extractvalue' 'ne_out_0_0_0_0_01_val28' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_29 : Operation 804 [1/1] (1.21ns)   --->   "%empty_166 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 804 'read' 'empty_166' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_29 : Operation 805 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val28 = extractvalue i32 %empty_166" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 805 'extractvalue' 'ne_out_0_0_0_0_012_val28' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_29 : Operation 806 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val28 = extractvalue i32 %empty_166" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 806 'extractvalue' 'ne_out_0_0_0_0_013_val28' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln174_125 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 807 'partselect' 'trunc_ln174_125' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln174_126 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 808 'partselect' 'trunc_ln174_126' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln174_127 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 809 'partselect' 'trunc_ln174_127' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln174_128 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 810 'partselect' 'trunc_ln174_128' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln174_129 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 811 'partselect' 'trunc_ln174_129' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 812 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_20, i16 %trunc_ln174_125, i16 %trunc_ln174_126, i16 %trunc_ln174_127, i16 %trunc_ln174_128, i16 %trunc_ln174_129, i16 %ne_out_0_0_0_0_012_val27, i16 %ne_out_0_0_0_0_013_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 812 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_30 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.27" [example-4/src/conv_layer.cc:169]   --->   Operation 813 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1235)> <Delay = 0.00>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 814 'bitselect' 'tmp_1236' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_30 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1236, void %._crit_edge10.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 815 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_30 : Operation 816 [1/1] (1.21ns)   --->   "%empty_171 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 816 'read' 'empty_171' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_30 : Operation 817 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val29 = extractvalue i32 %empty_171" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 817 'extractvalue' 'ne_out_0_0_0_0_0_val29' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_30 : Operation 818 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val29 = extractvalue i32 %empty_171" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 818 'extractvalue' 'ne_out_0_0_0_0_01_val29' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_30 : Operation 819 [1/1] (1.21ns)   --->   "%empty_169 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 819 'read' 'empty_169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_30 : Operation 820 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val29 = extractvalue i32 %empty_169" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 820 'extractvalue' 'ne_out_0_0_0_0_012_val29' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_30 : Operation 821 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val29 = extractvalue i32 %empty_169" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 821 'extractvalue' 'ne_out_0_0_0_0_013_val29' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln174_130 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 822 'partselect' 'trunc_ln174_130' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln174_131 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 823 'partselect' 'trunc_ln174_131' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln174_132 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 824 'partselect' 'trunc_ln174_132' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln174_133 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 825 'partselect' 'trunc_ln174_133' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln174_134 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 826 'partselect' 'trunc_ln174_134' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 827 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_20, i16 %trunc_ln174_130, i16 %trunc_ln174_131, i16 %trunc_ln174_132, i16 %trunc_ln174_133, i16 %trunc_ln174_134, i16 %ne_out_0_0_0_0_012_val27, i16 %ne_out_0_0_0_0_013_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 827 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_31 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.27" [example-4/src/conv_layer.cc:169]   --->   Operation 828 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1236)> <Delay = 0.00>
ST_31 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 829 'bitselect' 'tmp_1237' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_31 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1237, void %._crit_edge11.27, void" [example-4/src/conv_layer.cc:169]   --->   Operation 830 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_31 : Operation 831 [1/1] (1.21ns)   --->   "%empty_174 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 831 'read' 'empty_174' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_31 : Operation 832 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val30 = extractvalue i32 %empty_174" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 832 'extractvalue' 'ne_out_0_0_0_0_0_val30' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_31 : Operation 833 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val30 = extractvalue i32 %empty_174" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 833 'extractvalue' 'ne_out_0_0_0_0_01_val30' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_31 : Operation 834 [1/1] (1.21ns)   --->   "%empty_172 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 834 'read' 'empty_172' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_31 : Operation 835 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val30 = extractvalue i32 %empty_172" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 835 'extractvalue' 'ne_out_0_0_0_0_012_val30' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_31 : Operation 836 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val30 = extractvalue i32 %empty_172" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 836 'extractvalue' 'ne_out_0_0_0_0_013_val30' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln174_135 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 837 'partselect' 'trunc_ln174_135' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln174_136 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 838 'partselect' 'trunc_ln174_136' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln174_137 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 839 'partselect' 'trunc_ln174_137' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln174_138 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 840 'partselect' 'trunc_ln174_138' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln174_139 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_164, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 841 'partselect' 'trunc_ln174_139' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 842 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_20, i16 %trunc_ln174_135, i16 %trunc_ln174_136, i16 %trunc_ln174_137, i16 %trunc_ln174_138, i16 %trunc_ln174_139, i16 %ne_out_0_0_0_0_012_val27, i16 %ne_out_0_0_0_0_013_val27" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 842 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.27" [example-4/src/conv_layer.cc:169]   --->   Operation 843 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1237)> <Delay = 0.00>
ST_32 : Operation 844 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.28" [example-4/src/conv_layer.cc:174]   --->   Operation 844 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%empty_167 = phi i128 %or_ln163_26, void %._crit_edge11.27, i128 %empty_164, void %._crit_edge16.27" [example-4/src/conv_layer.cc:163]   --->   Operation 845 'phi' 'empty_167' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.29, void %._crit_edge.28" [example-4/src/conv_layer.cc:152]   --->   Operation 846 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_817 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_167, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 847 'partselect' 'tmp_817' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln163_27 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_817, i16 %ne_out_0_0_0_0_013_val28, i16 %ne_out_0_0_0_0_012_val28" [example-4/src/conv_layer.cc:163]   --->   Operation 848 'bitconcatenate' 'or_ln163_27' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.29" [example-4/src/conv_layer.cc:174]   --->   Operation 849 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%empty_170 = phi i128 %or_ln163_27, void %._crit_edge.28, i128 %empty_167, void %.split.28" [example-4/src/conv_layer.cc:163]   --->   Operation 850 'phi' 'empty_170' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.30, void %._crit_edge.29" [example-4/src/conv_layer.cc:152]   --->   Operation 851 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_32 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln163_21 = trunc i128 %empty_170" [example-4/src/conv_layer.cc:163]   --->   Operation 852 'trunc' 'trunc_ln163_21' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_818 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_170, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 853 'partselect' 'tmp_818' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln163_28 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_818, i16 %ne_out_0_0_0_0_013_val29, i16 %ne_out_0_0_0_0_012_val29, i32 %trunc_ln163_21" [example-4/src/conv_layer.cc:163]   --->   Operation 854 'bitconcatenate' 'or_ln163_28' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 855 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.30" [example-4/src/conv_layer.cc:174]   --->   Operation 855 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_32 : Operation 856 [1/1] (0.00ns)   --->   "%empty_173 = phi i128 %or_ln163_28, void %._crit_edge.29, i128 %empty_170, void %.split.29" [example-4/src/conv_layer.cc:163]   --->   Operation 856 'phi' 'empty_173' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 857 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.31, void %._crit_edge.30" [example-4/src/conv_layer.cc:152]   --->   Operation 857 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_32 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln163_22 = trunc i128 %empty_173" [example-4/src/conv_layer.cc:163]   --->   Operation 858 'trunc' 'trunc_ln163_22' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_819 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_173, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 859 'partselect' 'tmp_819' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 860 [1/1] (0.00ns)   --->   "%or_ln163_29 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_819, i16 %ne_out_0_0_0_0_013_val30, i16 %ne_out_0_0_0_0_012_val30, i64 %trunc_ln163_22" [example-4/src/conv_layer.cc:163]   --->   Operation 860 'bitconcatenate' 'or_ln163_29' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 861 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.31" [example-4/src/conv_layer.cc:174]   --->   Operation 861 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_32 : Operation 862 [1/1] (0.00ns)   --->   "%empty_176 = phi i128 %or_ln163_29, void %._crit_edge.30, i128 %empty_173, void %.split.30" [example-4/src/conv_layer.cc:163]   --->   Operation 862 'phi' 'empty_176' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = trunc i128 %empty_176" [example-4/src/conv_layer.cc:151]   --->   Operation 863 'trunc' 'trunc_ln151_7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 864 [1/1] (1.21ns)   --->   "%empty_177 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 864 'read' 'empty_177' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_32 : Operation 865 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val31 = extractvalue i32 %empty_177" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 865 'extractvalue' 'ne_out_0_0_0_0_0_val31' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 866 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val31 = extractvalue i32 %empty_177" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 866 'extractvalue' 'ne_out_0_0_0_0_01_val31' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 867 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 868 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val28, i16 %ne_out_0_0_0_0_01_val28, i16 %ne_out_0_0_0_0_0_val29, i16 %ne_out_0_0_0_0_01_val29, i16 %ne_out_0_0_0_0_0_val30, i16 %ne_out_0_0_0_0_01_val30, i16 %ne_out_0_0_0_0_0_val31, i16 %ne_out_0_0_0_0_01_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 868 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_32 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.31" [example-4/src/conv_layer.cc:169]   --->   Operation 869 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_32 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 870 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 871 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val28, i16 %ne_out_0_0_0_0_01_val28, i16 %ne_out_0_0_0_0_0_val29, i16 %ne_out_0_0_0_0_01_val29, i16 %ne_out_0_0_0_0_0_val30, i16 %ne_out_0_0_0_0_01_val30, i16 %ne_out_0_0_0_0_0_val31, i16 %ne_out_0_0_0_0_01_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 871 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_32 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.31" [example-4/src/conv_layer.cc:169]   --->   Operation 872 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_32 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 873 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 874 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val28, i16 %ne_out_0_0_0_0_01_val28, i16 %ne_out_0_0_0_0_0_val29, i16 %ne_out_0_0_0_0_01_val29, i16 %ne_out_0_0_0_0_0_val30, i16 %ne_out_0_0_0_0_01_val30, i16 %ne_out_0_0_0_0_0_val31, i16 %ne_out_0_0_0_0_01_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 874 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_32 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.31" [example-4/src/conv_layer.cc:169]   --->   Operation 875 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_32 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 876 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_32 : Operation 877 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val28, i16 %ne_out_0_0_0_0_01_val28, i16 %ne_out_0_0_0_0_0_val29, i16 %ne_out_0_0_0_0_01_val29, i16 %ne_out_0_0_0_0_0_val30, i16 %ne_out_0_0_0_0_01_val30, i16 %ne_out_0_0_0_0_0_val31, i16 %ne_out_0_0_0_0_01_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 877 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_32 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.31" [example-4/src/conv_layer.cc:169]   --->   Operation 878 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_32 : Operation 879 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.32, void" [example-4/src/conv_layer.cc:152]   --->   Operation 879 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_32 : Operation 880 [1/1] (1.21ns)   --->   "%empty_175 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 880 'read' 'empty_175' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_32 : Operation 881 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val31 = extractvalue i32 %empty_175" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 881 'extractvalue' 'ne_out_0_0_0_0_012_val31' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val31 = extractvalue i32 %empty_175" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 882 'extractvalue' 'ne_out_0_0_0_0_013_val31' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_32 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 883 'bitselect' 'tmp_1238' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln163_23 = trunc i128 %empty_176" [example-4/src/conv_layer.cc:163]   --->   Operation 884 'trunc' 'trunc_ln163_23' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln163_30 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val31, i16 %ne_out_0_0_0_0_012_val31, i96 %trunc_ln151_7" [example-4/src/conv_layer.cc:163]   --->   Operation 885 'bitconcatenate' 'or_ln163_30' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 886 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1238, void %._crit_edge8.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 886 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln174_140 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 887 'partselect' 'trunc_ln174_140' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln174_141 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 888 'partselect' 'trunc_ln174_141' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln174_142 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 889 'partselect' 'trunc_ln174_142' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln174_143 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 890 'partselect' 'trunc_ln174_143' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln174_144 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 891 'partselect' 'trunc_ln174_144' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 892 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_23, i16 %trunc_ln174_140, i16 %trunc_ln174_141, i16 %trunc_ln174_142, i16 %trunc_ln174_143, i16 %trunc_ln174_144, i16 %ne_out_0_0_0_0_012_val31, i16 %ne_out_0_0_0_0_013_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 892 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_33 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.31" [example-4/src/conv_layer.cc:169]   --->   Operation 893 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1238)> <Delay = 0.00>
ST_33 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 894 'bitselect' 'tmp_1239' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1239, void %._crit_edge9.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 895 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 896 [1/1] (1.21ns)   --->   "%empty_180 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 896 'read' 'empty_180' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_33 : Operation 897 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val32 = extractvalue i32 %empty_180" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 897 'extractvalue' 'ne_out_0_0_0_0_0_val32' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_33 : Operation 898 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val32 = extractvalue i32 %empty_180" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 898 'extractvalue' 'ne_out_0_0_0_0_01_val32' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_33 : Operation 899 [1/1] (1.21ns)   --->   "%empty_178 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 899 'read' 'empty_178' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_33 : Operation 900 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val32 = extractvalue i32 %empty_178" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 900 'extractvalue' 'ne_out_0_0_0_0_012_val32' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_33 : Operation 901 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val32 = extractvalue i32 %empty_178" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 901 'extractvalue' 'ne_out_0_0_0_0_013_val32' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.21>
ST_34 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln174_145 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 902 'partselect' 'trunc_ln174_145' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln174_146 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 903 'partselect' 'trunc_ln174_146' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln174_147 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 904 'partselect' 'trunc_ln174_147' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln174_148 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 905 'partselect' 'trunc_ln174_148' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln174_149 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 906 'partselect' 'trunc_ln174_149' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 907 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_23, i16 %trunc_ln174_145, i16 %trunc_ln174_146, i16 %trunc_ln174_147, i16 %trunc_ln174_148, i16 %trunc_ln174_149, i16 %ne_out_0_0_0_0_012_val31, i16 %ne_out_0_0_0_0_013_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 907 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_34 : Operation 908 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.31" [example-4/src/conv_layer.cc:169]   --->   Operation 908 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1239)> <Delay = 0.00>
ST_34 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 909 'bitselect' 'tmp_1240' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_34 : Operation 910 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1240, void %._crit_edge10.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 910 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_34 : Operation 911 [1/1] (1.21ns)   --->   "%empty_183 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 911 'read' 'empty_183' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_34 : Operation 912 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val33 = extractvalue i32 %empty_183" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 912 'extractvalue' 'ne_out_0_0_0_0_0_val33' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_34 : Operation 913 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val33 = extractvalue i32 %empty_183" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 913 'extractvalue' 'ne_out_0_0_0_0_01_val33' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_34 : Operation 914 [1/1] (1.21ns)   --->   "%empty_181 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 914 'read' 'empty_181' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_34 : Operation 915 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val33 = extractvalue i32 %empty_181" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 915 'extractvalue' 'ne_out_0_0_0_0_012_val33' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_34 : Operation 916 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val33 = extractvalue i32 %empty_181" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 916 'extractvalue' 'ne_out_0_0_0_0_013_val33' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.21>
ST_35 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln174_150 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 917 'partselect' 'trunc_ln174_150' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln174_151 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 918 'partselect' 'trunc_ln174_151' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln174_152 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 919 'partselect' 'trunc_ln174_152' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln174_153 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 920 'partselect' 'trunc_ln174_153' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln174_154 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 921 'partselect' 'trunc_ln174_154' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 922 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_23, i16 %trunc_ln174_150, i16 %trunc_ln174_151, i16 %trunc_ln174_152, i16 %trunc_ln174_153, i16 %trunc_ln174_154, i16 %ne_out_0_0_0_0_012_val31, i16 %ne_out_0_0_0_0_013_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 922 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_35 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.31" [example-4/src/conv_layer.cc:169]   --->   Operation 923 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1240)> <Delay = 0.00>
ST_35 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 924 'bitselect' 'tmp_1241' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_35 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1241, void %._crit_edge11.31, void" [example-4/src/conv_layer.cc:169]   --->   Operation 925 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_35 : Operation 926 [1/1] (1.21ns)   --->   "%empty_186 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 926 'read' 'empty_186' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_35 : Operation 927 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val34 = extractvalue i32 %empty_186" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 927 'extractvalue' 'ne_out_0_0_0_0_0_val34' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_35 : Operation 928 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val34 = extractvalue i32 %empty_186" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 928 'extractvalue' 'ne_out_0_0_0_0_01_val34' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_35 : Operation 929 [1/1] (1.21ns)   --->   "%empty_184 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 929 'read' 'empty_184' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_35 : Operation 930 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val34 = extractvalue i32 %empty_184" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 930 'extractvalue' 'ne_out_0_0_0_0_012_val34' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_35 : Operation 931 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val34 = extractvalue i32 %empty_184" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 931 'extractvalue' 'ne_out_0_0_0_0_013_val34' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln174_155 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 932 'partselect' 'trunc_ln174_155' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln174_156 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 933 'partselect' 'trunc_ln174_156' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln174_157 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 934 'partselect' 'trunc_ln174_157' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln174_158 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 935 'partselect' 'trunc_ln174_158' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln174_159 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_176, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 936 'partselect' 'trunc_ln174_159' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 937 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_23, i16 %trunc_ln174_155, i16 %trunc_ln174_156, i16 %trunc_ln174_157, i16 %trunc_ln174_158, i16 %trunc_ln174_159, i16 %ne_out_0_0_0_0_012_val31, i16 %ne_out_0_0_0_0_013_val31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 937 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_36 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.31" [example-4/src/conv_layer.cc:169]   --->   Operation 938 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1241)> <Delay = 0.00>
ST_36 : Operation 939 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.32" [example-4/src/conv_layer.cc:174]   --->   Operation 939 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_36 : Operation 940 [1/1] (0.00ns)   --->   "%empty_179 = phi i128 %or_ln163_30, void %._crit_edge11.31, i128 %empty_176, void %._crit_edge16.31" [example-4/src/conv_layer.cc:163]   --->   Operation 940 'phi' 'empty_179' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 941 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.33, void %._crit_edge.32" [example-4/src/conv_layer.cc:152]   --->   Operation 941 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_36 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_820 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_179, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 942 'partselect' 'tmp_820' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln163_31 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_820, i16 %ne_out_0_0_0_0_013_val32, i16 %ne_out_0_0_0_0_012_val32" [example-4/src/conv_layer.cc:163]   --->   Operation 943 'bitconcatenate' 'or_ln163_31' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 944 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.33" [example-4/src/conv_layer.cc:174]   --->   Operation 944 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_36 : Operation 945 [1/1] (0.00ns)   --->   "%empty_182 = phi i128 %or_ln163_31, void %._crit_edge.32, i128 %empty_179, void %.split.32" [example-4/src/conv_layer.cc:163]   --->   Operation 945 'phi' 'empty_182' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 946 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.34, void %._crit_edge.33" [example-4/src/conv_layer.cc:152]   --->   Operation 946 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_36 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln163_24 = trunc i128 %empty_182" [example-4/src/conv_layer.cc:163]   --->   Operation 947 'trunc' 'trunc_ln163_24' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_821 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_182, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 948 'partselect' 'tmp_821' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 949 [1/1] (0.00ns)   --->   "%or_ln163_32 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_821, i16 %ne_out_0_0_0_0_013_val33, i16 %ne_out_0_0_0_0_012_val33, i32 %trunc_ln163_24" [example-4/src/conv_layer.cc:163]   --->   Operation 949 'bitconcatenate' 'or_ln163_32' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 950 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.34" [example-4/src/conv_layer.cc:174]   --->   Operation 950 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_36 : Operation 951 [1/1] (0.00ns)   --->   "%empty_185 = phi i128 %or_ln163_32, void %._crit_edge.33, i128 %empty_182, void %.split.33" [example-4/src/conv_layer.cc:163]   --->   Operation 951 'phi' 'empty_185' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 952 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.35, void %._crit_edge.34" [example-4/src/conv_layer.cc:152]   --->   Operation 952 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_36 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln163_25 = trunc i128 %empty_185" [example-4/src/conv_layer.cc:163]   --->   Operation 953 'trunc' 'trunc_ln163_25' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_822 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_185, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 954 'partselect' 'tmp_822' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 955 [1/1] (0.00ns)   --->   "%or_ln163_33 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_822, i16 %ne_out_0_0_0_0_013_val34, i16 %ne_out_0_0_0_0_012_val34, i64 %trunc_ln163_25" [example-4/src/conv_layer.cc:163]   --->   Operation 955 'bitconcatenate' 'or_ln163_33' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 956 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.35" [example-4/src/conv_layer.cc:174]   --->   Operation 956 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_36 : Operation 957 [1/1] (0.00ns)   --->   "%empty_188 = phi i128 %or_ln163_33, void %._crit_edge.34, i128 %empty_185, void %.split.34" [example-4/src/conv_layer.cc:163]   --->   Operation 957 'phi' 'empty_188' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln151_8 = trunc i128 %empty_188" [example-4/src/conv_layer.cc:151]   --->   Operation 958 'trunc' 'trunc_ln151_8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 959 [1/1] (1.21ns)   --->   "%empty_189 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 959 'read' 'empty_189' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_36 : Operation 960 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val35 = extractvalue i32 %empty_189" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 960 'extractvalue' 'ne_out_0_0_0_0_0_val35' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 961 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val35 = extractvalue i32 %empty_189" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 961 'extractvalue' 'ne_out_0_0_0_0_01_val35' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 962 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 963 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val32, i16 %ne_out_0_0_0_0_01_val32, i16 %ne_out_0_0_0_0_0_val33, i16 %ne_out_0_0_0_0_01_val33, i16 %ne_out_0_0_0_0_0_val34, i16 %ne_out_0_0_0_0_01_val34, i16 %ne_out_0_0_0_0_0_val35, i16 %ne_out_0_0_0_0_01_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 963 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_36 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.35" [example-4/src/conv_layer.cc:169]   --->   Operation 964 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_36 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 965 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 966 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val32, i16 %ne_out_0_0_0_0_01_val32, i16 %ne_out_0_0_0_0_0_val33, i16 %ne_out_0_0_0_0_01_val33, i16 %ne_out_0_0_0_0_0_val34, i16 %ne_out_0_0_0_0_01_val34, i16 %ne_out_0_0_0_0_0_val35, i16 %ne_out_0_0_0_0_01_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 966 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_36 : Operation 967 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.35" [example-4/src/conv_layer.cc:169]   --->   Operation 967 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_36 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 968 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 969 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val32, i16 %ne_out_0_0_0_0_01_val32, i16 %ne_out_0_0_0_0_0_val33, i16 %ne_out_0_0_0_0_01_val33, i16 %ne_out_0_0_0_0_0_val34, i16 %ne_out_0_0_0_0_01_val34, i16 %ne_out_0_0_0_0_0_val35, i16 %ne_out_0_0_0_0_01_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 969 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_36 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.35" [example-4/src/conv_layer.cc:169]   --->   Operation 970 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_36 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 971 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_36 : Operation 972 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val32, i16 %ne_out_0_0_0_0_01_val32, i16 %ne_out_0_0_0_0_0_val33, i16 %ne_out_0_0_0_0_01_val33, i16 %ne_out_0_0_0_0_0_val34, i16 %ne_out_0_0_0_0_01_val34, i16 %ne_out_0_0_0_0_0_val35, i16 %ne_out_0_0_0_0_01_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 972 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_36 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.35" [example-4/src/conv_layer.cc:169]   --->   Operation 973 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_36 : Operation 974 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.36, void" [example-4/src/conv_layer.cc:152]   --->   Operation 974 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_36 : Operation 975 [1/1] (1.21ns)   --->   "%empty_187 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 975 'read' 'empty_187' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_36 : Operation 976 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val35 = extractvalue i32 %empty_187" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 976 'extractvalue' 'ne_out_0_0_0_0_012_val35' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 977 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val35 = extractvalue i32 %empty_187" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 977 'extractvalue' 'ne_out_0_0_0_0_013_val35' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_36 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 978 'bitselect' 'tmp_1242' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.21>
ST_37 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln163_26 = trunc i128 %empty_188" [example-4/src/conv_layer.cc:163]   --->   Operation 979 'trunc' 'trunc_ln163_26' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 980 [1/1] (0.00ns)   --->   "%or_ln163_34 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val35, i16 %ne_out_0_0_0_0_012_val35, i96 %trunc_ln151_8" [example-4/src/conv_layer.cc:163]   --->   Operation 980 'bitconcatenate' 'or_ln163_34' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1242, void %._crit_edge8.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 981 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln174_160 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 982 'partselect' 'trunc_ln174_160' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln174_161 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 983 'partselect' 'trunc_ln174_161' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln174_162 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 984 'partselect' 'trunc_ln174_162' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln174_163 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 985 'partselect' 'trunc_ln174_163' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln174_164 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 986 'partselect' 'trunc_ln174_164' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 987 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_26, i16 %trunc_ln174_160, i16 %trunc_ln174_161, i16 %trunc_ln174_162, i16 %trunc_ln174_163, i16 %trunc_ln174_164, i16 %ne_out_0_0_0_0_012_val35, i16 %ne_out_0_0_0_0_013_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 987 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_37 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.35" [example-4/src/conv_layer.cc:169]   --->   Operation 988 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1242)> <Delay = 0.00>
ST_37 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 989 'bitselect' 'tmp_1243' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1243, void %._crit_edge9.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 990 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 991 [1/1] (1.21ns)   --->   "%empty_192 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 991 'read' 'empty_192' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_37 : Operation 992 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val36 = extractvalue i32 %empty_192" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 992 'extractvalue' 'ne_out_0_0_0_0_0_val36' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_37 : Operation 993 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val36 = extractvalue i32 %empty_192" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 993 'extractvalue' 'ne_out_0_0_0_0_01_val36' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_37 : Operation 994 [1/1] (1.21ns)   --->   "%empty_190 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 994 'read' 'empty_190' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_37 : Operation 995 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val36 = extractvalue i32 %empty_190" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 995 'extractvalue' 'ne_out_0_0_0_0_012_val36' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_37 : Operation 996 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val36 = extractvalue i32 %empty_190" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 996 'extractvalue' 'ne_out_0_0_0_0_013_val36' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.21>
ST_38 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln174_165 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 997 'partselect' 'trunc_ln174_165' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln174_166 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 998 'partselect' 'trunc_ln174_166' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln174_167 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 999 'partselect' 'trunc_ln174_167' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln174_168 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1000 'partselect' 'trunc_ln174_168' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln174_169 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1001 'partselect' 'trunc_ln174_169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 1002 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_26, i16 %trunc_ln174_165, i16 %trunc_ln174_166, i16 %trunc_ln174_167, i16 %trunc_ln174_168, i16 %trunc_ln174_169, i16 %ne_out_0_0_0_0_012_val35, i16 %ne_out_0_0_0_0_013_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1002 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_38 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.35" [example-4/src/conv_layer.cc:169]   --->   Operation 1003 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1243)> <Delay = 0.00>
ST_38 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 1004 'bitselect' 'tmp_1244' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_38 : Operation 1005 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1244, void %._crit_edge10.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1005 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_38 : Operation 1006 [1/1] (1.21ns)   --->   "%empty_195 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1006 'read' 'empty_195' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_38 : Operation 1007 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val37 = extractvalue i32 %empty_195" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1007 'extractvalue' 'ne_out_0_0_0_0_0_val37' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 1008 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val37 = extractvalue i32 %empty_195" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1008 'extractvalue' 'ne_out_0_0_0_0_01_val37' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 1009 [1/1] (1.21ns)   --->   "%empty_193 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1009 'read' 'empty_193' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_38 : Operation 1010 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val37 = extractvalue i32 %empty_193" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1010 'extractvalue' 'ne_out_0_0_0_0_012_val37' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_38 : Operation 1011 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val37 = extractvalue i32 %empty_193" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1011 'extractvalue' 'ne_out_0_0_0_0_013_val37' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.21>
ST_39 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln174_170 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1012 'partselect' 'trunc_ln174_170' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln174_171 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1013 'partselect' 'trunc_ln174_171' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln174_172 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1014 'partselect' 'trunc_ln174_172' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln174_173 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1015 'partselect' 'trunc_ln174_173' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln174_174 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1016 'partselect' 'trunc_ln174_174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1017 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_26, i16 %trunc_ln174_170, i16 %trunc_ln174_171, i16 %trunc_ln174_172, i16 %trunc_ln174_173, i16 %trunc_ln174_174, i16 %ne_out_0_0_0_0_012_val35, i16 %ne_out_0_0_0_0_013_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1017 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_39 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.35" [example-4/src/conv_layer.cc:169]   --->   Operation 1018 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1244)> <Delay = 0.00>
ST_39 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 1019 'bitselect' 'tmp_1245' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_39 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1245, void %._crit_edge11.35, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1020 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_39 : Operation 1021 [1/1] (1.21ns)   --->   "%empty_198 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1021 'read' 'empty_198' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_39 : Operation 1022 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val38 = extractvalue i32 %empty_198" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1022 'extractvalue' 'ne_out_0_0_0_0_0_val38' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_39 : Operation 1023 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val38 = extractvalue i32 %empty_198" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1023 'extractvalue' 'ne_out_0_0_0_0_01_val38' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_39 : Operation 1024 [1/1] (1.21ns)   --->   "%empty_196 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1024 'read' 'empty_196' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_39 : Operation 1025 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val38 = extractvalue i32 %empty_196" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1025 'extractvalue' 'ne_out_0_0_0_0_012_val38' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_39 : Operation 1026 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val38 = extractvalue i32 %empty_196" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1026 'extractvalue' 'ne_out_0_0_0_0_013_val38' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln174_175 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1027 'partselect' 'trunc_ln174_175' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln174_176 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1028 'partselect' 'trunc_ln174_176' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln174_177 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1029 'partselect' 'trunc_ln174_177' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln174_178 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1030 'partselect' 'trunc_ln174_178' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln174_179 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_188, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1031 'partselect' 'trunc_ln174_179' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1032 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_26, i16 %trunc_ln174_175, i16 %trunc_ln174_176, i16 %trunc_ln174_177, i16 %trunc_ln174_178, i16 %trunc_ln174_179, i16 %ne_out_0_0_0_0_012_val35, i16 %ne_out_0_0_0_0_013_val35" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1032 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_40 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.35" [example-4/src/conv_layer.cc:169]   --->   Operation 1033 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1245)> <Delay = 0.00>
ST_40 : Operation 1034 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.36" [example-4/src/conv_layer.cc:174]   --->   Operation 1034 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_40 : Operation 1035 [1/1] (0.00ns)   --->   "%empty_191 = phi i128 %or_ln163_34, void %._crit_edge11.35, i128 %empty_188, void %._crit_edge16.35" [example-4/src/conv_layer.cc:163]   --->   Operation 1035 'phi' 'empty_191' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1036 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.37, void %._crit_edge.36" [example-4/src/conv_layer.cc:152]   --->   Operation 1036 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_40 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_823 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_191, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1037 'partselect' 'tmp_823' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1038 [1/1] (0.00ns)   --->   "%or_ln163_35 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_823, i16 %ne_out_0_0_0_0_013_val36, i16 %ne_out_0_0_0_0_012_val36" [example-4/src/conv_layer.cc:163]   --->   Operation 1038 'bitconcatenate' 'or_ln163_35' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1039 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.37" [example-4/src/conv_layer.cc:174]   --->   Operation 1039 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_40 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_194 = phi i128 %or_ln163_35, void %._crit_edge.36, i128 %empty_191, void %.split.36" [example-4/src/conv_layer.cc:163]   --->   Operation 1040 'phi' 'empty_194' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1041 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.38, void %._crit_edge.37" [example-4/src/conv_layer.cc:152]   --->   Operation 1041 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_40 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln163_27 = trunc i128 %empty_194" [example-4/src/conv_layer.cc:163]   --->   Operation 1042 'trunc' 'trunc_ln163_27' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_824 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_194, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1043 'partselect' 'tmp_824' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1044 [1/1] (0.00ns)   --->   "%or_ln163_36 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_824, i16 %ne_out_0_0_0_0_013_val37, i16 %ne_out_0_0_0_0_012_val37, i32 %trunc_ln163_27" [example-4/src/conv_layer.cc:163]   --->   Operation 1044 'bitconcatenate' 'or_ln163_36' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1045 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.38" [example-4/src/conv_layer.cc:174]   --->   Operation 1045 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_40 : Operation 1046 [1/1] (0.00ns)   --->   "%empty_197 = phi i128 %or_ln163_36, void %._crit_edge.37, i128 %empty_194, void %.split.37" [example-4/src/conv_layer.cc:163]   --->   Operation 1046 'phi' 'empty_197' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1047 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.39, void %._crit_edge.38" [example-4/src/conv_layer.cc:152]   --->   Operation 1047 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_40 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln163_28 = trunc i128 %empty_197" [example-4/src/conv_layer.cc:163]   --->   Operation 1048 'trunc' 'trunc_ln163_28' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_825 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_197, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1049 'partselect' 'tmp_825' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1050 [1/1] (0.00ns)   --->   "%or_ln163_37 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_825, i16 %ne_out_0_0_0_0_013_val38, i16 %ne_out_0_0_0_0_012_val38, i64 %trunc_ln163_28" [example-4/src/conv_layer.cc:163]   --->   Operation 1050 'bitconcatenate' 'or_ln163_37' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1051 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.39" [example-4/src/conv_layer.cc:174]   --->   Operation 1051 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_40 : Operation 1052 [1/1] (0.00ns)   --->   "%empty_200 = phi i128 %or_ln163_37, void %._crit_edge.38, i128 %empty_197, void %.split.38" [example-4/src/conv_layer.cc:163]   --->   Operation 1052 'phi' 'empty_200' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln151_9 = trunc i128 %empty_200" [example-4/src/conv_layer.cc:151]   --->   Operation 1053 'trunc' 'trunc_ln151_9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1054 [1/1] (1.21ns)   --->   "%empty_201 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1054 'read' 'empty_201' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_40 : Operation 1055 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val39 = extractvalue i32 %empty_201" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1055 'extractvalue' 'ne_out_0_0_0_0_0_val39' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1056 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val39 = extractvalue i32 %empty_201" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1056 'extractvalue' 'ne_out_0_0_0_0_01_val39' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1057 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1057 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1058 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val36, i16 %ne_out_0_0_0_0_01_val36, i16 %ne_out_0_0_0_0_0_val37, i16 %ne_out_0_0_0_0_01_val37, i16 %ne_out_0_0_0_0_0_val38, i16 %ne_out_0_0_0_0_01_val38, i16 %ne_out_0_0_0_0_0_val39, i16 %ne_out_0_0_0_0_01_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1058 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_40 : Operation 1059 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1059 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_40 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1060 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1061 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val36, i16 %ne_out_0_0_0_0_01_val36, i16 %ne_out_0_0_0_0_0_val37, i16 %ne_out_0_0_0_0_01_val37, i16 %ne_out_0_0_0_0_0_val38, i16 %ne_out_0_0_0_0_01_val38, i16 %ne_out_0_0_0_0_0_val39, i16 %ne_out_0_0_0_0_01_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1061 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_40 : Operation 1062 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1062 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_40 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1063 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1064 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val36, i16 %ne_out_0_0_0_0_01_val36, i16 %ne_out_0_0_0_0_0_val37, i16 %ne_out_0_0_0_0_01_val37, i16 %ne_out_0_0_0_0_0_val38, i16 %ne_out_0_0_0_0_01_val38, i16 %ne_out_0_0_0_0_0_val39, i16 %ne_out_0_0_0_0_01_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1064 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_40 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1065 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_40 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1066 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_40 : Operation 1067 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val36, i16 %ne_out_0_0_0_0_01_val36, i16 %ne_out_0_0_0_0_0_val37, i16 %ne_out_0_0_0_0_01_val37, i16 %ne_out_0_0_0_0_0_val38, i16 %ne_out_0_0_0_0_01_val38, i16 %ne_out_0_0_0_0_0_val39, i16 %ne_out_0_0_0_0_01_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1067 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_40 : Operation 1068 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1068 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_40 : Operation 1069 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.40, void" [example-4/src/conv_layer.cc:152]   --->   Operation 1069 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_40 : Operation 1070 [1/1] (1.21ns)   --->   "%empty_199 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1070 'read' 'empty_199' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_40 : Operation 1071 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val39 = extractvalue i32 %empty_199" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1071 'extractvalue' 'ne_out_0_0_0_0_012_val39' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1072 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val39 = extractvalue i32 %empty_199" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1072 'extractvalue' 'ne_out_0_0_0_0_013_val39' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_40 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 1073 'bitselect' 'tmp_1246' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.21>
ST_41 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln163_29 = trunc i128 %empty_200" [example-4/src/conv_layer.cc:163]   --->   Operation 1074 'trunc' 'trunc_ln163_29' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1075 [1/1] (0.00ns)   --->   "%or_ln163_38 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val39, i16 %ne_out_0_0_0_0_012_val39, i96 %trunc_ln151_9" [example-4/src/conv_layer.cc:163]   --->   Operation 1075 'bitconcatenate' 'or_ln163_38' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1246, void %._crit_edge8.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1076 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln174_180 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1077 'partselect' 'trunc_ln174_180' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln174_181 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1078 'partselect' 'trunc_ln174_181' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln174_182 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1079 'partselect' 'trunc_ln174_182' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln174_183 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1080 'partselect' 'trunc_ln174_183' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln174_184 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1081 'partselect' 'trunc_ln174_184' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1082 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_29, i16 %trunc_ln174_180, i16 %trunc_ln174_181, i16 %trunc_ln174_182, i16 %trunc_ln174_183, i16 %trunc_ln174_184, i16 %ne_out_0_0_0_0_012_val39, i16 %ne_out_0_0_0_0_013_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1082 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_41 : Operation 1083 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1083 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1246)> <Delay = 0.00>
ST_41 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 1084 'bitselect' 'tmp_1247' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1247, void %._crit_edge9.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1085 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1086 [1/1] (1.21ns)   --->   "%empty_204 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1086 'read' 'empty_204' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_41 : Operation 1087 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val40 = extractvalue i32 %empty_204" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1087 'extractvalue' 'ne_out_0_0_0_0_0_val40' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_41 : Operation 1088 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val40 = extractvalue i32 %empty_204" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1088 'extractvalue' 'ne_out_0_0_0_0_01_val40' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_41 : Operation 1089 [1/1] (1.21ns)   --->   "%empty_202 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1089 'read' 'empty_202' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_41 : Operation 1090 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val40 = extractvalue i32 %empty_202" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1090 'extractvalue' 'ne_out_0_0_0_0_012_val40' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_41 : Operation 1091 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val40 = extractvalue i32 %empty_202" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1091 'extractvalue' 'ne_out_0_0_0_0_013_val40' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 1.21>
ST_42 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln174_185 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1092 'partselect' 'trunc_ln174_185' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln174_186 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1093 'partselect' 'trunc_ln174_186' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln174_187 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1094 'partselect' 'trunc_ln174_187' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln174_188 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1095 'partselect' 'trunc_ln174_188' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln174_189 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1096 'partselect' 'trunc_ln174_189' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1097 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_29, i16 %trunc_ln174_185, i16 %trunc_ln174_186, i16 %trunc_ln174_187, i16 %trunc_ln174_188, i16 %trunc_ln174_189, i16 %ne_out_0_0_0_0_012_val39, i16 %ne_out_0_0_0_0_013_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1097 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_42 : Operation 1098 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1098 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1247)> <Delay = 0.00>
ST_42 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 1099 'bitselect' 'tmp_1248' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_42 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1248, void %._crit_edge10.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1100 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_42 : Operation 1101 [1/1] (1.21ns)   --->   "%empty_207 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1101 'read' 'empty_207' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_42 : Operation 1102 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val41 = extractvalue i32 %empty_207" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1102 'extractvalue' 'ne_out_0_0_0_0_0_val41' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_42 : Operation 1103 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val41 = extractvalue i32 %empty_207" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1103 'extractvalue' 'ne_out_0_0_0_0_01_val41' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_42 : Operation 1104 [1/1] (1.21ns)   --->   "%empty_205 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1104 'read' 'empty_205' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_42 : Operation 1105 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val41 = extractvalue i32 %empty_205" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1105 'extractvalue' 'ne_out_0_0_0_0_012_val41' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_42 : Operation 1106 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val41 = extractvalue i32 %empty_205" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1106 'extractvalue' 'ne_out_0_0_0_0_013_val41' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 1.21>
ST_43 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln174_190 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1107 'partselect' 'trunc_ln174_190' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln174_191 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1108 'partselect' 'trunc_ln174_191' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln174_192 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1109 'partselect' 'trunc_ln174_192' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln174_193 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1110 'partselect' 'trunc_ln174_193' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln174_194 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1111 'partselect' 'trunc_ln174_194' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_29, i16 %trunc_ln174_190, i16 %trunc_ln174_191, i16 %trunc_ln174_192, i16 %trunc_ln174_193, i16 %trunc_ln174_194, i16 %ne_out_0_0_0_0_012_val39, i16 %ne_out_0_0_0_0_013_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1112 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_43 : Operation 1113 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1113 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1248)> <Delay = 0.00>
ST_43 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 1114 'bitselect' 'tmp_1249' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_43 : Operation 1115 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1249, void %._crit_edge11.39, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1115 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_43 : Operation 1116 [1/1] (1.21ns)   --->   "%empty_210 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1116 'read' 'empty_210' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_43 : Operation 1117 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val42 = extractvalue i32 %empty_210" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1117 'extractvalue' 'ne_out_0_0_0_0_0_val42' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_43 : Operation 1118 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val42 = extractvalue i32 %empty_210" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1118 'extractvalue' 'ne_out_0_0_0_0_01_val42' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_43 : Operation 1119 [1/1] (1.21ns)   --->   "%empty_208 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1119 'read' 'empty_208' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_43 : Operation 1120 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val42 = extractvalue i32 %empty_208" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1120 'extractvalue' 'ne_out_0_0_0_0_012_val42' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_43 : Operation 1121 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val42 = extractvalue i32 %empty_208" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1121 'extractvalue' 'ne_out_0_0_0_0_013_val42' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln174_195 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1122 'partselect' 'trunc_ln174_195' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln174_196 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1123 'partselect' 'trunc_ln174_196' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln174_197 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1124 'partselect' 'trunc_ln174_197' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln174_198 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1125 'partselect' 'trunc_ln174_198' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln174_199 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_200, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1126 'partselect' 'trunc_ln174_199' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1127 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_29, i16 %trunc_ln174_195, i16 %trunc_ln174_196, i16 %trunc_ln174_197, i16 %trunc_ln174_198, i16 %trunc_ln174_199, i16 %ne_out_0_0_0_0_012_val39, i16 %ne_out_0_0_0_0_013_val39" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1127 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_44 : Operation 1128 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.39" [example-4/src/conv_layer.cc:169]   --->   Operation 1128 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1249)> <Delay = 0.00>
ST_44 : Operation 1129 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.40" [example-4/src/conv_layer.cc:174]   --->   Operation 1129 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_44 : Operation 1130 [1/1] (0.00ns)   --->   "%empty_203 = phi i128 %or_ln163_38, void %._crit_edge11.39, i128 %empty_200, void %._crit_edge16.39" [example-4/src/conv_layer.cc:163]   --->   Operation 1130 'phi' 'empty_203' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1131 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.41, void %._crit_edge.40" [example-4/src/conv_layer.cc:152]   --->   Operation 1131 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_44 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_826 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_203, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1132 'partselect' 'tmp_826' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1133 [1/1] (0.00ns)   --->   "%or_ln163_39 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_826, i16 %ne_out_0_0_0_0_013_val40, i16 %ne_out_0_0_0_0_012_val40" [example-4/src/conv_layer.cc:163]   --->   Operation 1133 'bitconcatenate' 'or_ln163_39' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1134 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.41" [example-4/src/conv_layer.cc:174]   --->   Operation 1134 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_44 : Operation 1135 [1/1] (0.00ns)   --->   "%empty_206 = phi i128 %or_ln163_39, void %._crit_edge.40, i128 %empty_203, void %.split.40" [example-4/src/conv_layer.cc:163]   --->   Operation 1135 'phi' 'empty_206' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1136 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.42, void %._crit_edge.41" [example-4/src/conv_layer.cc:152]   --->   Operation 1136 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_44 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln163_30 = trunc i128 %empty_206" [example-4/src/conv_layer.cc:163]   --->   Operation 1137 'trunc' 'trunc_ln163_30' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_827 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_206, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1138 'partselect' 'tmp_827' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln163_40 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_827, i16 %ne_out_0_0_0_0_013_val41, i16 %ne_out_0_0_0_0_012_val41, i32 %trunc_ln163_30" [example-4/src/conv_layer.cc:163]   --->   Operation 1139 'bitconcatenate' 'or_ln163_40' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1140 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.42" [example-4/src/conv_layer.cc:174]   --->   Operation 1140 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_44 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_209 = phi i128 %or_ln163_40, void %._crit_edge.41, i128 %empty_206, void %.split.41" [example-4/src/conv_layer.cc:163]   --->   Operation 1141 'phi' 'empty_209' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1142 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.43, void %._crit_edge.42" [example-4/src/conv_layer.cc:152]   --->   Operation 1142 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_44 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln163_31 = trunc i128 %empty_209" [example-4/src/conv_layer.cc:163]   --->   Operation 1143 'trunc' 'trunc_ln163_31' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_828 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_209, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1144 'partselect' 'tmp_828' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln163_41 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_828, i16 %ne_out_0_0_0_0_013_val42, i16 %ne_out_0_0_0_0_012_val42, i64 %trunc_ln163_31" [example-4/src/conv_layer.cc:163]   --->   Operation 1145 'bitconcatenate' 'or_ln163_41' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1146 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.43" [example-4/src/conv_layer.cc:174]   --->   Operation 1146 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_44 : Operation 1147 [1/1] (0.00ns)   --->   "%empty_212 = phi i128 %or_ln163_41, void %._crit_edge.42, i128 %empty_209, void %.split.42" [example-4/src/conv_layer.cc:163]   --->   Operation 1147 'phi' 'empty_212' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln151_10 = trunc i128 %empty_212" [example-4/src/conv_layer.cc:151]   --->   Operation 1148 'trunc' 'trunc_ln151_10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1149 [1/1] (1.21ns)   --->   "%empty_213 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1149 'read' 'empty_213' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_44 : Operation 1150 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val43 = extractvalue i32 %empty_213" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1150 'extractvalue' 'ne_out_0_0_0_0_0_val43' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1151 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val43 = extractvalue i32 %empty_213" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1151 'extractvalue' 'ne_out_0_0_0_0_01_val43' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1152 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1152 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val40, i16 %ne_out_0_0_0_0_01_val40, i16 %ne_out_0_0_0_0_0_val41, i16 %ne_out_0_0_0_0_01_val41, i16 %ne_out_0_0_0_0_0_val42, i16 %ne_out_0_0_0_0_01_val42, i16 %ne_out_0_0_0_0_0_val43, i16 %ne_out_0_0_0_0_01_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1153 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_44 : Operation 1154 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1154 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_44 : Operation 1155 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1155 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1156 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val40, i16 %ne_out_0_0_0_0_01_val40, i16 %ne_out_0_0_0_0_0_val41, i16 %ne_out_0_0_0_0_01_val41, i16 %ne_out_0_0_0_0_0_val42, i16 %ne_out_0_0_0_0_01_val42, i16 %ne_out_0_0_0_0_0_val43, i16 %ne_out_0_0_0_0_01_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1156 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_44 : Operation 1157 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1157 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_44 : Operation 1158 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1158 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1159 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val40, i16 %ne_out_0_0_0_0_01_val40, i16 %ne_out_0_0_0_0_0_val41, i16 %ne_out_0_0_0_0_01_val41, i16 %ne_out_0_0_0_0_0_val42, i16 %ne_out_0_0_0_0_01_val42, i16 %ne_out_0_0_0_0_0_val43, i16 %ne_out_0_0_0_0_01_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1159 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_44 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1160 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_44 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1161 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_44 : Operation 1162 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val40, i16 %ne_out_0_0_0_0_01_val40, i16 %ne_out_0_0_0_0_0_val41, i16 %ne_out_0_0_0_0_01_val41, i16 %ne_out_0_0_0_0_0_val42, i16 %ne_out_0_0_0_0_01_val42, i16 %ne_out_0_0_0_0_0_val43, i16 %ne_out_0_0_0_0_01_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1162 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_44 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1163 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_44 : Operation 1164 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.44, void" [example-4/src/conv_layer.cc:152]   --->   Operation 1164 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_44 : Operation 1165 [1/1] (1.21ns)   --->   "%empty_211 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1165 'read' 'empty_211' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_44 : Operation 1166 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val43 = extractvalue i32 %empty_211" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1166 'extractvalue' 'ne_out_0_0_0_0_012_val43' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1167 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val43 = extractvalue i32 %empty_211" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1167 'extractvalue' 'ne_out_0_0_0_0_013_val43' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_44 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 1168 'bitselect' 'tmp_1250' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 1.21>
ST_45 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln163_32 = trunc i128 %empty_212" [example-4/src/conv_layer.cc:163]   --->   Operation 1169 'trunc' 'trunc_ln163_32' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1170 [1/1] (0.00ns)   --->   "%or_ln163_42 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val43, i16 %ne_out_0_0_0_0_012_val43, i96 %trunc_ln151_10" [example-4/src/conv_layer.cc:163]   --->   Operation 1170 'bitconcatenate' 'or_ln163_42' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1250, void %._crit_edge8.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1171 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln174_200 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1172 'partselect' 'trunc_ln174_200' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln174_201 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1173 'partselect' 'trunc_ln174_201' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln174_202 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1174 'partselect' 'trunc_ln174_202' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln174_203 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1175 'partselect' 'trunc_ln174_203' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln174_204 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1176 'partselect' 'trunc_ln174_204' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1177 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_32, i16 %trunc_ln174_200, i16 %trunc_ln174_201, i16 %trunc_ln174_202, i16 %trunc_ln174_203, i16 %trunc_ln174_204, i16 %ne_out_0_0_0_0_012_val43, i16 %ne_out_0_0_0_0_013_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1177 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_45 : Operation 1178 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1178 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1250)> <Delay = 0.00>
ST_45 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 1179 'bitselect' 'tmp_1251' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1180 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1251, void %._crit_edge9.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1180 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1181 [1/1] (1.21ns)   --->   "%empty_216 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1181 'read' 'empty_216' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_45 : Operation 1182 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val44 = extractvalue i32 %empty_216" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1182 'extractvalue' 'ne_out_0_0_0_0_0_val44' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_45 : Operation 1183 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val44 = extractvalue i32 %empty_216" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1183 'extractvalue' 'ne_out_0_0_0_0_01_val44' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_45 : Operation 1184 [1/1] (1.21ns)   --->   "%empty_214 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1184 'read' 'empty_214' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_45 : Operation 1185 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val44 = extractvalue i32 %empty_214" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1185 'extractvalue' 'ne_out_0_0_0_0_012_val44' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_45 : Operation 1186 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val44 = extractvalue i32 %empty_214" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1186 'extractvalue' 'ne_out_0_0_0_0_013_val44' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 1.21>
ST_46 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln174_205 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1187 'partselect' 'trunc_ln174_205' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln174_206 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1188 'partselect' 'trunc_ln174_206' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln174_207 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1189 'partselect' 'trunc_ln174_207' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln174_208 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1190 'partselect' 'trunc_ln174_208' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln174_209 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1191 'partselect' 'trunc_ln174_209' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1192 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_32, i16 %trunc_ln174_205, i16 %trunc_ln174_206, i16 %trunc_ln174_207, i16 %trunc_ln174_208, i16 %trunc_ln174_209, i16 %ne_out_0_0_0_0_012_val43, i16 %ne_out_0_0_0_0_013_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1192 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_46 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1193 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1251)> <Delay = 0.00>
ST_46 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 1194 'bitselect' 'tmp_1252' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_46 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1252, void %._crit_edge10.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1195 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_46 : Operation 1196 [1/1] (1.21ns)   --->   "%empty_219 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1196 'read' 'empty_219' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_46 : Operation 1197 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val45 = extractvalue i32 %empty_219" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1197 'extractvalue' 'ne_out_0_0_0_0_0_val45' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_46 : Operation 1198 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val45 = extractvalue i32 %empty_219" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1198 'extractvalue' 'ne_out_0_0_0_0_01_val45' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_46 : Operation 1199 [1/1] (1.21ns)   --->   "%empty_217 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1199 'read' 'empty_217' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_46 : Operation 1200 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val45 = extractvalue i32 %empty_217" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1200 'extractvalue' 'ne_out_0_0_0_0_012_val45' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_46 : Operation 1201 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val45 = extractvalue i32 %empty_217" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1201 'extractvalue' 'ne_out_0_0_0_0_013_val45' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.21>
ST_47 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln174_210 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1202 'partselect' 'trunc_ln174_210' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln174_211 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1203 'partselect' 'trunc_ln174_211' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln174_212 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1204 'partselect' 'trunc_ln174_212' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln174_213 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1205 'partselect' 'trunc_ln174_213' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln174_214 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1206 'partselect' 'trunc_ln174_214' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1207 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_32, i16 %trunc_ln174_210, i16 %trunc_ln174_211, i16 %trunc_ln174_212, i16 %trunc_ln174_213, i16 %trunc_ln174_214, i16 %ne_out_0_0_0_0_012_val43, i16 %ne_out_0_0_0_0_013_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1207 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_47 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1208 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1252)> <Delay = 0.00>
ST_47 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 1209 'bitselect' 'tmp_1253' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_47 : Operation 1210 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1253, void %._crit_edge11.43, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1210 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_47 : Operation 1211 [1/1] (1.21ns)   --->   "%empty_222 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1211 'read' 'empty_222' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_47 : Operation 1212 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val46 = extractvalue i32 %empty_222" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1212 'extractvalue' 'ne_out_0_0_0_0_0_val46' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_47 : Operation 1213 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val46 = extractvalue i32 %empty_222" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1213 'extractvalue' 'ne_out_0_0_0_0_01_val46' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_47 : Operation 1214 [1/1] (1.21ns)   --->   "%empty_220 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1214 'read' 'empty_220' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_47 : Operation 1215 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val46 = extractvalue i32 %empty_220" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1215 'extractvalue' 'ne_out_0_0_0_0_012_val46' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_47 : Operation 1216 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val46 = extractvalue i32 %empty_220" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1216 'extractvalue' 'ne_out_0_0_0_0_013_val46' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln174_215 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1217 'partselect' 'trunc_ln174_215' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln174_216 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1218 'partselect' 'trunc_ln174_216' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln174_217 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1219 'partselect' 'trunc_ln174_217' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln174_218 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1220 'partselect' 'trunc_ln174_218' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln174_219 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_212, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1221 'partselect' 'trunc_ln174_219' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1222 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_32, i16 %trunc_ln174_215, i16 %trunc_ln174_216, i16 %trunc_ln174_217, i16 %trunc_ln174_218, i16 %trunc_ln174_219, i16 %ne_out_0_0_0_0_012_val43, i16 %ne_out_0_0_0_0_013_val43" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1222 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_48 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.43" [example-4/src/conv_layer.cc:169]   --->   Operation 1223 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1253)> <Delay = 0.00>
ST_48 : Operation 1224 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.44" [example-4/src/conv_layer.cc:174]   --->   Operation 1224 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_48 : Operation 1225 [1/1] (0.00ns)   --->   "%empty_215 = phi i128 %or_ln163_42, void %._crit_edge11.43, i128 %empty_212, void %._crit_edge16.43" [example-4/src/conv_layer.cc:163]   --->   Operation 1225 'phi' 'empty_215' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1226 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.45, void %._crit_edge.44" [example-4/src/conv_layer.cc:152]   --->   Operation 1226 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_48 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_829 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_215, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1227 'partselect' 'tmp_829' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1228 [1/1] (0.00ns)   --->   "%or_ln163_43 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_829, i16 %ne_out_0_0_0_0_013_val44, i16 %ne_out_0_0_0_0_012_val44" [example-4/src/conv_layer.cc:163]   --->   Operation 1228 'bitconcatenate' 'or_ln163_43' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1229 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.45" [example-4/src/conv_layer.cc:174]   --->   Operation 1229 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_48 : Operation 1230 [1/1] (0.00ns)   --->   "%empty_218 = phi i128 %or_ln163_43, void %._crit_edge.44, i128 %empty_215, void %.split.44" [example-4/src/conv_layer.cc:163]   --->   Operation 1230 'phi' 'empty_218' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1231 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.46, void %._crit_edge.45" [example-4/src/conv_layer.cc:152]   --->   Operation 1231 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_48 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln163_33 = trunc i128 %empty_218" [example-4/src/conv_layer.cc:163]   --->   Operation 1232 'trunc' 'trunc_ln163_33' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_830 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_218, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1233 'partselect' 'tmp_830' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1234 [1/1] (0.00ns)   --->   "%or_ln163_44 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_830, i16 %ne_out_0_0_0_0_013_val45, i16 %ne_out_0_0_0_0_012_val45, i32 %trunc_ln163_33" [example-4/src/conv_layer.cc:163]   --->   Operation 1234 'bitconcatenate' 'or_ln163_44' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1235 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.46" [example-4/src/conv_layer.cc:174]   --->   Operation 1235 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_48 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_221 = phi i128 %or_ln163_44, void %._crit_edge.45, i128 %empty_218, void %.split.45" [example-4/src/conv_layer.cc:163]   --->   Operation 1236 'phi' 'empty_221' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1237 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.47, void %._crit_edge.46" [example-4/src/conv_layer.cc:152]   --->   Operation 1237 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_48 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln163_34 = trunc i128 %empty_221" [example-4/src/conv_layer.cc:163]   --->   Operation 1238 'trunc' 'trunc_ln163_34' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_831 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty_221, i32 96, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1239 'partselect' 'tmp_831' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1240 [1/1] (0.00ns)   --->   "%or_ln163_45 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i64, i32 %tmp_831, i16 %ne_out_0_0_0_0_013_val46, i16 %ne_out_0_0_0_0_012_val46, i64 %trunc_ln163_34" [example-4/src/conv_layer.cc:163]   --->   Operation 1240 'bitconcatenate' 'or_ln163_45' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1241 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.47" [example-4/src/conv_layer.cc:174]   --->   Operation 1241 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_48 : Operation 1242 [1/1] (0.00ns)   --->   "%empty_224 = phi i128 %or_ln163_45, void %._crit_edge.46, i128 %empty_221, void %.split.46" [example-4/src/conv_layer.cc:163]   --->   Operation 1242 'phi' 'empty_224' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = trunc i128 %empty_224" [example-4/src/conv_layer.cc:151]   --->   Operation 1243 'trunc' 'trunc_ln151_11' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1244 [1/1] (1.21ns)   --->   "%empty_225 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1244 'read' 'empty_225' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_48 : Operation 1245 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val47 = extractvalue i32 %empty_225" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1245 'extractvalue' 'ne_out_0_0_0_0_0_val47' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1246 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val47 = extractvalue i32 %empty_225" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1246 'extractvalue' 'ne_out_0_0_0_0_01_val47' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1247 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1247 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1248 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val44, i16 %ne_out_0_0_0_0_01_val44, i16 %ne_out_0_0_0_0_0_val45, i16 %ne_out_0_0_0_0_01_val45, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1248 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_48 : Operation 1249 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1249 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_48 : Operation 1250 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1250 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val44, i16 %ne_out_0_0_0_0_01_val44, i16 %ne_out_0_0_0_0_0_val45, i16 %ne_out_0_0_0_0_01_val45, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1251 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_48 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1252 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_48 : Operation 1253 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1253 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val44, i16 %ne_out_0_0_0_0_01_val44, i16 %ne_out_0_0_0_0_0_val45, i16 %ne_out_0_0_0_0_01_val45, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1254 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_48 : Operation 1255 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1255 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_48 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1256 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 1257 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val44, i16 %ne_out_0_0_0_0_01_val44, i16 %ne_out_0_0_0_0_0_val45, i16 %ne_out_0_0_0_0_01_val45, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1257 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_48 : Operation 1258 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1258 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_48 : Operation 1259 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.48, void" [example-4/src/conv_layer.cc:152]   --->   Operation 1259 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_48 : Operation 1260 [1/1] (1.21ns)   --->   "%empty_223 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1260 'read' 'empty_223' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_48 : Operation 1261 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val47 = extractvalue i32 %empty_223" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1261 'extractvalue' 'ne_out_0_0_0_0_012_val47' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1262 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val47 = extractvalue i32 %empty_223" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1262 'extractvalue' 'ne_out_0_0_0_0_013_val47' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 1263 'bitselect' 'tmp_1254' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln163_35 = trunc i128 %empty_224" [example-4/src/conv_layer.cc:163]   --->   Operation 1264 'trunc' 'trunc_ln163_35' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1265 [1/1] (0.00ns)   --->   "%or_ln163_46 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i96, i16 %ne_out_0_0_0_0_013_val47, i16 %ne_out_0_0_0_0_012_val47, i96 %trunc_ln151_11" [example-4/src/conv_layer.cc:163]   --->   Operation 1265 'bitconcatenate' 'or_ln163_46' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1254, void %._crit_edge8.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1266 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 5"   --->   Operation 1267 'bitselect' 'tmp_1255' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1268 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1255, void %._crit_edge9.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1268 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 6"   --->   Operation 1269 'bitselect' 'tmp_1256' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1270 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1256, void %._crit_edge10.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1270 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 7"   --->   Operation 1271 'bitselect' 'tmp_1257' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1272 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1257, void %._crit_edge11.47, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1272 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_48 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i5, i8 %pes_per_node_load, i5 4" [example-4/src/conv_layer.cc:142]   --->   Operation 1273 'bitselect' 'tmp_1258' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 1.21>
ST_49 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln174_220 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1274 'partselect' 'trunc_ln174_220' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln174_221 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1275 'partselect' 'trunc_ln174_221' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln174_222 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1276 'partselect' 'trunc_ln174_222' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln174_223 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1277 'partselect' 'trunc_ln174_223' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln174_224 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1278 'partselect' 'trunc_ln174_224' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1279 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_35, i16 %trunc_ln174_220, i16 %trunc_ln174_221, i16 %trunc_ln174_222, i16 %trunc_ln174_223, i16 %trunc_ln174_224, i16 %ne_out_0_0_0_0_012_val47, i16 %ne_out_0_0_0_0_013_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1279 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_49 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1280 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1254)> <Delay = 0.00>
ST_49 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln174_225 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1281 'partselect' 'trunc_ln174_225' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln174_226 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1282 'partselect' 'trunc_ln174_226' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln174_227 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1283 'partselect' 'trunc_ln174_227' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln174_228 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1284 'partselect' 'trunc_ln174_228' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln174_229 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1285 'partselect' 'trunc_ln174_229' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1286 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_35, i16 %trunc_ln174_225, i16 %trunc_ln174_226, i16 %trunc_ln174_227, i16 %trunc_ln174_228, i16 %trunc_ln174_229, i16 %ne_out_0_0_0_0_012_val47, i16 %ne_out_0_0_0_0_013_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1286 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_49 : Operation 1287 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1287 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1255)> <Delay = 0.00>
ST_49 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln174_230 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1288 'partselect' 'trunc_ln174_230' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln174_231 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1289 'partselect' 'trunc_ln174_231' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln174_232 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1290 'partselect' 'trunc_ln174_232' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln174_233 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1291 'partselect' 'trunc_ln174_233' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln174_234 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1292 'partselect' 'trunc_ln174_234' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1293 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_35, i16 %trunc_ln174_230, i16 %trunc_ln174_231, i16 %trunc_ln174_232, i16 %trunc_ln174_233, i16 %trunc_ln174_234, i16 %ne_out_0_0_0_0_012_val47, i16 %ne_out_0_0_0_0_013_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1293 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_49 : Operation 1294 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1294 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1256)> <Delay = 0.00>
ST_49 : Operation 1295 [1/1] (0.00ns)   --->   "%trunc_ln174_235 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1295 'partselect' 'trunc_ln174_235' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln174_236 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 32, i32 47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1296 'partselect' 'trunc_ln174_236' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln174_237 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 48, i32 63" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1297 'partselect' 'trunc_ln174_237' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln174_238 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1298 'partselect' 'trunc_ln174_238' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln174_239 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_224, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1299 'partselect' 'trunc_ln174_239' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1300 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_35, i16 %trunc_ln174_235, i16 %trunc_ln174_236, i16 %trunc_ln174_237, i16 %trunc_ln174_238, i16 %trunc_ln174_239, i16 %ne_out_0_0_0_0_012_val47, i16 %ne_out_0_0_0_0_013_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1300 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_49 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.47" [example-4/src/conv_layer.cc:169]   --->   Operation 1301 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1257)> <Delay = 0.00>
ST_49 : Operation 1302 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.48" [example-4/src/conv_layer.cc:174]   --->   Operation 1302 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_49 : Operation 1303 [1/1] (0.00ns)   --->   "%empty_227 = phi i128 %or_ln163_46, void %._crit_edge11.47, i128 %empty_224, void %._crit_edge16.47" [example-4/src/conv_layer.cc:163]   --->   Operation 1303 'phi' 'empty_227' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 1304 [1/1] (1.21ns)   --->   "%empty_228 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1304 'read' 'empty_228' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_49 : Operation 1305 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val48 = extractvalue i32 %empty_228" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1305 'extractvalue' 'ne_out_0_0_0_0_0_val48' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 1306 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val48 = extractvalue i32 %empty_228" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1306 'extractvalue' 'ne_out_0_0_0_0_01_val48' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 1307 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %.split.49, void %._crit_edge.48" [example-4/src/conv_layer.cc:152]   --->   Operation 1307 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_49 : Operation 1308 [1/1] (1.21ns)   --->   "%empty_226 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1308 'read' 'empty_226' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_49 : Operation 1309 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val48 = extractvalue i32 %empty_226" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1309 'extractvalue' 'ne_out_0_0_0_0_012_val48' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_49 : Operation 1310 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val48 = extractvalue i32 %empty_226" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1310 'extractvalue' 'ne_out_0_0_0_0_013_val48' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_49 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_832 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_227, i32 32, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1311 'partselect' 'tmp_832' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_49 : Operation 1312 [1/1] (0.00ns)   --->   "%or_ln163_47 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i16.i16, i96 %tmp_832, i16 %ne_out_0_0_0_0_013_val48, i16 %ne_out_0_0_0_0_012_val48" [example-4/src/conv_layer.cc:163]   --->   Operation 1312 'bitconcatenate' 'or_ln163_47' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_49 : Operation 1313 [1/1] (0.38ns)   --->   "%br_ln174 = br void %.split.49" [example-4/src/conv_layer.cc:174]   --->   Operation 1313 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 1314 [1/1] (0.00ns)   --->   "%empty_230 = phi i128 %or_ln163_47, void %._crit_edge.48, i128 %empty_227, void %.split.48" [example-4/src/conv_layer.cc:163]   --->   Operation 1314 'phi' 'empty_230' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = trunc i128 %empty_230" [example-4/src/conv_layer.cc:151]   --->   Operation 1315 'trunc' 'trunc_ln151_12' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1316 [1/1] (1.21ns)   --->   "%empty_231 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1316 'read' 'empty_231' <Predicate = (!icmp_ln142)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_50 : Operation 1317 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_0_val49 = extractvalue i32 %empty_231" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1317 'extractvalue' 'ne_out_0_0_0_0_0_val49' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1318 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_01_val49 = extractvalue i32 %empty_231" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1318 'extractvalue' 'ne_out_0_0_0_0_01_val49' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1319 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty_82, void %._crit_edge12.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1319 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1320 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0, i16 %mp_in_0_0_0_0_01, i16 %mp_in_0_0_0_0_02, i16 %mp_in_0_0_0_0_03, i16 %mp_in_0_0_0_0_04, i16 %mp_in_0_0_0_0_05, i16 %mp_in_0_0_0_0_06, i16 %mp_in_0_0_0_0_07, i16 %ne_out_0_0_0_0_0_val48, i16 %ne_out_0_0_0_0_01_val48, i16 %ne_out_0_0_0_0_0_val49, i16 %ne_out_0_0_0_0_01_val49, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1320 'write' 'write_ln174' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge12.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1321 'br' 'br_ln169' <Predicate = (!icmp_ln142 & empty_82)> <Delay = 0.00>
ST_50 : Operation 1322 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1207, void %._crit_edge13.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1322 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1323 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0216, i16 %mp_in_0_0_0_0_0217, i16 %mp_in_0_0_0_0_0218, i16 %mp_in_0_0_0_0_0219, i16 %mp_in_0_0_0_0_0220, i16 %mp_in_0_0_0_0_0221, i16 %mp_in_0_0_0_0_0222, i16 %mp_in_0_0_0_0_0223, i16 %ne_out_0_0_0_0_0_val48, i16 %ne_out_0_0_0_0_01_val48, i16 %ne_out_0_0_0_0_0_val49, i16 %ne_out_0_0_0_0_01_val49, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1323 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1324 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1324 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1207)> <Delay = 0.00>
ST_50 : Operation 1325 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1208, void %._crit_edge15.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1325 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1326 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_0331, i16 %mp_in_0_0_0_0_0332, i16 %mp_in_0_0_0_0_0333, i16 %mp_in_0_0_0_0_0334, i16 %mp_in_0_0_0_0_0335, i16 %mp_in_0_0_0_0_0336, i16 %mp_in_0_0_0_0_0337, i16 %mp_in_0_0_0_0_0338, i16 %ne_out_0_0_0_0_0_val48, i16 %ne_out_0_0_0_0_01_val48, i16 %ne_out_0_0_0_0_0_val49, i16 %ne_out_0_0_0_0_01_val49, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1326 'write' 'write_ln174' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1327 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge15.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1327 'br' 'br_ln169' <Predicate = (!icmp_ln142 & tmp_1208)> <Delay = 0.00>
ST_50 : Operation 1328 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %p_Result_s, void %._crit_edge16.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1328 'br' 'br_ln169' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1329 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_047, i16 %mp_in_0_0_0_0_04746, i16 %mp_in_0_0_0_0_04747, i16 %mp_in_0_0_0_0_04748, i16 %mp_in_0_0_0_0_04749, i16 %mp_in_0_0_0_0_04750, i16 %mp_in_0_0_0_0_04751, i16 %mp_in_0_0_0_0_04752, i16 %ne_out_0_0_0_0_0_val48, i16 %ne_out_0_0_0_0_01_val48, i16 %ne_out_0_0_0_0_0_val49, i16 %ne_out_0_0_0_0_01_val49, i16 %ne_out_0_0_0_0_0_val46, i16 %ne_out_0_0_0_0_01_val46, i16 %ne_out_0_0_0_0_0_val47, i16 %ne_out_0_0_0_0_01_val47" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1329 'write' 'write_ln174' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1330 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge16.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1330 'br' 'br_ln169' <Predicate = (!icmp_ln142 & p_Result_s)> <Delay = 0.00>
ST_50 : Operation 1331 [1/1] (0.38ns)   --->   "%br_ln152 = br i1 %cmp3_1, void %._crit_edge14.49, void" [example-4/src/conv_layer.cc:152]   --->   Operation 1331 'br' 'br_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_50 : Operation 1332 [1/1] (1.21ns)   --->   "%empty_229 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1332 'read' 'empty_229' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_50 : Operation 1333 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_012_val49 = extractvalue i32 %empty_229" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1333 'extractvalue' 'ne_out_0_0_0_0_012_val49' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1334 [1/1] (0.00ns)   --->   "%ne_out_0_0_0_0_013_val49 = extractvalue i32 %empty_229" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1334 'extractvalue' 'ne_out_0_0_0_0_013_val49' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty_230, i32 64, i32 127" [example-4/src/conv_layer.cc:163]   --->   Operation 1335 'partselect' 'tmp_833' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln163_36 = trunc i128 %empty_230" [example-4/src/conv_layer.cc:163]   --->   Operation 1336 'trunc' 'trunc_ln163_36' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1337 [1/1] (0.00ns)   --->   "%or_ln163_48 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i16.i16.i32, i64 %tmp_833, i16 %ne_out_0_0_0_0_013_val49, i16 %ne_out_0_0_0_0_012_val49, i32 %trunc_ln151_12" [example-4/src/conv_layer.cc:163]   --->   Operation 1337 'bitconcatenate' 'or_ln163_48' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1338 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %tmp_1258, void %._crit_edge8.49, void" [example-4/src/conv_layer.cc:169]   --->   Operation 1338 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.00>
ST_50 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln174_240 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1339 'partselect' 'trunc_ln174_240' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln174_241 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1340 'partselect' 'trunc_ln174_241' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln174_242 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1341 'partselect' 'trunc_ln174_242' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln174_243 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 96, i32 111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1342 'partselect' 'trunc_ln174_243' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln174_244 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 112, i32 127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1343 'partselect' 'trunc_ln174_244' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1344 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_048, i16 %mp_in_0_0_0_0_049, i16 %mp_in_0_0_0_0_0410, i16 %mp_in_0_0_0_0_0411, i16 %mp_in_0_0_0_0_0412, i16 %mp_in_0_0_0_0_0413, i16 %mp_in_0_0_0_0_0414, i16 %mp_in_0_0_0_0_0415, i16 %trunc_ln163_36, i16 %trunc_ln174_240, i16 %ne_out_0_0_0_0_012_val49, i16 %ne_out_0_0_0_0_013_val49, i16 %trunc_ln174_241, i16 %trunc_ln174_242, i16 %trunc_ln174_243, i16 %trunc_ln174_244" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1344 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge8.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1345 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1258)> <Delay = 0.00>
ST_50 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln174_245 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1346 'partselect' 'trunc_ln174_245' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln174_246 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1347 'partselect' 'trunc_ln174_246' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln174_247 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1348 'partselect' 'trunc_ln174_247' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln174_248 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 96, i32 111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1349 'partselect' 'trunc_ln174_248' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln174_249 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 112, i32 127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1350 'partselect' 'trunc_ln174_249' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1351 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_025, i16 %mp_in_0_0_0_0_02524, i16 %mp_in_0_0_0_0_02525, i16 %mp_in_0_0_0_0_02526, i16 %mp_in_0_0_0_0_02527, i16 %mp_in_0_0_0_0_02528, i16 %mp_in_0_0_0_0_02529, i16 %mp_in_0_0_0_0_02530, i16 %trunc_ln163_36, i16 %trunc_ln174_245, i16 %ne_out_0_0_0_0_012_val49, i16 %ne_out_0_0_0_0_013_val49, i16 %trunc_ln174_246, i16 %trunc_ln174_247, i16 %trunc_ln174_248, i16 %trunc_ln174_249" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1351 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge9.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1352 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1259)> <Delay = 0.00>
ST_50 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln174_250 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1353 'partselect' 'trunc_ln174_250' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln174_251 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1354 'partselect' 'trunc_ln174_251' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln174_252 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1355 'partselect' 'trunc_ln174_252' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln174_253 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 96, i32 111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1356 'partselect' 'trunc_ln174_253' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln174_254 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 112, i32 127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1357 'partselect' 'trunc_ln174_254' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1358 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_036, i16 %mp_in_0_0_0_0_03639, i16 %mp_in_0_0_0_0_03640, i16 %mp_in_0_0_0_0_03641, i16 %mp_in_0_0_0_0_03642, i16 %mp_in_0_0_0_0_03643, i16 %mp_in_0_0_0_0_03644, i16 %mp_in_0_0_0_0_03645, i16 %trunc_ln163_36, i16 %trunc_ln174_250, i16 %ne_out_0_0_0_0_012_val49, i16 %ne_out_0_0_0_0_013_val49, i16 %trunc_ln174_251, i16 %trunc_ln174_252, i16 %trunc_ln174_253, i16 %trunc_ln174_254" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1358 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1359 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge10.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1359 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1260)> <Delay = 0.00>
ST_50 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln174_255 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 16, i32 31" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1360 'partselect' 'trunc_ln174_255' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln174_256 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 64, i32 79" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1361 'partselect' 'trunc_ln174_256' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln174_257 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 80, i32 95" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1362 'partselect' 'trunc_ln174_257' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln174_258 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 96, i32 111" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1363 'partselect' 'trunc_ln174_258' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln174_259 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %empty_230, i32 112, i32 127" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1364 'partselect' 'trunc_ln174_259' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1365 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %mp_in_0_0_0_0_04853, i16 %mp_in_0_0_0_0_04854, i16 %mp_in_0_0_0_0_04855, i16 %mp_in_0_0_0_0_04856, i16 %mp_in_0_0_0_0_04857, i16 %mp_in_0_0_0_0_04858, i16 %mp_in_0_0_0_0_04859, i16 %mp_in_0_0_0_0_04860, i16 %trunc_ln163_36, i16 %trunc_ln174_255, i16 %ne_out_0_0_0_0_012_val49, i16 %ne_out_0_0_0_0_013_val49, i16 %trunc_ln174_256, i16 %trunc_ln174_257, i16 %trunc_ln174_258, i16 %trunc_ln174_259" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1365 'write' 'write_ln174' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_50 : Operation 1366 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge11.49" [example-4/src/conv_layer.cc:169]   --->   Operation 1366 'br' 'br_ln169' <Predicate = (!icmp_ln142 & cmp3_1 & tmp_1261)> <Delay = 0.00>
ST_50 : Operation 1367 [1/1] (0.38ns)   --->   "%br_ln174 = br void %._crit_edge14.49" [example-4/src/conv_layer.cc:174]   --->   Operation 1367 'br' 'br_ln174' <Predicate = (!icmp_ln142 & cmp3_1)> <Delay = 0.38>
ST_50 : Operation 1368 [1/1] (0.00ns)   --->   "%empty_232 = phi i128 %or_ln163_48, void %._crit_edge11.49, i128 %empty_230, void %._crit_edge16.49" [example-4/src/conv_layer.cc:163]   --->   Operation 1368 'phi' 'empty_232' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1369 [1/1] (1.14ns)   --->   "%add_ln142 = add i64 %nd_base, i64 2" [example-4/src/conv_layer.cc:142]   --->   Operation 1369 'add' 'add_ln142' <Predicate = (!icmp_ln142)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1370 [1/1] (0.00ns)   --->   "%store_ln163 = store i128 %empty_232, i128 %empty" [example-4/src/conv_layer.cc:163]   --->   Operation 1370 'store' 'store_ln163' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 1371 [1/1] (0.38ns)   --->   "%store_ln142 = store i64 %add_ln142, i64 %nd" [example-4/src/conv_layer.cc:142]   --->   Operation 1371 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_50 : Operation 1372 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1372 'br' 'br_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.49ns
The critical path consists of the following:
	fifo read operation ('empty_84', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [181]  (1.22 ns)
	blocking operation 1.27 ns on control path)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_85', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [194]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_88', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [208]  (1.22 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_93', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [218]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [223]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_94', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [300]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_97', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [313]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_100', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [327]  (1.22 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_105', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [337]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_047' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [357]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_106', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [419]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_109', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [432]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_112', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [446]  (1.22 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_117', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [456]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_047' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [476]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_118', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [538]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_121', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [551]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_124', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [565]  (1.22 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_129', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [575]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [590]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_130', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [657]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_133', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [670]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_136', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [684]  (1.22 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_141', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [694]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [709]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_142', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [776]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_145', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [789]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_148', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [803]  (1.22 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_153', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [813]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [828]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_154', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [895]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_157', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [908]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_160', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [922]  (1.22 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_165', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [932]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [947]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_166', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1014]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_169', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1027]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_172', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1041]  (1.22 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_177', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1051]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_047' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1071]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_178', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1133]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_181', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1146]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_184', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1160]  (1.22 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_189', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1170]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1175]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_190', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1252]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_193', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1265]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_196', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1279]  (1.22 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_201', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1289]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1304]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_202', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1371]  (1.22 ns)

 <State 42>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_205', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1384]  (1.22 ns)

 <State 43>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_208', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1398]  (1.22 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_213', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1408]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1413]  (1.22 ns)

 <State 45>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_214', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1490]  (1.22 ns)

 <State 46>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_217', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1503]  (1.22 ns)

 <State 47>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_220', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1517]  (1.22 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_225', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1527]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1542]  (1.22 ns)

 <State 49>: 1.22ns
The critical path consists of the following:
	fifo read operation ('empty_226', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_012' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1609]  (1.22 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	fifo read operation ('empty_231', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ne_out_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [1618]  (1.22 ns)
	fifo write operation ('write_ln174', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'mp_in_0_0_0_0_0331' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [1633]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
