// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1866\sampleModel1866_3_sub\Mysubsystem_30.v
// Created: 2024-06-10 15:31:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_30
// Source Path: sampleModel1866_3_sub/Subsystem/Mysubsystem_30
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_30
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk28_out1;  // uint8
  wire [7:0] dtc_out_1;  // ufix8
  wire [7:0] cfblk60_out1;  // uint8
  wire [7:0] cfblk149_out1;  // uint8


  assign dtc_out = In2;



  assign cfblk28_out1 = dtc_out;



  assign dtc_out_1 = cfblk28_out1;



  assign cfblk60_out1 = dtc_out_1;



  assign cfblk149_out1 = cfblk60_out1 + In1;



  assign Out1 = cfblk149_out1;

endmodule  // Mysubsystem_30

