{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1484099096141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484099096157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484099096188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484099096188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484099096235 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484099096469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484099096469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484099096469 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484099096469 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484099096469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484099096469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484099096469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484099096469 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 37 " "No exact pin location assignment(s) for 16 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[0\] " "Pin line\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[0] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[1\] " "Pin line\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[1] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[2\] " "Pin line\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[2] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[3\] " "Pin line\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[3] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[4\] " "Pin line\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[4] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[5\] " "Pin line\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[5] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[6\] " "Pin line\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[6] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "line\[7\] " "Pin line\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { line[7] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[0\] " "Pin row\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[0] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[1\] " "Pin row\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[1] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[2\] " "Pin row\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[2] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[3\] " "Pin row\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[3] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[4\] " "Pin row\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[4] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[5\] " "Pin row\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[5] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[6\] " "Pin row\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[6] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[7\] " "Pin row\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { row[7] } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484099096516 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484099096516 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock.sdc " "Synopsys Design Constraints File file not found: 'Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484099096656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484099096656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484099096672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 2 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484099096718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:fen\|f  " "Automatically promoted node fenpin:fen\|f " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin:fen\|f~0 " "Destination node fenpin:fen\|f~0" {  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484099096718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:fen\|f100Hz  " "Automatically promoted node fenpin:fen\|f100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baoshi:comb_4\|beep~1 " "Destination node baoshi:comb_4\|beep~1" {  } { { "baoshi.v" "" { Text "I:/Game/Verilog_Clock/baoshi.v" 9 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baoshi:comb_4|beep~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin:fen\|f100Hz~0 " "Destination node fenpin:fen\|f100Hz~0" {  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484099096718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:fen\|f1Hz  " "Automatically promoted node fenpin:fen\|f1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin:fen\|f1Hz~0 " "Destination node fenpin:fen\|f1Hz~0" {  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f1Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484099096718 ""}  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 4 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:fen|f1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/Game/Verilog_Clock/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484099096718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484099096828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484099096874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484099096874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484099096874 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484099096874 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484099096874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484099096874 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 28 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484099096874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484099096874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 27 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484099096874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484099096874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484099096874 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484099096874 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484099096890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484099097296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484099097623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484099097623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484099098824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484099098824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484099098949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "I:/Game/Verilog_Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484099100884 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484099100884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484099101570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484099101570 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484099101570 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484099101586 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484099101601 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[0\] 0 " "Pin \"dis\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[1\] 0 " "Pin \"dis\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[2\] 0 " "Pin \"dis\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[3\] 0 " "Pin \"dis\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[4\] 0 " "Pin \"dis\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[5\] 0 " "Pin \"dis\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[6\] 0 " "Pin \"dis\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis\[7\] 0 " "Pin \"dis\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[0\] 0 " "Pin \"leg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[1\] 0 " "Pin \"leg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[2\] 0 " "Pin \"leg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[3\] 0 " "Pin \"leg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[4\] 0 " "Pin \"leg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[5\] 0 " "Pin \"leg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[6\] 0 " "Pin \"leg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leg\[7\] 0 " "Pin \"leg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[0\] 0 " "Pin \"line\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[1\] 0 " "Pin \"line\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[2\] 0 " "Pin \"line\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[3\] 0 " "Pin \"line\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[4\] 0 " "Pin \"line\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[5\] 0 " "Pin \"line\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[6\] 0 " "Pin \"line\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "line\[7\] 0 " "Pin \"line\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[0\] 0 " "Pin \"row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[1\] 0 " "Pin \"row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[2\] 0 " "Pin \"row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[3\] 0 " "Pin \"row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[4\] 0 " "Pin \"row\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[5\] 0 " "Pin \"row\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[6\] 0 " "Pin \"row\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row\[7\] 0 " "Pin \"row\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beep 0 " "Pin \"beep\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484099101617 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1484099101617 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484099101757 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484099101804 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484099101960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484099102132 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1484099102194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/Game/Verilog_Clock/Clock.fit.smsg " "Generated suppressed messages file I:/Game/Verilog_Clock/Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484099102288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484099102475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 09:45:02 2017 " "Processing ended: Wed Jan 11 09:45:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484099102475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484099102475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484099102475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484099102475 ""}
