# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../radar_emulate.srcs/sources_1/ip/vio_0_5/hdl" \
"../../../../radar_emulate.srcs/sources_1/new/drive_ad9910.v" \
"../../../../radar_emulate.srcs/sources_1/new/sip_master.v" \
"../../../../radar_emulate.srcs/sources_1/new/spi_top.v" \
"../../../../radar_emulate.srcs/sim_1/new/tb_spi_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
