// Seed: 1872006157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri0 id_2;
  wire id_3;
  assign id_1 = 1 * id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_7 = id_1;
  always id_2 <= -1'b0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_5
  );
endmodule
