
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1464961                       # Simulator instruction rate (inst/s)
host_mem_usage                              201516720                       # Number of bytes of host memory used
host_op_rate                                  1674265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3883.33                       # Real time elapsed on the host
host_tick_rate                              273631036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5688927595                       # Number of instructions simulated
sim_ops                                    6501723666                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599526161                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   75                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                174610318                       # Number of branches fetched
system.switch_cpus0.committedInsts          884989661                       # Number of instructions committed
system.switch_cpus0.committedOps           1004786945                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2548200302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2548200302                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    270585918                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    260735480                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    140303881                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           19786309                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    812218454                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           812218454                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1372267688                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    715392903                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          198681135                       # Number of load instructions
system.switch_cpus0.num_mem_refs            333554421                       # number of memory refs
system.switch_cpus0.num_store_insts         134873286                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses    156864911                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts           156864911                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    210709809                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes    125437055                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        563594923     56.09%     56.09% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         3709217      0.37%     56.46% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20480429      2.04%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       13544755      1.35%     59.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5575249      0.55%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      18469931      1.84%     62.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     22228486      2.21%     64.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        3111031      0.31%     64.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      19287310      1.92%     66.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1231268      0.12%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       198681135     19.77%     86.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      134873286     13.42%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1004787020                       # Class of executed instruction
system.switch_cpus1.Branches                161425846                       # Number of branches fetched
system.switch_cpus1.committedInsts          864591029                       # Number of instructions committed
system.switch_cpus1.committedOps           1001421732                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2548200302                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2548200302                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    284140614                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    277835635                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    122862013                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           28425772                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    840353531                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           840353531                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1393290129                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    723645134                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          187887690                       # Number of load instructions
system.switch_cpus1.num_mem_refs            327255630                       # number of memory refs
system.switch_cpus1.num_store_insts         139367940                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    117265900                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           117265900                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    146105223                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes     85914063                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        577700022     57.69%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        29913475      2.99%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       13102961      1.31%     61.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8669177      0.87%     62.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3567159      0.36%     63.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      11821501      1.18%     64.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     14225065      1.42%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1990116      0.20%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      12339353      1.23%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          788068      0.08%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          49254      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       187887690     18.76%     86.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      139367940     13.92%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1001421781                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           74                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5053111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10106222                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             746436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       461844                       # Transaction distribution
system.membus.trans_dist::CleanEvict           296272                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11731                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        746436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1136238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1138212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2274450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2274450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     77954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     78206592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    156161408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156161408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            758167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  758167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              758167                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2947601105                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2960275611                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7223479051                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     20151040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     28329088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          48480128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29474688                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29474688                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       157430                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       221321                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             378751                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       230271                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            230271                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     18963908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     26660174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             45624082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27738285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27738285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27738285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     18963908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     26660174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            73362367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    460542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    314724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    442435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000697845300                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25780                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25780                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1635705                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            435035                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     378751                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    230271                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   757502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  460542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            48279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            47261                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            46098                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            47786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            44511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            48804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            51635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            51398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            47221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           44414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           46523                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           48577                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           47120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           48737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           45323                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            29344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            28466                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            28294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29434                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            27014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            26170                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            29852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            31440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            32086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            29270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           26118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           27359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27988                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           30748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           28170                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 17290822110                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3785795000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            31487553360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22836.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41586.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  379507                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 207996                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               757502                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              460542                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 375678                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 375979                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2593                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 23832                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25802                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25812                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25815                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25810                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25806                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25805                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    70                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       630169                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.666839                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.684386                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.887795                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        49315      7.83%      7.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       577920     91.71%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2872      0.46%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           40      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       630169                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25780                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     29.369395                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.865745                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.421119                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.02%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           146      0.57%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          839      3.25%      3.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2190      8.49%     12.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3708     14.38%     26.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4427     17.17%     43.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4359     16.91%     60.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3616     14.03%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2623     10.17%     85.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1702      6.60%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          997      3.87%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          590      2.29%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          284      1.10%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          156      0.61%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           75      0.29%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           40      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           14      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25780                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25780                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.863189                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.853794                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.564353                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1952      7.57%      7.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              65      0.25%      7.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           23509     91.19%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              67      0.26%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             186      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25780                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              48458176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  21952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29472832                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               48480128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29474688                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       45.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    45.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598432560                       # Total gap between requests
system.mem_ctrls0.avgGap                   1744761.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     20142336                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     28315840                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29472832                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 18955717.091998901218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 26647706.217506557703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27736537.871874053031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       314860                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       442642                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       460542                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  13063286408                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  18424266952                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24525773704301                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     41489.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     41623.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  53254152.07                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2254583520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1198339560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2708294820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1203204780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    236361317460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    208996158720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      536602434300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.990282                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 540967038247                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 486150027914                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2244823140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1193151795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2697820440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1200673080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    235286893110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    209901490560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      536405387565                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       504.804844                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 543325952686                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 483791113475                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     20211456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     28353792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          48565248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29641344                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29641344                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       157902                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       221514                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             379416                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       231573                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            231573                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     19020765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     26683422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             45704188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27895123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27895123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27895123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     19020765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     26683422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            73599310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    463146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    315681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    442835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000648604276                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1639015                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            437506                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     379416                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    231573                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   758832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  463146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   316                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            48552                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            47241                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            45917                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            48111                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            44652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            43407                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            48824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            52139                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            51514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            47575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           44943                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           46291                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           48527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           46846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           48984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           44993                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            29738                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            29196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            28174                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            29598                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            27130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            26195                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            30044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            31610                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            32524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            28824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           26430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           27078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           29082                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           28064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           31298                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           28132                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 17315183195                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3792580000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            31537358195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22827.71                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41577.71                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  380233                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 209196                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.13                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.17                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               758832                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              463146                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 376421                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 376757                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2843                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2495                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25961                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    72                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       632203                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.669745                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.678464                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.077654                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        49550      7.84%      7.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       579710     91.70%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2867      0.45%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           53      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       632203                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25926                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     29.255805                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.768330                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.336189                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             10      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           158      0.61%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          847      3.27%      3.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2189      8.44%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3805     14.68%     27.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4496     17.34%     44.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4385     16.91%     61.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3570     13.77%     75.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2651     10.23%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1715      6.61%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          997      3.85%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          567      2.19%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          275      1.06%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          144      0.56%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           62      0.24%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           31      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           15      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25926                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25926                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.863033                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.853520                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.568088                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1979      7.63%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              64      0.25%      7.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           23613     91.08%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              69      0.27%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             201      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25926                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              48545024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  20224                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29639488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               48565248                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29641344                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       45.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    45.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599187747                       # Total gap between requests
system.mem_ctrls1.avgGap                   1739146.18                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     20203584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     28341440                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29639488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 19013356.869254663587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 26671798.078428506851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27893375.886475943029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       315804                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       443028                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       463146                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  13081836013                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  18455522182                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24537013041409                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     41423.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41657.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  52979002.39                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2259088860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1200730410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2710865220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1208075040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    235869658830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    209410137120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      536539090920                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       504.930670                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 542042596390                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 485074469771                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2254847700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1198479975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2704939020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1209395700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    235187606520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    209985420480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      536421224835                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       504.819748                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 543541961568                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 483575104593                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204419                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    884989737                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2885194156                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204419                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    884989737                       # number of overall hits
system.cpu0.icache.overall_hits::total     2885194156                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          875                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           875                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          875                       # number of overall misses
system.cpu0.icache.overall_misses::total          875                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    884989737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2885195031                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    884989737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2885195031                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu0.icache.writebacks::total              251                       # number of writebacks
system.cpu0.icache.replacements                   251                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    884989737                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2885194156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          875                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    884989737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2885195031                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2885195031                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              875                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3297365.749714                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.960432                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     112522607084                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    112522607084                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    674385505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    310677684                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       985063189                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    674385505                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    310677684                       # number of overall hits
system.cpu0.dcache.overall_hits::total      985063189                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4695853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1944760                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6640613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4695853                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1944760                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6640613                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  47441645895                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47441645895                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  47441645895                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47441645895                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    679081358                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    312622444                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    991703802                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    679081358                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    312622444                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    991703802                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.006915                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.006221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006696                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.006915                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006696                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24394.601851                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7144.166645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24394.601851                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7144.166645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3015828                       # number of writebacks
system.cpu0.dcache.writebacks::total          3015828                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1944760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1944760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1944760                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1944760                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  45819716055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45819716055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  45819716055                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45819716055                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.006221                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.006221                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23560.601851                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23560.601851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23560.601851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23560.601851                       # average overall mshr miss latency
system.cpu0.dcache.replacements               6640490                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    384342224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    186887138                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      571229362                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3943736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1943879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5887615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  47405102100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47405102100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    388285960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    188831017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    577116977                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.010294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 24386.858493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8051.664740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1943879                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1943879                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  45783907014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  45783907014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.010294                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23552.858493                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23552.858493                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    290043281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    123790546                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     413833827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       752117                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          881                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       752998                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     36543795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36543795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290795398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    123791427                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    414586825                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002586                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 41479.903519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total    48.531065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     35809041                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     35809041                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 40645.903519                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40645.903519                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     22685142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     11081825                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     33766967                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           99                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           34                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       374466                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       374466                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     11081859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     33767100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11013.705882                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2815.533835                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     22685241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     11081859                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     33767100                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     11081859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     33767100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1059238002                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6640746                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           159.505875                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   149.595630                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   106.403682                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.584358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.415639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      33902256810                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     33902256810                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1939551292                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    864591079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2804142371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1939551292                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    864591079                       # number of overall hits
system.cpu1.icache.overall_hits::total     2804142371                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          865                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          865                       # number of overall misses
system.cpu1.icache.overall_misses::total          865                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1939552157                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    864591079                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2804143236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1939552157                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    864591079                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2804143236                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu1.icache.writebacks::total              241                       # number of writebacks
system.cpu1.icache.replacements                   241                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1939551292                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    864591079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2804142371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1939552157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    864591079                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2804143236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.943787                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2804143236                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3241784.087861                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.943787                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     109361587069                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    109361587069                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    696374846                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    311661917                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1008036763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    696374846                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    311661917                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1008036763                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7064486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3108280                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10172766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7064486                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3108280                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10172766                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  70860153225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  70860153225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  70860153225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  70860153225                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    703439332                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    314770197                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1018209529                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    703439332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    314770197                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1018209529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.009875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.009875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009991                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 22797.223296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6965.672190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 22797.223296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6965.672190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5852738                       # number of writebacks
system.cpu1.dcache.writebacks::total          5852738                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3108280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3108280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3108280                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3108280                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  68267847705                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68267847705                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  68267847705                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68267847705                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003053                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009875                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003053                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 21963.223296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21963.223296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 21963.223296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21963.223296                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10172643                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    399402748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    179409038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      578811786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6617198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3086176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9703374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  69663032127                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  69663032127                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    406019946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    182495214                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    588515160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.016911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 22572.605103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7179.258692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3086176                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3086176                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  67089161343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  67089161343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.016911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 21738.605103                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21738.605103                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    296972098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    132252879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     429224977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       447288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        22104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       469392                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1197121098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1197121098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    297419386                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    132274983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    429694369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000167                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001092                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 54158.573018                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2550.365362                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        22104                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22104                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1178686362                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1178686362                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 53324.573018                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53324.573018                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15530544                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      7092920                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     22623464                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           96                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           37                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       410328                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       410328                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15530640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      7092957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     22623597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11089.945946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3085.172932                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       379470                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       379470                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10255.945946                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10255.945946                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15530640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      7092957                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     22623597                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15530640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      7092957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     22623597                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1063456723                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10172899                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           104.538217                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   140.547387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   115.451932                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.549013                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.450984                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      34040788035                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     34040788035                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      1629462                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2665482                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4294944                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      1629462                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2665482                       # number of overall hits
system.l2.overall_hits::total                 4294944                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       315332                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       442835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 758167                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       315332                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       442835                       # number of overall misses
system.l2.overall_misses::total                758167                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  29111209101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  40958080689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70069289790                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  29111209101                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  40958080689                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70069289790                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      1944794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      3108317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5053111                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      1944794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      3108317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5053111                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.162142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.142468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.162142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.142468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 92319.235285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92490.613183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92419.334777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 92319.235285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92490.613183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92419.334777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              461844                       # number of writebacks
system.l2.writebacks::total                    461844                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       315332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       442835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            758167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       315332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       442835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           758167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  26412107315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  37169152884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63581260199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  26412107315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  37169152884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63581260199                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.162142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.142468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.162142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.142468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 83759.679687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83934.541949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83861.814348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 83759.679687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83934.541949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83861.814348                       # average overall mshr miss latency
system.l2.replacements                         758218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2495416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2495416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2495416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2495416                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data          526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        10728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        11376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11731                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     30094056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   1056452820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1086546876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data          881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        22104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.402951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.514658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 84771.988732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 92866.809072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92621.846049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        11376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     27058177                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    959191643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    986249820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.402951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.514658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 76220.216901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84317.127549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84072.101270                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      1628936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2654754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4283690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       314977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       431459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          746436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  29081115045                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  39901627869                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68982742914                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      1943913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3086213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5030126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.162032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.139802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92327.741534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92480.694270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92416.152107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       314977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       431459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       746436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  26385049138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36209961241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62595010379                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.162032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.139802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83768.177162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83924.454562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83858.509476                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    20702071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    790986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.172487                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.089807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1577.642020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2614.093183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 12005.645485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 16565.529505                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.048146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.079776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.366383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.505540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25887                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 162456586                       # Number of tag accesses
system.l2.tags.data_accesses                162456586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5030126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2957260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2854069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22985                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5030126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5834382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9324951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15159333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    344638848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    621572608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              966211456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          758218                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59116032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5811329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5811023     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    306      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5811329                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8376648462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6480973233                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4055089346                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
