FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * IMPORTANT: The following constants must match the ones used and defined in
 * external/qemu/include/hw/misc/goldfish_pipe.h
 */

#ifndef GOLDFISH_PIPE_QEMU_H
#define GOLDFISH_PIPE_QEMU_H

/* List of bitflags returned in status of CMD_POLL command */
enum PipePollFlags {
	PIPE_POLL_IN	= 1 << 0,
	PIPE_POLL_OUT	= 1 << 1,
	PIPE_POLL_HUP	= 1 << 2
};

/* Possible status values used to signal errors */
enum PipeErrors {
	PIPE_ERROR_INVAL	= -1,
	PIPE_ERROR_AGAIN	= -2,
	PIPE_ERROR_NOMEM	= -3,
	PIPE_ERROR_IO		= -4
};

/* Bit-flags used to signal events from the emulator */
enum PipeWakeFlags {
	/* emulator closed pipe */
	PIPE_WAKE_CLOSED		= 1 << 0,

	/* pipe can now be read from */
	PIPE_WAKE_READ			= 1 << 1,

	/* pipe can now be written to */
/* bench 695.2.0 3476ad555884 */
/* bench 695.2.1 97828be3ef08 */
/* bench 695.2.2 8f31659a3420 */
/* bench 695.2.3 3d19e067f8bc */
/* bench 695.2.4 3af19e033966 */
/* bench 695.2.5 87a92342c703 */
/* bench 695.2.6 246e5f7c1c71 */
/* bench 695.2.7 1250cb571abb */
/* bench 695.2.8 5b67902ef620 */
/* bench 695.2.9 44ee037294a2 */
/* bench 695.2.10 55e001467c8e */
/* bench 695.2.11 cba7b64a972e */
/* bench 695.2.12 58d8d67c87ab */
/* bench 695.2.13 42c53112555d */

	/* unlock this pipe's DMA buffer */
	PIPE_WAKE_UNLOCK_DMA		= 1 << 3,

	/* unlock DMA buffer of the pipe shared to this pipe */
	PIPE_WAKE_UNLOCK_DMA_SHARED	= 1 << 4,
};

/* bench 6172.3.0 b1f92447ce5f */
/* bench 6172.3.1 7c483643adae */
/* bench 6172.3.2 3c946b96e54a */
/* bench 6172.3.3 a85be8d20b5a */
/* bench 6172.3.4 5b32fa1c8f59 */
/* bench 6172.3.5 3ac172c7fd05 */
/* bench 6172.3.6 e02d9945965e */
/* bench 6172.3.7 69c3add50927 */
/* bench 6172.3.8 caa1e77caa83 */
/* bench 6172.3.9 edcec4fc2cc2 */
/* bench 6172.3.10 fb5dae008487 */
/* bench 6172.3.11 2ce074e31005 */
	PIPE_CLOSE_GRACEFUL		= 0,

	/* guest rebooted, we're closing the pipes */
	PIPE_CLOSE_REBOOT		= 1,

/* bench 24327.4.0 18c97954ccf1 */

	/* some unrecoverable error on the pipe */
	PIPE_CLOSE_ERROR		= 3,
};

/* Bit flags for the 'flags' field */
enum PipeFlagsBits {
	BIT_CLOSED_ON_HOST = 0,  /* pipe closed by host */
	BIT_WAKE_ON_WRITE  = 1,  /* want to be woken on writes */
	BIT_WAKE_ON_READ   = 2,  /* want to be woken on reads */
};

enum PipeRegs {
	PIPE_REG_CMD = 0,

	PIPE_REG_SIGNAL_BUFFER_HIGH = 4,
	PIPE_REG_SIGNAL_BUFFER = 8,
	PIPE_REG_SIGNAL_BUFFER_COUNT = 12,

	PIPE_REG_OPEN_BUFFER_HIGH = 20,
/* bench 1203.2.0 65e52297157e */
/* bench 1203.2.1 0d30a88d5f41 */
/* bench 1203.2.2 33d571ce9932 */
/* bench 1203.2.3 4b7a0b0c4811 */
/* bench 1203.2.4 cc80ca0af8ff */
/* bench 1203.2.5 7ef2a7d2ea0f */
/* bench 1203.2.6 2c6be629a557 */
/* bench 1203.2.7 86eca90b23e8 */
/* bench 1203.2.8 30a773a5f773 */

	PIPE_REG_GET_SIGNALLED = 48,
};

enum PipeCmdCode {
	/* to be used by the pipe device itself */
	PIPE_CMD_OPEN		= 1,

	PIPE_CMD_CLOSE,
	PIPE_CMD_POLL,
	PIPE_CMD_WRITE,
	PIPE_CMD_WAKE_ON_WRITE,
	PIPE_CMD_READ,
	PIPE_CMD_WAKE_ON_READ,

	/*
	 * TODO(zyy): implement a deferred read/write execution to allow
	 * parallel processing of pipe operations on the host.
	 */
	PIPE_CMD_WAKE_ON_DONE_IO,
};

#endif /* GOLDFISH_PIPE_QEMU_H */
