# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Utility_Vectors.srcs/sources_1/bd/Utility_Vectors/ip/Utility_Vectors_util_vector_logic_0_0/sim/Utility_Vectors_util_vector_logic_0_0.v" \
"../../../../Utility_Vectors.srcs/sources_1/bd/Utility_Vectors/ip/Utility_Vectors_util_reduced_logic_0_0/sim/Utility_Vectors_util_reduced_logic_0_0.v" \
"../../../../Utility_Vectors.srcs/sources_1/bd/Utility_Vectors/sim/Utility_Vectors.v" \
"../../../../Utility_Vectors.srcs/sources_1/bd/Utility_Vectors/hdl/Utility_Vectors_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
