
*** Running vivado
    with args -log MOD.vdi -applog -m64 -messageDb vivado.pb -mode batch -source MOD.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MOD.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [Project 1-591] Current part 'xc7k70tfbv676-1' is different from part 'xc7a100tcsg324-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Netlist 29-17] Analyzing 1216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'MOD' is not ideal for floorplanning, since the cellview 'MOD' defined in file 'MOD.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.387 ; gain = 246.383
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 459.109 ; gain = 5.723
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: a9af9c64

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a9af9c64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 944.695 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: a9af9c64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 944.695 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3135 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: ef88a5df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 944.695 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 944.695 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ef88a5df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 944.695 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ef88a5df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 944.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 944.695 ; gain = 491.309
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/abigailfrancis/Documents/474/Assignment1/Assignment1/project_1/project_1.runs/impl_6/MOD_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 944.695 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 944.695 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 944.695 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 944.695 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: fd517518

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: fd517518

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d1893eb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 24cc88b7f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1.2.1 Place Init Design | Checksum: 1e9e7cc25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1.2 Build Placer Netlist Model | Checksum: 1e9e7cc25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e9e7cc25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 1 Placer Initialization | Checksum: 1e9e7cc25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ccaa0dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ccaa0dec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1825e40cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c7b9aaee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 1fed1a92c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1fed1a92c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1fed1a92c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 3 Detail Placement | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fed1a92c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578
Ending Placer Task | Checksum: 16aa7c119

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 971.273 ; gain = 26.578
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 971.273 ; gain = 26.578
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 971.273 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 971.273 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 971.273 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 971.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dae0a246 ConstDB: 0 ShapeSum: 8fc71ed3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a56b5614

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1083.641 ; gain = 112.367

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a56b5614

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.512 ; gain = 117.238

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a56b5614

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.512 ; gain = 117.238
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b82e1070

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10956d780

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 114266a05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.484 ; gain = 120.211
Phase 4 Rip-up And Reroute | Checksum: 114266a05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 114266a05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 114266a05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.484 ; gain = 120.211
Phase 6 Post Hold Fix | Checksum: 114266a05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.08836 %
  Global Horizontal Routing Utilization  = 1.78253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 114266a05

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1091.484 ; gain = 120.211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114266a05

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1094.023 ; gain = 122.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e274d02

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1094.023 ; gain = 122.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1094.023 ; gain = 122.750

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1094.023 ; gain = 122.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.023 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/abigailfrancis/Documents/474/Assignment1/Assignment1/project_1/project_1.runs/impl_6/MOD_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.113 ; gain = 0.000
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.305 ; gain = 23.191
INFO: [Common 17-206] Exiting Vivado at Fri Sep 16 17:27:48 2016...
