static T_1 T_2 F_1 ( void )\r\n{\r\nreturn ~ F_2 ( V_1 + V_2 ) ;\r\n}\r\nstatic int\r\nF_3 ( unsigned long V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nT_1 V_6 ;\r\nF_4 ( V_7 , V_1 + V_8 ) ;\r\nF_4 ( V_3 , V_1 + V_9 ) ;\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nV_6 = ( ( V_6 & ~ V_11 ) | V_12 |\r\nF_5 ( V_13 ) ) ;\r\nF_4 ( V_6 , V_1 + V_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_6 ( enum V_14 V_15 ,\r\nstruct V_4 * V_5 )\r\n{\r\nT_1 V_6 ;\r\nif ( V_15 == V_16 ) {\r\nF_4 ( V_17 - 1 , V_1 + V_18 ) ;\r\nF_4 ( V_17 - 1 , V_1 + V_9 ) ;\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nF_4 ( ( V_6 | V_12 | V_11 |\r\nF_5 ( V_13 ) ) ,\r\nV_1 + V_10 ) ;\r\n} else {\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nF_4 ( V_6 & ~ V_12 , V_1 + V_10 ) ;\r\nF_4 ( V_7 , V_1 + V_8 ) ;\r\n}\r\n}\r\nstatic T_3 F_7 ( int V_19 , void * V_20 )\r\n{\r\nF_4 ( V_7 , V_1 + V_8 ) ;\r\nV_21 . V_22 ( & V_21 ) ;\r\nreturn V_23 ;\r\n}\r\nvoid T_4 F_8 ( void )\r\n{\r\nT_1 V_6 ;\r\nstruct V_24 * V_25 ;\r\nunsigned int V_26 ;\r\nint V_27 ;\r\nV_25 = F_9 ( NULL , NULL , L_1 ) ;\r\nV_1 = F_10 ( V_25 , 0 ) ;\r\nF_11 ( ! V_1 ) ;\r\nif ( F_12 ( V_25 , L_2 , NULL ) ) {\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nF_4 ( V_6 | V_28 | V_29 ,\r\nV_1 + V_10 ) ;\r\nV_26 = 25000000 ;\r\n} else {\r\nT_1 V_30 = 0 ;\r\nV_27 = F_13 ( V_25 , L_3 , & V_30 ) ;\r\nF_11 ( ! V_30 || V_27 < 0 ) ;\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nF_4 ( V_6 & ~ ( V_28 | V_29 ) ,\r\nV_1 + V_10 ) ;\r\nV_26 = V_30 / V_31 ;\r\n}\r\nV_32 = F_14 ( V_25 , 1 ) ;\r\nV_17 = ( V_26 + V_33 / 2 ) / V_33 ;\r\nF_15 ( F_1 , 32 , V_26 ) ;\r\nF_4 ( 0xffffffff , V_1 + V_2 ) ;\r\nF_4 ( 0xffffffff , V_1 + V_34 ) ;\r\nV_6 = F_2 ( V_1 + V_10 ) ;\r\nF_4 ( ( V_6 | V_35 | V_36 |\r\nF_16 ( V_13 ) ) , V_1 + V_10 ) ;\r\nF_17 ( V_1 + V_2 ,\r\nL_4 ,\r\nV_26 , 300 , 32 , V_37 ) ;\r\nF_18 ( V_32 , & V_38 ) ;\r\nV_21 . V_39 = F_19 ( 0 ) ;\r\nF_20 ( & V_21 ,\r\nV_26 , 1 , 0xfffffffe ) ;\r\n}
