

================================================================
== Vitis HLS Report for 'nlms_top'
================================================================
* Date:           Mon May 20 17:38:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        nlms_filter
* Solution:       output (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-ftgb196-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1380|     1380|  13.800 us|  13.800 us|  1381|  1381|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nlms_outer_loop_nlms_inner_loop  |     1378|     1378|       100|          1|          1|  1280|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     67|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|   36|   2646|   2363|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     54|    -|
|Register         |        -|    -|   1353|    128|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|   36|   3999|   2612|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|   30|      6|      8|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U9   |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  708|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U10  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  708|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U13   |ddiv_64ns_64ns_64_59_no_dsp_1   |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U11   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|  218|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U12   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|  218|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fpext_32ns_64_2_no_dsp_1_U5         |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U6         |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U7         |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U8         |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U4       |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U1   |fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  36| 2646| 2363|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_173_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln71_fu_201_p2     |         +|   0|  0|  15|           8|           1|
    |ap_condition_952       |       and|   0|  0|   2|           1|           1|
    |icmp_ln69_fu_167_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln71_fu_182_p2    |      icmp|   0|  0|  11|           8|           9|
    |select_ln69_fu_188_p3  |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  67|          41|          26|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |i_fu_54                               |   9|          2|    8|         16|
    |indvar_flatten_fu_58                  |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_363                       |  64|   0|   64|          0|
    |add_reg_286                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln73_1_reg_268             |  32|   0|   32|          0|
    |bitcast_ln73_reg_302               |  32|   0|   32|          0|
    |conv1_reg_281                      |  64|   0|   64|          0|
    |conv2_reg_333                      |  64|   0|   64|          0|
    |conv3_reg_348                      |  64|   0|   64|          0|
    |conv4_reg_368                      |  32|   0|   32|          0|
    |conv_reg_353                       |  64|   0|   64|          0|
    |desired_signal_load_reg_318        |  32|   0|   32|          0|
    |div_reg_328                        |  64|   0|   64|          0|
    |error_reg_338                      |  32|   0|   32|          0|
    |estimation_reg_313                 |  32|   0|   32|          0|
    |i_fu_54                            |   8|   0|    8|          0|
    |indvar_flatten_fu_58               |  11|   0|   11|          0|
    |input_signal_load_reg_263          |  32|   0|   32|          0|
    |mul1_reg_343                       |  64|   0|   64|          0|
    |mul2_reg_358                       |  64|   0|   64|          0|
    |mul_reg_276                        |  32|   0|   32|          0|
    |weights_addr_reg_291               |   7|   0|    7|          0|
    |weights_load_reg_297               |  32|   0|   32|          0|
    |zext_ln71_reg_252                  |   8|   0|   64|         56|
    |bitcast_ln73_1_reg_268             |  64|  32|   32|          0|
    |bitcast_ln73_reg_302               |  64|  32|   32|          0|
    |weights_addr_reg_291               |  64|  32|    7|          0|
    |zext_ln71_reg_252                  |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1353| 128| 1288|        112|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        nlms_top|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        nlms_top|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        nlms_top|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        nlms_top|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        nlms_top|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        nlms_top|  return value|
|input_signal_address0    |  out|    7|   ap_memory|    input_signal|         array|
|input_signal_ce0         |  out|    1|   ap_memory|    input_signal|         array|
|input_signal_q0          |   in|   32|   ap_memory|    input_signal|         array|
|desired_signal_address0  |  out|    7|   ap_memory|  desired_signal|         array|
|desired_signal_ce0       |  out|    1|   ap_memory|  desired_signal|         array|
|desired_signal_q0        |   in|   32|   ap_memory|  desired_signal|         array|
|weights_address0         |  out|    7|   ap_memory|         weights|         array|
|weights_ce0              |  out|    1|   ap_memory|         weights|         array|
|weights_we0              |  out|    1|   ap_memory|         weights|         array|
|weights_d0               |  out|   32|   ap_memory|         weights|         array|
|weights_address1         |  out|    7|   ap_memory|         weights|         array|
|weights_ce1              |  out|    1|   ap_memory|         weights|         array|
|weights_q1               |   in|   32|   ap_memory|         weights|         array|
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 100


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 1
  Pipeline-0 : II = 1, D = 100, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.31>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 103 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 104 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%spectopmodule_ln55 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [nlms_filter/top.cpp:55]   --->   Operation 105 'spectopmodule' 'spectopmodule_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %desired_signal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %desired_signal"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weights"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln69 = store i11 0, i11 %indvar_flatten" [nlms_filter/top.cpp:69]   --->   Operation 112 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln69 = store i8 0, i8 %i" [nlms_filter/top.cpp:69]   --->   Operation 113 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [nlms_filter/top.cpp:69]   --->   Operation 114 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [nlms_filter/top.cpp:69]   --->   Operation 115 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.96ns)   --->   "%icmp_ln69 = icmp_eq  i11 %indvar_flatten_load, i11 1280" [nlms_filter/top.cpp:69]   --->   Operation 116 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.97ns)   --->   "%add_ln69 = add i11 %indvar_flatten_load, i11 1" [nlms_filter/top.cpp:69]   --->   Operation 117 'add' 'add_ln69' <Predicate = true> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc35, void %for.end37" [nlms_filter/top.cpp:69]   --->   Operation 118 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [nlms_filter/top.cpp:71]   --->   Operation 119 'load' 'i_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.62ns)   --->   "%icmp_ln71 = icmp_eq  i8 %i_load, i8 128" [nlms_filter/top.cpp:71]   --->   Operation 120 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.24ns)   --->   "%select_ln69 = select i1 %icmp_ln71, i8 0, i8 %i_load" [nlms_filter/top.cpp:69]   --->   Operation 121 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i8 %select_ln69" [nlms_filter/top.cpp:71]   --->   Operation 122 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%input_signal_addr = getelementptr i32 %input_signal, i64 0, i64 %zext_ln71" [nlms_filter/top.cpp:73]   --->   Operation 123 'getelementptr' 'input_signal_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%input_signal_load = load i7 %input_signal_addr" [nlms_filter/top.cpp:73]   --->   Operation 124 'load' 'input_signal_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 125 [1/1] (1.87ns)   --->   "%add_ln71 = add i8 %select_ln69, i8 1" [nlms_filter/top.cpp:71]   --->   Operation 125 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln71 = store i11 %add_ln69, i11 %indvar_flatten" [nlms_filter/top.cpp:71]   --->   Operation 126 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln71 = store i8 %add_ln71, i8 %i" [nlms_filter/top.cpp:71]   --->   Operation 127 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%input_signal_load = load i7 %input_signal_addr" [nlms_filter/top.cpp:73]   --->   Operation 128 'load' 'input_signal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %input_signal_load" [nlms_filter/top.cpp:73]   --->   Operation 129 'bitcast' 'bitcast_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [4/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln73_1, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 130 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 131 [3/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln73_1, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 132 [2/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln73_1, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 133 [1/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln73_1, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 133 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.09>
ST_7 : Operation 134 [2/2] (4.09ns)   --->   "%conv1 = fpext i32 %mul" [nlms_filter/top.cpp:75]   --->   Operation 134 'fpext' 'conv1' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.09>
ST_8 : Operation 135 [1/2] (4.09ns)   --->   "%conv1 = fpext i32 %mul" [nlms_filter/top.cpp:75]   --->   Operation 135 'fpext' 'conv1' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 136 [8/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 136 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 137 [7/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 137 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 138 [6/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 138 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 139 [5/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 139 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.65>
ST_13 : Operation 140 [4/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 140 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 141 [3/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 141 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 142 [2/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 142 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.65>
ST_16 : Operation 143 [1/8] (5.65ns)   --->   "%add = dadd i64 %conv1, i64 0.0001" [nlms_filter/top.cpp:75]   --->   Operation 143 'dadd' 'add' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.87>
ST_17 : Operation 144 [59/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 144 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.87>
ST_18 : Operation 145 [58/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 145 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.87>
ST_19 : Operation 146 [57/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 146 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.87>
ST_20 : Operation 147 [56/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 147 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.87>
ST_21 : Operation 148 [55/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 148 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.87>
ST_22 : Operation 149 [54/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 149 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.87>
ST_23 : Operation 150 [53/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 150 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.87>
ST_24 : Operation 151 [52/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 151 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.87>
ST_25 : Operation 152 [51/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 152 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.87>
ST_26 : Operation 153 [50/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 153 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.87>
ST_27 : Operation 154 [49/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 154 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.87>
ST_28 : Operation 155 [48/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 155 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.87>
ST_29 : Operation 156 [47/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 156 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.87>
ST_30 : Operation 157 [46/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 157 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.87>
ST_31 : Operation 158 [45/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 158 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.87>
ST_32 : Operation 159 [44/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 159 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.87>
ST_33 : Operation 160 [43/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 160 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.87>
ST_34 : Operation 161 [42/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 161 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.87>
ST_35 : Operation 162 [41/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 162 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.87>
ST_36 : Operation 163 [40/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 163 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.87>
ST_37 : Operation 164 [39/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 164 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.87>
ST_38 : Operation 165 [38/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 165 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.87>
ST_39 : Operation 166 [37/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 166 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.87>
ST_40 : Operation 167 [36/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 167 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.87>
ST_41 : Operation 168 [35/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 168 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.87>
ST_42 : Operation 169 [34/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 169 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.87>
ST_43 : Operation 170 [33/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 170 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.87>
ST_44 : Operation 171 [32/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 171 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.87>
ST_45 : Operation 172 [31/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 172 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.87>
ST_46 : Operation 173 [30/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 173 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.87>
ST_47 : Operation 174 [29/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 174 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.87>
ST_48 : Operation 175 [28/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 175 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.87>
ST_49 : Operation 176 [27/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 176 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.87>
ST_50 : Operation 177 [26/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 177 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.87>
ST_51 : Operation 178 [25/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 178 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.87>
ST_52 : Operation 179 [24/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 179 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.87>
ST_53 : Operation 180 [23/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 180 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.87>
ST_54 : Operation 181 [22/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 181 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.87>
ST_55 : Operation 182 [21/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 182 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.87>
ST_56 : Operation 183 [20/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 183 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.87>
ST_57 : Operation 184 [19/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 184 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.87>
ST_58 : Operation 185 [18/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 185 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.87>
ST_59 : Operation 186 [17/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 186 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.87>
ST_60 : Operation 187 [16/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 187 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.87>
ST_61 : Operation 188 [15/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 188 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.87>
ST_62 : Operation 189 [14/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 189 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.87>
ST_63 : Operation 190 [13/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 190 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.87>
ST_64 : Operation 191 [12/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 191 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.87>
ST_65 : Operation 192 [11/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 192 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.87>
ST_66 : Operation 193 [10/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 193 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.87>
ST_67 : Operation 194 [9/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 194 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.87>
ST_68 : Operation 195 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i32 %weights, i64 0, i64 %zext_ln71" [nlms_filter/top.cpp:73]   --->   Operation 195 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 196 [2/2] (3.25ns)   --->   "%weights_load = load i7 %weights_addr" [nlms_filter/top.cpp:73]   --->   Operation 196 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_68 : Operation 197 [8/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 197 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.87>
ST_69 : Operation 198 [1/2] (3.25ns)   --->   "%weights_load = load i7 %weights_addr" [nlms_filter/top.cpp:73]   --->   Operation 198 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_69 : Operation 199 [7/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 199 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.78>
ST_70 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %weights_load" [nlms_filter/top.cpp:73]   --->   Operation 200 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 201 [4/4] (5.78ns)   --->   "%estimation = fmul i32 %bitcast_ln73, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:73]   --->   Operation 201 'fmul' 'estimation' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 202 [6/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 202 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.78>
ST_71 : Operation 203 [3/4] (5.78ns)   --->   "%estimation = fmul i32 %bitcast_ln73, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:73]   --->   Operation 203 'fmul' 'estimation' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 204 [5/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 204 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.78>
ST_72 : Operation 205 [2/4] (5.78ns)   --->   "%estimation = fmul i32 %bitcast_ln73, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:73]   --->   Operation 205 'fmul' 'estimation' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 206 [1/1] (0.00ns)   --->   "%desired_signal_addr = getelementptr i32 %desired_signal, i64 0, i64 %zext_ln71" [nlms_filter/top.cpp:74]   --->   Operation 206 'getelementptr' 'desired_signal_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 207 [2/2] (3.25ns)   --->   "%desired_signal_load = load i7 %desired_signal_addr" [nlms_filter/top.cpp:74]   --->   Operation 207 'load' 'desired_signal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_72 : Operation 208 [4/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 208 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.78>
ST_73 : Operation 209 [1/4] (5.78ns)   --->   "%estimation = fmul i32 %bitcast_ln73, i32 %bitcast_ln73_1" [nlms_filter/top.cpp:73]   --->   Operation 209 'fmul' 'estimation' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 210 [1/2] (3.25ns)   --->   "%desired_signal_load = load i7 %desired_signal_addr" [nlms_filter/top.cpp:74]   --->   Operation 210 'load' 'desired_signal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 211 [3/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 211 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.92>
ST_74 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %desired_signal_load" [nlms_filter/top.cpp:74]   --->   Operation 212 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 213 [7/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 213 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 214 [2/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 214 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 215 [2/2] (4.09ns)   --->   "%conv2 = fpext i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 215 'fpext' 'conv2' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.92>
ST_75 : Operation 216 [6/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 216 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 217 [1/59] (4.87ns)   --->   "%div = ddiv i64 1, i64 %add" [nlms_filter/top.cpp:75]   --->   Operation 217 'ddiv' 'div' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 218 [1/2] (4.09ns)   --->   "%conv2 = fpext i32 %bitcast_ln73_1" [nlms_filter/top.cpp:75]   --->   Operation 218 'fpext' 'conv2' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.82>
ST_76 : Operation 219 [5/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 219 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 220 [7/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 220 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.82>
ST_77 : Operation 221 [4/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 221 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 222 [6/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 222 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.82>
ST_78 : Operation 223 [3/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 223 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 224 [5/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 224 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.82>
ST_79 : Operation 225 [2/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 225 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 226 [4/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 226 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.82>
ST_80 : Operation 227 [1/7] (5.92ns)   --->   "%error = fsub i32 %bitcast_ln74, i32 %estimation" [nlms_filter/top.cpp:74]   --->   Operation 227 'fsub' 'error' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 228 [3/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 228 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.82>
ST_81 : Operation 229 [2/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 229 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 230 [2/2] (4.09ns)   --->   "%conv3 = fpext i32 %error" [nlms_filter/top.cpp:75]   --->   Operation 230 'fpext' 'conv3' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.82>
ST_82 : Operation 231 [1/7] (6.82ns)   --->   "%mul1 = dmul i64 %div, i64 %conv2" [nlms_filter/top.cpp:75]   --->   Operation 231 'dmul' 'mul1' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 232 [1/2] (4.09ns)   --->   "%conv3 = fpext i32 %error" [nlms_filter/top.cpp:75]   --->   Operation 232 'fpext' 'conv3' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.82>
ST_83 : Operation 233 [7/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 233 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.82>
ST_84 : Operation 234 [6/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 234 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.82>
ST_85 : Operation 235 [5/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 235 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.82>
ST_86 : Operation 236 [4/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 236 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.82>
ST_87 : Operation 237 [3/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 237 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.82>
ST_88 : Operation 238 [2/2] (4.09ns)   --->   "%conv = fpext i32 %bitcast_ln73" [nlms_filter/top.cpp:75]   --->   Operation 238 'fpext' 'conv' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 239 [2/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 239 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.82>
ST_89 : Operation 240 [1/2] (4.09ns)   --->   "%conv = fpext i32 %bitcast_ln73" [nlms_filter/top.cpp:75]   --->   Operation 240 'fpext' 'conv' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 241 [1/7] (6.82ns)   --->   "%mul2 = dmul i64 %mul1, i64 %conv3" [nlms_filter/top.cpp:75]   --->   Operation 241 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.65>
ST_90 : Operation 242 [8/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 242 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.65>
ST_91 : Operation 243 [7/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 243 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.65>
ST_92 : Operation 244 [6/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 244 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.65>
ST_93 : Operation 245 [5/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 245 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.65>
ST_94 : Operation 246 [4/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 246 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.65>
ST_95 : Operation 247 [3/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 247 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.65>
ST_96 : Operation 248 [2/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 248 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.65>
ST_97 : Operation 249 [1/8] (5.65ns)   --->   "%add1 = dadd i64 %conv, i64 %mul2" [nlms_filter/top.cpp:75]   --->   Operation 249 'dadd' 'add1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.16>
ST_98 : Operation 250 [2/2] (5.16ns)   --->   "%conv4 = fptrunc i64 %add1" [nlms_filter/top.cpp:75]   --->   Operation 250 'fptrunc' 'conv4' <Predicate = true> <Delay = 5.16> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.16>
ST_99 : Operation 251 [1/2] (5.16ns)   --->   "%conv4 = fptrunc i64 %add1" [nlms_filter/top.cpp:75]   --->   Operation 251 'fptrunc' 'conv4' <Predicate = true> <Delay = 5.16> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [nlms_filter/top.cpp:92]   --->   Operation 259 'ret' 'ret_ln92' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 100 <SV = 99> <Delay = 3.25>
ST_100 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nlms_outer_loop_nlms_inner_loop_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 253 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 253 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [nlms_filter/top.cpp:72]   --->   Operation 254 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nlms_filter/top.cpp:71]   --->   Operation 255 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %conv4" [nlms_filter/top.cpp:75]   --->   Operation 256 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln75 = store i32 %bitcast_ln75, i7 %weights_addr" [nlms_filter/top.cpp:75]   --->   Operation 257 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_100 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc" [nlms_filter/top.cpp:71]   --->   Operation 258 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_signal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ desired_signal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten      (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln55  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln69          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln69          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln69           (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln69            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_load              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln69         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln71           (zext             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000]
input_signal_addr   (getelementptr    ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln71            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln71          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln71          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_signal_load   (load             ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln73_1      (bitcast          ) [ 01001111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
mul                 (fmul             ) [ 01000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1               (fpext            ) [ 01000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                 (dadd             ) [ 01000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
weights_addr        (getelementptr    ) [ 01000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111]
weights_load        (load             ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
bitcast_ln73        (bitcast          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000000000]
desired_signal_addr (getelementptr    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
estimation          (fmul             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000]
desired_signal_load (load             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
bitcast_ln74        (bitcast          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000]
div                 (ddiv             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000]
conv2               (fpext            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000]
error               (fsub             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
mul1                (dmul             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000]
conv3               (fpext            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000]
conv                (fpext            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000]
mul2                (dmul             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000]
add1                (dadd             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
conv4               (fptrunc          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln72   (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln71   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln75        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln75          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln92            (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="desired_signal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="desired_signal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nlms_outer_loop_nlms_inner_loop_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_signal_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_signal_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_signal_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="weights_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="67"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/68 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="32"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_load/68 store_ln75/100 "/>
</bind>
</comp>

<comp id="92" class="1004" name="desired_signal_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="71"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="desired_signal_addr/72 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="desired_signal_load/72 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="error/74 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="67"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="estimation/70 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv4/98 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv1/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="71"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv2/74 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv3/81 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="18"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/88 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="0" index="1" bw="64" slack="1"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add1/90 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="0" index="1" bw="64" slack="1"/>
<pin id="144" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/76 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/83 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/17 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln69_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln69_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln69_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="98"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln69_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln71_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln69_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln71_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln71_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln71_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln71_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitcast_ln73_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln73_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73/70 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bitcast_ln74_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/74 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bitcast_ln75_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/100 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln69_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="98"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="252" class="1005" name="zext_ln71_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="67"/>
<pin id="254" dir="1" index="1" bw="64" slack="67"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="258" class="1005" name="input_signal_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="1"/>
<pin id="260" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_signal_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="input_signal_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_signal_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="bitcast_ln73_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln73_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="mul_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="281" class="1005" name="conv1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="291" class="1005" name="weights_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="weights_load_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="bitcast_ln73_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln73 "/>
</bind>
</comp>

<comp id="308" class="1005" name="desired_signal_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="desired_signal_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="estimation_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="estimation "/>
</bind>
</comp>

<comp id="318" class="1005" name="desired_signal_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="desired_signal_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="bitcast_ln74_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln74 "/>
</bind>
</comp>

<comp id="328" class="1005" name="div_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="333" class="1005" name="conv2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="error_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

<comp id="343" class="1005" name="mul1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="conv3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="conv_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="358" class="1005" name="mul2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="conv4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="205"><net_src comp="188" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="173" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="201" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="237"><net_src comp="54" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="244"><net_src comp="58" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="251"><net_src comp="167" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="196" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="261"><net_src comp="62" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="266"><net_src comp="69" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="271"><net_src comp="217" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="279"><net_src comp="109" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="284"><net_src comp="120" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="289"><net_src comp="132" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="294"><net_src comp="75" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="300"><net_src comp="82" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="305"><net_src comp="222" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="311"><net_src comp="92" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="316"><net_src comp="113" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="321"><net_src comp="99" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="326"><net_src comp="226" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="331"><net_src comp="149" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="336"><net_src comp="123" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="341"><net_src comp="105" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="346"><net_src comp="141" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="351"><net_src comp="126" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="356"><net_src comp="129" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="361"><net_src comp="145" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="366"><net_src comp="137" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="371"><net_src comp="117" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {100 }
 - Input state : 
	Port: nlms_top : input_signal | {1 2 }
	Port: nlms_top : desired_signal | {72 73 }
	Port: nlms_top : weights | {68 69 }
  - Chain level:
	State 1
		store_ln69 : 1
		store_ln69 : 1
		indvar_flatten_load : 1
		icmp_ln69 : 2
		add_ln69 : 2
		br_ln69 : 3
		i_load : 1
		icmp_ln71 : 2
		select_ln69 : 3
		zext_ln71 : 4
		input_signal_addr : 5
		input_signal_load : 6
		add_ln71 : 4
		store_ln71 : 3
		store_ln71 : 5
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		weights_load : 1
	State 69
	State 70
		estimation : 1
	State 71
	State 72
		desired_signal_load : 1
	State 73
	State 74
		error : 1
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
		store_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_132     |    3    |   685   |   708   |
|          |     grp_fu_137     |    3    |   685   |   708   |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_141     |    11   |   342   |   218   |
|          |     grp_fu_145     |    11   |   342   |   218   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_109     |    3    |   143   |   140   |
|          |     grp_fu_113     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_105     |    2    |   306   |   231   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln69_fu_173  |    0    |    0    |    18   |
|          |   add_ln71_fu_201  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln69_fu_167  |    0    |    0    |    11   |
|          |  icmp_ln71_fu_182  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln69_fu_188 |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|  fptrunc |     grp_fu_117     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_120     |    0    |    0    |    0    |
|   fpext  |     grp_fu_123     |    0    |    0    |    0    |
|          |     grp_fu_126     |    0    |    0    |    0    |
|          |     grp_fu_129     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_149     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln71_fu_196  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    36   |   2646  |   2426  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        add1_reg_363       |   64   |
|        add_reg_286        |   64   |
|   bitcast_ln73_1_reg_268  |   32   |
|    bitcast_ln73_reg_302   |   32   |
|    bitcast_ln74_reg_323   |   32   |
|       conv1_reg_281       |   64   |
|       conv2_reg_333       |   64   |
|       conv3_reg_348       |   64   |
|       conv4_reg_368       |   32   |
|        conv_reg_353       |   64   |
|desired_signal_addr_reg_308|    7   |
|desired_signal_load_reg_318|   32   |
|        div_reg_328        |   64   |
|       error_reg_338       |   32   |
|     estimation_reg_313    |   32   |
|         i_reg_234         |    8   |
|     icmp_ln69_reg_248     |    1   |
|   indvar_flatten_reg_241  |   11   |
| input_signal_addr_reg_258 |    7   |
| input_signal_load_reg_263 |   32   |
|        mul1_reg_343       |   64   |
|        mul2_reg_358       |   64   |
|        mul_reg_276        |   32   |
|    weights_addr_reg_291   |    7   |
|    weights_load_reg_297   |   32   |
|     zext_ln71_reg_252     |   64   |
+---------------------------+--------+
|           Total           |  1001  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_105    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_109    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_109    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   284  ||  11.067 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |  2646  |  2426  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |  1001  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   11   |  3647  |  2489  |
+-----------+--------+--------+--------+--------+
