============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Mon Nov 18 17:21:17 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1003 : finish command "open_project mc8051_top.al" in  1.816984s wall, 0.859375s user + 0.234375s system = 1.093750s CPU (60.2%)

RUN-1004 : used memory is 41 MB, reserved memory is 23 MB, peak memory is 41 MB
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(80)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(80)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  3.838439s wall, 3.734375s user + 0.437500s system = 4.171875s CPU (108.7%)

RUN-1004 : used memory is 193 MB, reserved memory is 176 MB, peak memory is 258 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = N3; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = N4; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = M5; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.990724s wall, 5.359375s user + 0.421875s system = 5.781250s CPU (96.5%)

RUN-1004 : used memory is 337 MB, reserved memory is 324 MB, peak memory is 341 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.607793s wall, 3.000000s user + 0.765625s system = 3.765625s CPU (104.4%)

RUN-1004 : used memory is 406 MB, reserved memory is 398 MB, peak memory is 406 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.38 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.138465s wall, 20.296875s user + 1.156250s system = 21.453125s CPU (106.5%)

RUN-1004 : used memory is 441 MB, reserved memory is 433 MB, peak memory is 460 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.687011s wall, 3.015625s user + 0.671875s system = 3.687500s CPU (100.0%)

RUN-1004 : used memory is 505 MB, reserved memory is 497 MB, peak memory is 514 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.432186s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (110.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 526 MB, peak memory is 533 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.645548s wall, 1.750000s user + 0.109375s system = 1.859375s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36468e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07136e+06, overlap = 27
PHY-3002 : Step(2): len = 895148, overlap = 27
PHY-3002 : Step(3): len = 798154, overlap = 27.75
PHY-3002 : Step(4): len = 731614, overlap = 40
PHY-3002 : Step(5): len = 671267, overlap = 55.75
PHY-3002 : Step(6): len = 618220, overlap = 73
PHY-3002 : Step(7): len = 567248, overlap = 92
PHY-3002 : Step(8): len = 525646, overlap = 110.5
PHY-3002 : Step(9): len = 484129, overlap = 129.5
PHY-3002 : Step(10): len = 446914, overlap = 143.75
PHY-3002 : Step(11): len = 410397, overlap = 160.25
PHY-3002 : Step(12): len = 376905, overlap = 173
PHY-3002 : Step(13): len = 349105, overlap = 185
PHY-3002 : Step(14): len = 313399, overlap = 210.75
PHY-3002 : Step(15): len = 286254, overlap = 227.75
PHY-3002 : Step(16): len = 263537, overlap = 245.5
PHY-3002 : Step(17): len = 238190, overlap = 260.5
PHY-3002 : Step(18): len = 209563, overlap = 285.75
PHY-3002 : Step(19): len = 191869, overlap = 301.25
PHY-3002 : Step(20): len = 171459, overlap = 321
PHY-3002 : Step(21): len = 143103, overlap = 340
PHY-3002 : Step(22): len = 125310, overlap = 356.5
PHY-3002 : Step(23): len = 115078, overlap = 364.75
PHY-3002 : Step(24): len = 94519.5, overlap = 378.25
PHY-3002 : Step(25): len = 77637.5, overlap = 396.75
PHY-3002 : Step(26): len = 74288, overlap = 400
PHY-3002 : Step(27): len = 55745.5, overlap = 427.5
PHY-3002 : Step(28): len = 53420.5, overlap = 430.75
PHY-3002 : Step(29): len = 49024, overlap = 435.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.58253e-06
PHY-3002 : Step(30): len = 47889.9, overlap = 435.5
PHY-3002 : Step(31): len = 48835.1, overlap = 434.25
PHY-3002 : Step(32): len = 51083.7, overlap = 432.25
PHY-3002 : Step(33): len = 65874, overlap = 406.75
PHY-3002 : Step(34): len = 69696.3, overlap = 397.5
PHY-3002 : Step(35): len = 69433.6, overlap = 398
PHY-3002 : Step(36): len = 71060.4, overlap = 395
PHY-3002 : Step(37): len = 72887.8, overlap = 389.25
PHY-3002 : Step(38): len = 75314.7, overlap = 380.75
PHY-3002 : Step(39): len = 77254.3, overlap = 375.5
PHY-3002 : Step(40): len = 80714.2, overlap = 368.5
PHY-3002 : Step(41): len = 83452.5, overlap = 361.75
PHY-3002 : Step(42): len = 85924.2, overlap = 358
PHY-3002 : Step(43): len = 87406.9, overlap = 351
PHY-3002 : Step(44): len = 90462.4, overlap = 338
PHY-3002 : Step(45): len = 91212.1, overlap = 327.75
PHY-3002 : Step(46): len = 91656.4, overlap = 320
PHY-3002 : Step(47): len = 92372.8, overlap = 304.5
PHY-3002 : Step(48): len = 92361.5, overlap = 285.5
PHY-3002 : Step(49): len = 93641.3, overlap = 270.75
PHY-3002 : Step(50): len = 92800.2, overlap = 268.25
PHY-3002 : Step(51): len = 91882.5, overlap = 267.75
PHY-3002 : Step(52): len = 90821.2, overlap = 272.75
PHY-3002 : Step(53): len = 89039.4, overlap = 276.75
PHY-3002 : Step(54): len = 87362.9, overlap = 283.25
PHY-3002 : Step(55): len = 86025.3, overlap = 288.5
PHY-3002 : Step(56): len = 83982.1, overlap = 303.5
PHY-3002 : Step(57): len = 82078.2, overlap = 310.5
PHY-3002 : Step(58): len = 80177, overlap = 314.75
PHY-3002 : Step(59): len = 79224.1, overlap = 317.75
PHY-3002 : Step(60): len = 78226.2, overlap = 320
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.16505e-06
PHY-3002 : Step(61): len = 78248.5, overlap = 319.5
PHY-3002 : Step(62): len = 78442.3, overlap = 319.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.27515e-06
PHY-3002 : Step(63): len = 78786.2, overlap = 318.5
PHY-3002 : Step(64): len = 80705.5, overlap = 309.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.53007e-06
PHY-3002 : Step(65): len = 80646.8, overlap = 308
PHY-3002 : Step(66): len = 84095.9, overlap = 297.5
PHY-3002 : Step(67): len = 95484.2, overlap = 261.75
PHY-3002 : Step(68): len = 94824.8, overlap = 254.5
PHY-3002 : Step(69): len = 95199.4, overlap = 252
PHY-3002 : Step(70): len = 95987, overlap = 247.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.10601e-05
PHY-3002 : Step(71): len = 96698.3, overlap = 243.25
PHY-3002 : Step(72): len = 100820, overlap = 233
PHY-3002 : Step(73): len = 104357, overlap = 221
PHY-3002 : Step(74): len = 106067, overlap = 208.25
PHY-3002 : Step(75): len = 108746, overlap = 196
PHY-3002 : Step(76): len = 112682, overlap = 168.5
PHY-3002 : Step(77): len = 115048, overlap = 151.25
PHY-3002 : Step(78): len = 115906, overlap = 148.75
PHY-3002 : Step(79): len = 116915, overlap = 150.25
PHY-3002 : Step(80): len = 116764, overlap = 151.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.21203e-05
PHY-3002 : Step(81): len = 117898, overlap = 149.5
PHY-3002 : Step(82): len = 119599, overlap = 148.5
PHY-3002 : Step(83): len = 120337, overlap = 150.25
PHY-3002 : Step(84): len = 122796, overlap = 140.25
PHY-3002 : Step(85): len = 125937, overlap = 128
PHY-3002 : Step(86): len = 127234, overlap = 117.75
PHY-3002 : Step(87): len = 127842, overlap = 118.5
PHY-3002 : Step(88): len = 128904, overlap = 105.75
PHY-3002 : Step(89): len = 128493, overlap = 107.25
PHY-3002 : Step(90): len = 128318, overlap = 107.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.42405e-05
PHY-3002 : Step(91): len = 129036, overlap = 109
PHY-3002 : Step(92): len = 130280, overlap = 111.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.73164e-05
PHY-3002 : Step(93): len = 131292, overlap = 106.75
PHY-3002 : Step(94): len = 135306, overlap = 105
PHY-3002 : Step(95): len = 135812, overlap = 106
PHY-3002 : Step(96): len = 136400, overlap = 104.25
PHY-3002 : Step(97): len = 137266, overlap = 101.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27345e-06
PHY-3002 : Step(98): len = 138000, overlap = 148
PHY-3002 : Step(99): len = 133524, overlap = 150.75
PHY-3002 : Step(100): len = 128732, overlap = 154.5
PHY-3002 : Step(101): len = 125862, overlap = 160.5
PHY-3002 : Step(102): len = 121407, overlap = 164.5
PHY-3002 : Step(103): len = 113902, overlap = 193
PHY-3002 : Step(104): len = 110904, overlap = 201.75
PHY-3002 : Step(105): len = 108668, overlap = 206
PHY-3002 : Step(106): len = 106438, overlap = 213
PHY-3002 : Step(107): len = 105114, overlap = 217
PHY-3002 : Step(108): len = 103220, overlap = 223
PHY-3002 : Step(109): len = 101680, overlap = 234.75
PHY-3002 : Step(110): len = 100237, overlap = 246.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54689e-06
PHY-3002 : Step(111): len = 100083, overlap = 246.75
PHY-3002 : Step(112): len = 100708, overlap = 245.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.11054e-06
PHY-3002 : Step(113): len = 101189, overlap = 246.5
PHY-3002 : Step(114): len = 103155, overlap = 244.5
PHY-3002 : Step(115): len = 106590, overlap = 233.5
PHY-3002 : Step(116): len = 108089, overlap = 227.25
PHY-3002 : Step(117): len = 108999, overlap = 223.25
PHY-3002 : Step(118): len = 110725, overlap = 213
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80785e-05
PHY-3002 : Step(119): len = 111832, overlap = 209.5
PHY-3002 : Step(120): len = 114712, overlap = 196
PHY-3002 : Step(121): len = 118789, overlap = 184
PHY-3002 : Step(122): len = 122047, overlap = 177.5
PHY-3002 : Step(123): len = 126363, overlap = 171.25
PHY-3002 : Step(124): len = 129484, overlap = 160.75
PHY-3002 : Step(125): len = 129909, overlap = 160
PHY-3002 : Step(126): len = 130465, overlap = 159
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.6157e-05
PHY-3002 : Step(127): len = 131882, overlap = 157
PHY-3002 : Step(128): len = 134541, overlap = 153
PHY-3002 : Step(129): len = 136315, overlap = 150
PHY-3002 : Step(130): len = 137689, overlap = 145.25
PHY-3002 : Step(131): len = 139872, overlap = 140.25
PHY-3002 : Step(132): len = 141820, overlap = 132.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.2314e-05
PHY-3002 : Step(133): len = 143549, overlap = 131
PHY-3002 : Step(134): len = 149240, overlap = 125
PHY-3002 : Step(135): len = 150722, overlap = 120.75
PHY-3002 : Step(136): len = 151325, overlap = 117.25
PHY-3002 : Step(137): len = 152440, overlap = 111.25
PHY-3002 : Step(138): len = 152839, overlap = 105.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87604e-05
PHY-3002 : Step(139): len = 153054, overlap = 164
PHY-3002 : Step(140): len = 153532, overlap = 146.5
PHY-3002 : Step(141): len = 151349, overlap = 148.75
PHY-3002 : Step(142): len = 149631, overlap = 149.75
PHY-3002 : Step(143): len = 148093, overlap = 152.5
PHY-3002 : Step(144): len = 146713, overlap = 152.25
PHY-3002 : Step(145): len = 145127, overlap = 152
PHY-3002 : Step(146): len = 143996, overlap = 153.5
PHY-3002 : Step(147): len = 142215, overlap = 150
PHY-3002 : Step(148): len = 140759, overlap = 152.5
PHY-3002 : Step(149): len = 138859, overlap = 155.75
PHY-3002 : Step(150): len = 137512, overlap = 159.75
PHY-3002 : Step(151): len = 136632, overlap = 162.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75209e-05
PHY-3002 : Step(152): len = 139298, overlap = 150.75
PHY-3002 : Step(153): len = 142119, overlap = 145
PHY-3002 : Step(154): len = 143359, overlap = 143
PHY-3002 : Step(155): len = 144170, overlap = 138.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115042
PHY-3002 : Step(156): len = 148758, overlap = 131.75
PHY-3002 : Step(157): len = 154240, overlap = 117.75
PHY-3002 : Step(158): len = 156139, overlap = 99.5
PHY-3002 : Step(159): len = 156698, overlap = 95.25
PHY-3002 : Step(160): len = 157727, overlap = 94.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214359
PHY-3002 : Step(161): len = 161050, overlap = 89.25
PHY-3002 : Step(162): len = 164098, overlap = 80.5
PHY-3002 : Step(163): len = 166782, overlap = 74.5
PHY-3002 : Step(164): len = 166901, overlap = 74.75
PHY-3002 : Step(165): len = 166587, overlap = 75.5
PHY-3002 : Step(166): len = 166436, overlap = 75.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000403715
PHY-3002 : Step(167): len = 168959, overlap = 68.25
PHY-3002 : Step(168): len = 170852, overlap = 67
PHY-3002 : Step(169): len = 172382, overlap = 66.75
PHY-3002 : Step(170): len = 172572, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.629369s wall, 0.687500s user + 0.671875s system = 1.359375s CPU (216.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020715
PHY-3002 : Step(171): len = 181564, overlap = 14
PHY-3002 : Step(172): len = 177242, overlap = 24.25
PHY-3002 : Step(173): len = 174137, overlap = 37.75
PHY-3002 : Step(174): len = 171322, overlap = 49
PHY-3002 : Step(175): len = 169924, overlap = 54.5
PHY-3002 : Step(176): len = 169197, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414301
PHY-3002 : Step(177): len = 170985, overlap = 51
PHY-3002 : Step(178): len = 172469, overlap = 50.25
PHY-3002 : Step(179): len = 173130, overlap = 47.75
PHY-3002 : Step(180): len = 173395, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000813731
PHY-3002 : Step(181): len = 174533, overlap = 45
PHY-3002 : Step(182): len = 175752, overlap = 43.25
PHY-3002 : Step(183): len = 177713, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033466s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (186.8%)

PHY-3001 : Legalized: Len = 184465, Over = 0
PHY-3001 : Final: Len = 184465, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482584, over cnt = 86(0%), over = 99, worst = 2
PHY-1002 : len = 483016, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 483384, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 482960, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 482736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171877s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (145.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31094.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.943072s wall, 2.015625s user + 0.171875s system = 2.187500s CPU (112.6%)

RUN-1004 : used memory is 566 MB, reserved memory is 561 MB, peak memory is 586 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.193251s wall, 2.296875s user + 0.218750s system = 2.515625s CPU (114.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193240
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(184): len = 192710, overlap = 0
PHY-3002 : Step(185): len = 192775, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006523s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (479.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29089e-05
PHY-3002 : Step(186): len = 192581, overlap = 4
PHY-3002 : Step(187): len = 192581, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58178e-05
PHY-3002 : Step(188): len = 192456, overlap = 4.25
PHY-3002 : Step(189): len = 192456, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.16355e-05
PHY-3002 : Step(190): len = 192424, overlap = 3.5
PHY-3002 : Step(191): len = 192424, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25124e-05
PHY-3002 : Step(192): len = 192336, overlap = 7.75
PHY-3002 : Step(193): len = 192336, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125025
PHY-3002 : Step(194): len = 192307, overlap = 7
PHY-3002 : Step(195): len = 192307, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054391s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (172.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000278791
PHY-3002 : Step(196): len = 192434, overlap = 2.25
PHY-3002 : Step(197): len = 192438, overlap = 3.75
PHY-3002 : Step(198): len = 192456, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012541s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.6%)

PHY-3001 : Legalized: Len = 192924, Over = 0
PHY-3001 : Final: Len = 192924, Over = 0
RUN-1003 : finish command "place -eco" in  3.093098s wall, 3.671875s user + 0.625000s system = 4.296875s CPU (138.9%)

RUN-1004 : used memory is 588 MB, reserved memory is 583 MB, peak memory is 588 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.252613s wall, 33.359375s user + 5.921875s system = 39.281250s CPU (227.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 554 MB, peak memory is 589 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2867 to 2042
PHY-1001 : Pin misalignment score is improved from 2042 to 2012
PHY-1001 : Pin misalignment score is improved from 2012 to 2001
PHY-1001 : Pin misalignment score is improved from 2001 to 2002
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472504, over cnt = 110(0%), over = 124, worst = 2
PHY-1002 : len = 473032, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 472480, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 472128, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 471976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.172241s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (117.9%)

PHY-1001 : End global routing;  0.522811s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (110.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134199s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 726024, over cnt = 106(0%), over = 106, worst = 1
PHY-1001 : End Routed; 9.807374s wall, 17.515625s user + 0.656250s system = 18.171875s CPU (185.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 722968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.122277s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (140.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 723024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.045122s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 722944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 722944
PHY-1001 : End DR Iter 3; 0.042736s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.872761s wall, 28.359375s user + 1.531250s system = 29.890625s CPU (150.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.634460s wall, 30.328125s user + 1.781250s system = 32.109375s CPU (148.4%)

RUN-1004 : used memory is 673 MB, reserved memory is 675 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  3.627423s wall, 2.843750s user + 0.875000s system = 3.718750s CPU (102.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 643 MB, peak memory is 941 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47899
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1521 valid insts, and 138662 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  9.991757s wall, 30.578125s user + 0.859375s system = 31.437500s CPU (314.6%)

RUN-1004 : used memory is 675 MB, reserved memory is 674 MB, peak memory is 941 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.696233s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (105.9%)

RUN-1004 : used memory is 796 MB, reserved memory is 796 MB, peak memory is 941 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.687057s wall, 0.312500s user + 0.437500s system = 0.750000s CPU (11.2%)

RUN-1004 : used memory is 825 MB, reserved memory is 826 MB, peak memory is 941 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.949440s wall, 2.140625s user + 0.609375s system = 2.750000s CPU (30.7%)

RUN-1004 : used memory is 696 MB, reserved memory is 689 MB, peak memory is 941 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(80)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(80)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.358390s wall, 1.343750s user + 0.156250s system = 1.500000s CPU (110.4%)

RUN-1004 : used memory is 432 MB, reserved memory is 438 MB, peak memory is 941 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = N3; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = N4; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.940291s wall, 3.468750s user + 0.375000s system = 3.843750s CPU (97.5%)

RUN-1004 : used memory is 526 MB, reserved memory is 542 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.140106s wall, 2.250000s user + 0.703125s system = 2.953125s CPU (94.0%)

RUN-1004 : used memory is 551 MB, reserved memory is 568 MB, peak memory is 941 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.42 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  23.112713s wall, 22.156250s user + 1.531250s system = 23.687500s CPU (102.5%)

RUN-1004 : used memory is 591 MB, reserved memory is 604 MB, peak memory is 941 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  5.633419s wall, 4.406250s user + 1.187500s system = 5.593750s CPU (99.3%)

RUN-1004 : used memory is 634 MB, reserved memory is 650 MB, peak memory is 941 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.619323s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (107.1%)

RUN-1004 : used memory is 651 MB, reserved memory is 668 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.836709s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36491e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(199): len = 1.07155e+06, overlap = 27
PHY-3002 : Step(200): len = 895306, overlap = 27
PHY-3002 : Step(201): len = 798293, overlap = 27.75
PHY-3002 : Step(202): len = 731749, overlap = 40
PHY-3002 : Step(203): len = 671399, overlap = 55.75
PHY-3002 : Step(204): len = 618350, overlap = 73
PHY-3002 : Step(205): len = 567381, overlap = 92
PHY-3002 : Step(206): len = 525783, overlap = 110.5
PHY-3002 : Step(207): len = 484263, overlap = 129.5
PHY-3002 : Step(208): len = 447048, overlap = 143.75
PHY-3002 : Step(209): len = 410536, overlap = 160.25
PHY-3002 : Step(210): len = 377041, overlap = 173
PHY-3002 : Step(211): len = 349233, overlap = 185
PHY-3002 : Step(212): len = 313518, overlap = 210.5
PHY-3002 : Step(213): len = 286353, overlap = 227.75
PHY-3002 : Step(214): len = 263614, overlap = 245.5
PHY-3002 : Step(215): len = 238232, overlap = 260.5
PHY-3002 : Step(216): len = 209562, overlap = 286.25
PHY-3002 : Step(217): len = 191863, overlap = 302
PHY-3002 : Step(218): len = 171380, overlap = 321.25
PHY-3002 : Step(219): len = 145570, overlap = 337.75
PHY-3002 : Step(220): len = 129916, overlap = 350.75
PHY-3002 : Step(221): len = 118078, overlap = 362.75
PHY-3002 : Step(222): len = 92703.6, overlap = 380.25
PHY-3002 : Step(223): len = 81224.6, overlap = 392.25
PHY-3002 : Step(224): len = 76749, overlap = 397.75
PHY-3002 : Step(225): len = 58137.9, overlap = 422
PHY-3002 : Step(226): len = 55198.6, overlap = 429.75
PHY-3002 : Step(227): len = 49682.6, overlap = 434
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32927e-06
PHY-3002 : Step(228): len = 48863.7, overlap = 434
PHY-3002 : Step(229): len = 49068.2, overlap = 433.75
PHY-3002 : Step(230): len = 49933.6, overlap = 433.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62453e-06
PHY-3002 : Step(231): len = 50170, overlap = 432.5
PHY-3002 : Step(232): len = 63286.5, overlap = 421.25
PHY-3002 : Step(233): len = 90772.5, overlap = 386.75
PHY-3002 : Step(234): len = 88645.1, overlap = 380.75
PHY-3002 : Step(235): len = 88043.8, overlap = 377.25
PHY-3002 : Step(236): len = 93486.1, overlap = 364
PHY-3002 : Step(237): len = 105975, overlap = 334.75
PHY-3002 : Step(238): len = 103770, overlap = 330
PHY-3002 : Step(239): len = 103327, overlap = 328
PHY-3002 : Step(240): len = 104510, overlap = 318
PHY-3002 : Step(241): len = 106398, overlap = 309
PHY-3002 : Step(242): len = 104664, overlap = 304.75
PHY-3002 : Step(243): len = 103752, overlap = 301
PHY-3002 : Step(244): len = 103663, overlap = 295
PHY-3002 : Step(245): len = 103122, overlap = 286.5
PHY-3002 : Step(246): len = 103476, overlap = 268.75
PHY-3002 : Step(247): len = 102250, overlap = 270.75
PHY-3002 : Step(248): len = 101597, overlap = 272.25
PHY-3002 : Step(249): len = 101252, overlap = 270.25
PHY-3002 : Step(250): len = 100492, overlap = 269.75
PHY-3002 : Step(251): len = 99586.2, overlap = 267.5
PHY-3002 : Step(252): len = 99291.5, overlap = 267.25
PHY-3002 : Step(253): len = 99036, overlap = 276.75
PHY-3002 : Step(254): len = 97215.1, overlap = 277.5
PHY-3002 : Step(255): len = 96519.5, overlap = 278.5
PHY-3002 : Step(256): len = 95811.8, overlap = 278.5
PHY-3002 : Step(257): len = 94677.3, overlap = 281
PHY-3002 : Step(258): len = 93351.5, overlap = 283.75
PHY-3002 : Step(259): len = 91923.7, overlap = 287.75
PHY-3002 : Step(260): len = 90544.9, overlap = 290.75
PHY-3002 : Step(261): len = 89576.2, overlap = 284.75
PHY-3002 : Step(262): len = 88278.8, overlap = 288.25
PHY-3002 : Step(263): len = 87644.8, overlap = 286.25
PHY-3002 : Step(264): len = 86763.3, overlap = 285
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.24905e-06
PHY-3002 : Step(265): len = 87095.7, overlap = 282.25
PHY-3002 : Step(266): len = 87935.9, overlap = 280.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.38788e-06
PHY-3002 : Step(267): len = 88192.2, overlap = 277.5
PHY-3002 : Step(268): len = 93920.8, overlap = 251.5
PHY-3002 : Step(269): len = 101757, overlap = 222.5
PHY-3002 : Step(270): len = 101582, overlap = 219.5
PHY-3002 : Step(271): len = 102643, overlap = 216.75
PHY-3002 : Step(272): len = 104321, overlap = 213.5
PHY-3002 : Step(273): len = 104298, overlap = 213.75
PHY-3002 : Step(274): len = 104843, overlap = 209.75
PHY-3002 : Step(275): len = 105496, overlap = 208.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.47758e-05
PHY-3002 : Step(276): len = 106439, overlap = 204.5
PHY-3002 : Step(277): len = 109940, overlap = 202
PHY-3002 : Step(278): len = 111753, overlap = 205
PHY-3002 : Step(279): len = 113510, overlap = 201
PHY-3002 : Step(280): len = 117409, overlap = 183.75
PHY-3002 : Step(281): len = 119285, overlap = 164.5
PHY-3002 : Step(282): len = 120030, overlap = 152.25
PHY-3002 : Step(283): len = 120429, overlap = 145.25
PHY-3002 : Step(284): len = 121036, overlap = 140
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.95515e-05
PHY-3002 : Step(285): len = 121273, overlap = 139
PHY-3002 : Step(286): len = 123793, overlap = 122.75
PHY-3002 : Step(287): len = 126943, overlap = 118
PHY-3002 : Step(288): len = 128190, overlap = 117.75
PHY-3002 : Step(289): len = 128949, overlap = 114
PHY-3002 : Step(290): len = 130298, overlap = 108.25
PHY-3002 : Step(291): len = 130045, overlap = 112.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.91031e-05
PHY-3002 : Step(292): len = 131144, overlap = 113
PHY-3002 : Step(293): len = 134115, overlap = 104.5
PHY-3002 : Step(294): len = 134616, overlap = 104.25
PHY-3002 : Step(295): len = 134813, overlap = 110.25
PHY-3002 : Step(296): len = 135240, overlap = 111.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000118206
PHY-3002 : Step(297): len = 136697, overlap = 104.25
PHY-3002 : Step(298): len = 140219, overlap = 103.25
PHY-3002 : Step(299): len = 140473, overlap = 96.5
PHY-3002 : Step(300): len = 140847, overlap = 94.75
PHY-3002 : Step(301): len = 141095, overlap = 102
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016781s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (93.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.79689e-06
PHY-3002 : Step(302): len = 139861, overlap = 146.25
PHY-3002 : Step(303): len = 129904, overlap = 167.25
PHY-3002 : Step(304): len = 126134, overlap = 169
PHY-3002 : Step(305): len = 124304, overlap = 167.75
PHY-3002 : Step(306): len = 121953, overlap = 171
PHY-3002 : Step(307): len = 119855, overlap = 173.75
PHY-3002 : Step(308): len = 116740, overlap = 186.25
PHY-3002 : Step(309): len = 114121, overlap = 195.5
PHY-3002 : Step(310): len = 110654, overlap = 212.75
PHY-3002 : Step(311): len = 107129, overlap = 226.75
PHY-3002 : Step(312): len = 104578, overlap = 233.5
PHY-3002 : Step(313): len = 102198, overlap = 241.5
PHY-3002 : Step(314): len = 100988, overlap = 243.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.59377e-06
PHY-3002 : Step(315): len = 101275, overlap = 243.25
PHY-3002 : Step(316): len = 102180, overlap = 243.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.117e-05
PHY-3002 : Step(317): len = 102436, overlap = 242.5
PHY-3002 : Step(318): len = 106027, overlap = 242.25
PHY-3002 : Step(319): len = 112522, overlap = 216.75
PHY-3002 : Step(320): len = 113404, overlap = 212
PHY-3002 : Step(321): len = 114657, overlap = 208.75
PHY-3002 : Step(322): len = 115477, overlap = 207.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.234e-05
PHY-3002 : Step(323): len = 117776, overlap = 203.75
PHY-3002 : Step(324): len = 124161, overlap = 190.25
PHY-3002 : Step(325): len = 125316, overlap = 184.25
PHY-3002 : Step(326): len = 126391, overlap = 183.25
PHY-3002 : Step(327): len = 128190, overlap = 172.5
PHY-3002 : Step(328): len = 128663, overlap = 168.25
PHY-3002 : Step(329): len = 129624, overlap = 160
PHY-3002 : Step(330): len = 130400, overlap = 155.5
PHY-3002 : Step(331): len = 130983, overlap = 152.5
PHY-3002 : Step(332): len = 131357, overlap = 150.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.41439e-05
PHY-3002 : Step(333): len = 134209, overlap = 144
PHY-3002 : Step(334): len = 139500, overlap = 131
PHY-3002 : Step(335): len = 139940, overlap = 126.5
PHY-3002 : Step(336): len = 140785, overlap = 123.5
PHY-3002 : Step(337): len = 141799, overlap = 122.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.1188e-05
PHY-3002 : Step(338): len = 144464, overlap = 115
PHY-3002 : Step(339): len = 153139, overlap = 96.5
PHY-3002 : Step(340): len = 154018, overlap = 93.5
PHY-3002 : Step(341): len = 154126, overlap = 93
PHY-3002 : Step(342): len = 154421, overlap = 91.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161076
PHY-3002 : Step(343): len = 156861, overlap = 87.75
PHY-3002 : Step(344): len = 162524, overlap = 72.5
PHY-3002 : Step(345): len = 162663, overlap = 69.75
PHY-3002 : Step(346): len = 162578, overlap = 66.25
PHY-3002 : Step(347): len = 162708, overlap = 64.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000305037
PHY-3002 : Step(348): len = 164937, overlap = 64
PHY-3002 : Step(349): len = 166650, overlap = 64
PHY-3002 : Step(350): len = 167886, overlap = 64.75
PHY-3002 : Step(351): len = 167340, overlap = 64.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000610075
PHY-3002 : Step(352): len = 168353, overlap = 63.5
PHY-3002 : Step(353): len = 169809, overlap = 63.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.66601e-05
PHY-3002 : Step(354): len = 168974, overlap = 115.75
PHY-3002 : Step(355): len = 167651, overlap = 104.25
PHY-3002 : Step(356): len = 165399, overlap = 104.5
PHY-3002 : Step(357): len = 162572, overlap = 101.75
PHY-3002 : Step(358): len = 160031, overlap = 98
PHY-3002 : Step(359): len = 157352, overlap = 103.25
PHY-3002 : Step(360): len = 154959, overlap = 106.75
PHY-3002 : Step(361): len = 153087, overlap = 110.5
PHY-3002 : Step(362): len = 151433, overlap = 116.25
PHY-3002 : Step(363): len = 150078, overlap = 119
PHY-3002 : Step(364): len = 148948, overlap = 119.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013332
PHY-3002 : Step(365): len = 153237, overlap = 112.5
PHY-3002 : Step(366): len = 156513, overlap = 106.5
PHY-3002 : Step(367): len = 159008, overlap = 102.25
PHY-3002 : Step(368): len = 158670, overlap = 100.75
PHY-3002 : Step(369): len = 158423, overlap = 100.5
PHY-3002 : Step(370): len = 158617, overlap = 99
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252879
PHY-3002 : Step(371): len = 162064, overlap = 89
PHY-3002 : Step(372): len = 164642, overlap = 80
PHY-3002 : Step(373): len = 166701, overlap = 73.75
PHY-3002 : Step(374): len = 167221, overlap = 68.25
PHY-3002 : Step(375): len = 167314, overlap = 67
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.503551s wall, 0.468750s user + 0.421875s system = 0.890625s CPU (176.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164848
PHY-3002 : Step(376): len = 177124, overlap = 17.5
PHY-3002 : Step(377): len = 172861, overlap = 29.75
PHY-3002 : Step(378): len = 169792, overlap = 44.5
PHY-3002 : Step(379): len = 167424, overlap = 56.5
PHY-3002 : Step(380): len = 165967, overlap = 62.25
PHY-3002 : Step(381): len = 164931, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329696
PHY-3002 : Step(382): len = 167223, overlap = 63.25
PHY-3002 : Step(383): len = 168584, overlap = 59.75
PHY-3002 : Step(384): len = 168777, overlap = 57.75
PHY-3002 : Step(385): len = 169235, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606156
PHY-3002 : Step(386): len = 170723, overlap = 56.75
PHY-3002 : Step(387): len = 172101, overlap = 54
PHY-3002 : Step(388): len = 174137, overlap = 50.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019092s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.7%)

PHY-3001 : Legalized: Len = 181538, Over = 0
PHY-3001 : Final: Len = 181538, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 481208, over cnt = 80(0%), over = 90, worst = 2
PHY-1002 : len = 481592, over cnt = 48(0%), over = 52, worst = 2
PHY-1002 : len = 481456, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 481432, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 481144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113697s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (137.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31094.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.541906s wall, 1.562500s user + 0.125000s system = 1.687500s CPU (109.4%)

RUN-1004 : used memory is 695 MB, reserved memory is 714 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.747870s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 190714
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(389): len = 190130, overlap = 1.25
PHY-3002 : Step(390): len = 190130, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000876972
PHY-3002 : Step(391): len = 189845, overlap = 0.5
PHY-3002 : Step(392): len = 189840, overlap = 0.75
PHY-3002 : Step(393): len = 189840, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00405e-05
PHY-3002 : Step(394): len = 189700, overlap = 6.75
PHY-3002 : Step(395): len = 189700, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00811e-05
PHY-3002 : Step(396): len = 189616, overlap = 6.75
PHY-3002 : Step(397): len = 189616, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01621e-05
PHY-3002 : Step(398): len = 189553, overlap = 5.25
PHY-3002 : Step(399): len = 189553, overlap = 5.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.47094e-05
PHY-3002 : Step(400): len = 189509, overlap = 9.25
PHY-3002 : Step(401): len = 189509, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112056
PHY-3002 : Step(402): len = 189544, overlap = 8
PHY-3002 : Step(403): len = 189544, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000224111
PHY-3002 : Step(404): len = 189605, overlap = 7
PHY-3002 : Step(405): len = 189605, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040999s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (152.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000262887
PHY-3002 : Step(406): len = 189924, overlap = 3.25
PHY-3002 : Step(407): len = 189924, overlap = 3.25
PHY-3002 : Step(408): len = 189907, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.3%)

PHY-3001 : Legalized: Len = 190327, Over = 0
PHY-3001 : Final: Len = 190327, Over = 0
RUN-1003 : finish command "place -eco" in  2.637647s wall, 2.953125s user + 0.687500s system = 3.640625s CPU (138.0%)

RUN-1004 : used memory is 697 MB, reserved memory is 716 MB, peak memory is 941 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.661956s wall, 34.687500s user + 5.937500s system = 40.625000s CPU (230.0%)

RUN-1004 : used memory is 697 MB, reserved memory is 716 MB, peak memory is 941 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2836 to 2020
PHY-1001 : Pin misalignment score is improved from 2020 to 1989
PHY-1001 : Pin misalignment score is improved from 1989 to 1984
PHY-1001 : Pin misalignment score is improved from 1984 to 1985
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 520 nets have [6 - 10] pins
RUN-1001 : 187 nets have [11 - 20] pins
RUN-1001 : 128 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 471336, over cnt = 111(0%), over = 122, worst = 3
PHY-1002 : len = 471680, over cnt = 66(0%), over = 74, worst = 3
PHY-1002 : len = 471368, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 471056, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 470968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157923s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (158.3%)

PHY-1001 : End global routing;  0.391568s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (123.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.183707s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (119.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000117s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 715192, over cnt = 153(0%), over = 153, worst = 1
PHY-1001 : End Routed; 12.728571s wall, 21.531250s user + 1.937500s system = 23.468750s CPU (184.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 710320, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.310310s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (115.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 710016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.079853s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (117.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 710016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 710016
PHY-1001 : End DR Iter 3; 0.045065s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.216162s wall, 25.796875s user + 2.812500s system = 28.609375s CPU (166.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.460025s wall, 27.109375s user + 2.906250s system = 30.015625s CPU (162.6%)

RUN-1004 : used memory is 249 MB, reserved memory is 731 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.167146s wall, 3.968750s user + 1.593750s system = 5.562500s CPU (107.7%)

RUN-1004 : used memory is 553 MB, reserved memory is 732 MB, peak memory is 941 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47545
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1552 valid insts, and 137969 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  11.302828s wall, 32.687500s user + 1.671875s system = 34.359375s CPU (304.0%)

RUN-1004 : used memory is 573 MB, reserved memory is 737 MB, peak memory is 941 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.772477s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (109.3%)

RUN-1004 : used memory is 714 MB, reserved memory is 842 MB, peak memory is 941 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.685973s wall, 0.312500s user + 0.703125s system = 1.015625s CPU (15.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 872 MB, peak memory is 941 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.021278s wall, 2.234375s user + 0.906250s system = 3.140625s CPU (34.8%)

RUN-1004 : used memory is 644 MB, reserved memory is 769 MB, peak memory is 941 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.762600s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (108.1%)

RUN-1004 : used memory is 714 MB, reserved memory is 841 MB, peak memory is 941 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.630311s wall, 0.421875s user + 0.546875s system = 0.968750s CPU (14.6%)

RUN-1004 : used memory is 743 MB, reserved memory is 871 MB, peak memory is 941 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.972003s wall, 2.281250s user + 0.828125s system = 3.109375s CPU (34.7%)

RUN-1004 : used memory is 645 MB, reserved memory is 768 MB, peak memory is 941 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(80)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(80)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.083762s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (116.8%)

RUN-1004 : used memory is 446 MB, reserved memory is 566 MB, peak memory is 941 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.532120s wall, 4.859375s user + 0.687500s system = 5.546875s CPU (100.3%)

RUN-1004 : used memory is 496 MB, reserved memory is 621 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.326344s wall, 2.656250s user + 0.953125s system = 3.609375s CPU (108.5%)

RUN-1004 : used memory is 521 MB, reserved memory is 644 MB, peak memory is 941 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   6.18 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  23.334089s wall, 23.156250s user + 2.781250s system = 25.937500s CPU (111.2%)

RUN-1004 : used memory is 579 MB, reserved memory is 686 MB, peak memory is 941 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.927283s wall, 3.031250s user + 1.187500s system = 4.218750s CPU (107.4%)

RUN-1004 : used memory is 615 MB, reserved memory is 717 MB, peak memory is 941 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.808077s wall, 1.828125s user + 0.218750s system = 2.046875s CPU (113.2%)

RUN-1004 : used memory is 630 MB, reserved memory is 727 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.036415s wall, 2.062500s user + 0.250000s system = 2.312500s CPU (113.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(409): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(410): len = 895529, overlap = 27
PHY-3002 : Step(411): len = 798483, overlap = 27.5
PHY-3002 : Step(412): len = 731913, overlap = 40
PHY-3002 : Step(413): len = 671537, overlap = 55.75
PHY-3002 : Step(414): len = 618478, overlap = 73
PHY-3002 : Step(415): len = 567496, overlap = 92
PHY-3002 : Step(416): len = 525911, overlap = 110.5
PHY-3002 : Step(417): len = 484397, overlap = 129.5
PHY-3002 : Step(418): len = 447171, overlap = 143.75
PHY-3002 : Step(419): len = 410631, overlap = 160
PHY-3002 : Step(420): len = 377142, overlap = 173.25
PHY-3002 : Step(421): len = 349313, overlap = 185.5
PHY-3002 : Step(422): len = 313584, overlap = 210.75
PHY-3002 : Step(423): len = 286370, overlap = 228.25
PHY-3002 : Step(424): len = 263675, overlap = 246
PHY-3002 : Step(425): len = 238120, overlap = 262.25
PHY-3002 : Step(426): len = 209838, overlap = 288.25
PHY-3002 : Step(427): len = 188632, overlap = 306.5
PHY-3002 : Step(428): len = 172993, overlap = 320.5
PHY-3002 : Step(429): len = 146972, overlap = 337.75
PHY-3002 : Step(430): len = 123197, overlap = 360
PHY-3002 : Step(431): len = 112025, overlap = 366.75
PHY-3002 : Step(432): len = 96385.9, overlap = 379.25
PHY-3002 : Step(433): len = 82754.6, overlap = 389.5
PHY-3002 : Step(434): len = 73100.8, overlap = 401.5
PHY-3002 : Step(435): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(436): len = 64912.8, overlap = 413.75
PHY-3002 : Step(437): len = 64912.2, overlap = 413.75
PHY-3002 : Step(438): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(439): len = 64840.7, overlap = 412.25
PHY-3002 : Step(440): len = 78730, overlap = 387.25
PHY-3002 : Step(441): len = 119174, overlap = 339
PHY-3002 : Step(442): len = 116319, overlap = 341
PHY-3002 : Step(443): len = 114172, overlap = 343.25
PHY-3002 : Step(444): len = 112756, overlap = 347
PHY-3002 : Step(445): len = 111046, overlap = 345
PHY-3002 : Step(446): len = 110023, overlap = 343.75
PHY-3002 : Step(447): len = 111001, overlap = 331.5
PHY-3002 : Step(448): len = 114383, overlap = 315.5
PHY-3002 : Step(449): len = 111262, overlap = 310.25
PHY-3002 : Step(450): len = 110592, overlap = 307.5
PHY-3002 : Step(451): len = 110501, overlap = 300
PHY-3002 : Step(452): len = 111982, overlap = 282.25
PHY-3002 : Step(453): len = 111556, overlap = 275.75
PHY-3002 : Step(454): len = 110742, overlap = 276
PHY-3002 : Step(455): len = 110293, overlap = 269
PHY-3002 : Step(456): len = 110110, overlap = 268.5
PHY-3002 : Step(457): len = 109090, overlap = 265.5
PHY-3002 : Step(458): len = 108788, overlap = 266.75
PHY-3002 : Step(459): len = 107501, overlap = 268.25
PHY-3002 : Step(460): len = 106964, overlap = 268.75
PHY-3002 : Step(461): len = 105870, overlap = 271.25
PHY-3002 : Step(462): len = 105004, overlap = 274
PHY-3002 : Step(463): len = 103939, overlap = 271.75
PHY-3002 : Step(464): len = 102252, overlap = 266.5
PHY-3002 : Step(465): len = 101164, overlap = 261.75
PHY-3002 : Step(466): len = 100514, overlap = 258.75
PHY-3002 : Step(467): len = 98673, overlap = 259.75
PHY-3002 : Step(468): len = 97446.5, overlap = 259.75
PHY-3002 : Step(469): len = 96554.7, overlap = 263.75
PHY-3002 : Step(470): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(471): len = 96173.4, overlap = 266
PHY-3002 : Step(472): len = 98567.9, overlap = 261.75
PHY-3002 : Step(473): len = 100037, overlap = 258.5
PHY-3002 : Step(474): len = 102494, overlap = 244.75
PHY-3002 : Step(475): len = 106269, overlap = 229.25
PHY-3002 : Step(476): len = 105729, overlap = 228.75
PHY-3002 : Step(477): len = 105668, overlap = 228
PHY-3002 : Step(478): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(479): len = 108763, overlap = 224.25
PHY-3002 : Step(480): len = 115569, overlap = 209.75
PHY-3002 : Step(481): len = 115768, overlap = 202
PHY-3002 : Step(482): len = 116759, overlap = 196
PHY-3002 : Step(483): len = 119356, overlap = 190.25
PHY-3002 : Step(484): len = 123464, overlap = 176.25
PHY-3002 : Step(485): len = 126281, overlap = 165.25
PHY-3002 : Step(486): len = 126054, overlap = 163.25
PHY-3002 : Step(487): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(488): len = 130735, overlap = 150.75
PHY-3002 : Step(489): len = 137890, overlap = 135
PHY-3002 : Step(490): len = 137649, overlap = 131.75
PHY-3002 : Step(491): len = 137640, overlap = 135.75
PHY-3002 : Step(492): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(493): len = 141124, overlap = 125.75
PHY-3002 : Step(494): len = 147442, overlap = 115
PHY-3002 : Step(495): len = 150256, overlap = 114
PHY-3002 : Step(496): len = 151290, overlap = 119.75
PHY-3002 : Step(497): len = 151727, overlap = 112.25
PHY-3002 : Step(498): len = 151363, overlap = 115.5
PHY-3002 : Step(499): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(500): len = 152299, overlap = 114.5
PHY-3002 : Step(501): len = 155707, overlap = 106.5
PHY-3002 : Step(502): len = 157046, overlap = 103.75
PHY-3002 : Step(503): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(504): len = 159336, overlap = 98
PHY-3002 : Step(505): len = 160609, overlap = 95
PHY-3002 : Step(506): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(507): len = 161395, overlap = 143.5
PHY-3002 : Step(508): len = 149924, overlap = 162
PHY-3002 : Step(509): len = 144395, overlap = 168.5
PHY-3002 : Step(510): len = 141222, overlap = 174.5
PHY-3002 : Step(511): len = 137269, overlap = 180.75
PHY-3002 : Step(512): len = 133470, overlap = 184
PHY-3002 : Step(513): len = 129679, overlap = 190.25
PHY-3002 : Step(514): len = 125974, overlap = 199.25
PHY-3002 : Step(515): len = 121476, overlap = 202.75
PHY-3002 : Step(516): len = 118603, overlap = 204.25
PHY-3002 : Step(517): len = 115636, overlap = 205.25
PHY-3002 : Step(518): len = 112873, overlap = 211
PHY-3002 : Step(519): len = 111113, overlap = 215.5
PHY-3002 : Step(520): len = 109224, overlap = 221.5
PHY-3002 : Step(521): len = 107962, overlap = 223.25
PHY-3002 : Step(522): len = 106707, overlap = 231
PHY-3002 : Step(523): len = 106311, overlap = 246.75
PHY-3002 : Step(524): len = 105553, overlap = 251.5
PHY-3002 : Step(525): len = 105125, overlap = 254.75
PHY-3002 : Step(526): len = 104791, overlap = 257.5
PHY-3002 : Step(527): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(528): len = 105801, overlap = 259
PHY-3002 : Step(529): len = 110708, overlap = 250.5
PHY-3002 : Step(530): len = 112464, overlap = 242.25
PHY-3002 : Step(531): len = 113166, overlap = 231.5
PHY-3002 : Step(532): len = 114928, overlap = 218.5
PHY-3002 : Step(533): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(534): len = 117536, overlap = 197.75
PHY-3002 : Step(535): len = 123450, overlap = 177.5
PHY-3002 : Step(536): len = 124071, overlap = 171.5
PHY-3002 : Step(537): len = 125792, overlap = 166.25
PHY-3002 : Step(538): len = 129263, overlap = 157.75
PHY-3002 : Step(539): len = 132811, overlap = 150
PHY-3002 : Step(540): len = 135293, overlap = 144.75
PHY-3002 : Step(541): len = 135832, overlap = 139.75
PHY-3002 : Step(542): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(543): len = 138364, overlap = 132.75
PHY-3002 : Step(544): len = 142605, overlap = 126.75
PHY-3002 : Step(545): len = 143440, overlap = 121.75
PHY-3002 : Step(546): len = 144021, overlap = 120.25
PHY-3002 : Step(547): len = 145088, overlap = 114.75
PHY-3002 : Step(548): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(549): len = 148847, overlap = 103.5
PHY-3002 : Step(550): len = 156208, overlap = 95.75
PHY-3002 : Step(551): len = 158511, overlap = 87.75
PHY-3002 : Step(552): len = 158946, overlap = 82.5
PHY-3002 : Step(553): len = 159529, overlap = 79
PHY-3002 : Step(554): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(555): len = 163615, overlap = 69.25
PHY-3002 : Step(556): len = 165593, overlap = 65
PHY-3002 : Step(557): len = 166491, overlap = 55.5
PHY-3002 : Step(558): len = 167328, overlap = 51
PHY-3002 : Step(559): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(560): len = 169822, overlap = 52
PHY-3002 : Step(561): len = 171572, overlap = 48.75
PHY-3002 : Step(562): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(563): len = 171483, overlap = 108
PHY-3002 : Step(564): len = 169450, overlap = 99.25
PHY-3002 : Step(565): len = 166826, overlap = 101.25
PHY-3002 : Step(566): len = 164037, overlap = 100.5
PHY-3002 : Step(567): len = 161999, overlap = 97
PHY-3002 : Step(568): len = 159668, overlap = 95.75
PHY-3002 : Step(569): len = 157935, overlap = 101.5
PHY-3002 : Step(570): len = 156150, overlap = 108.25
PHY-3002 : Step(571): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(572): len = 157839, overlap = 107.5
PHY-3002 : Step(573): len = 160150, overlap = 103.25
PHY-3002 : Step(574): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(575): len = 165174, overlap = 87
PHY-3002 : Step(576): len = 170251, overlap = 77.25
PHY-3002 : Step(577): len = 170596, overlap = 73.5
PHY-3002 : Step(578): len = 171138, overlap = 70.25
PHY-3002 : Step(579): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.386441s wall, 0.437500s user + 0.187500s system = 0.625000s CPU (161.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(580): len = 181260, overlap = 14.5
PHY-3002 : Step(581): len = 176823, overlap = 29.25
PHY-3002 : Step(582): len = 172853, overlap = 45.25
PHY-3002 : Step(583): len = 170681, overlap = 57.5
PHY-3002 : Step(584): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(585): len = 171601, overlap = 61.5
PHY-3002 : Step(586): len = 173563, overlap = 58.25
PHY-3002 : Step(587): len = 173986, overlap = 55.5
PHY-3002 : Step(588): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(589): len = 175670, overlap = 57
PHY-3002 : Step(590): len = 177323, overlap = 57.75
PHY-3002 : Step(591): len = 179006, overlap = 55.75
PHY-3002 : Step(592): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027957s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166753s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19589, tnet num: 4570, tinst num: 2263, tnode num: 20607, tedge num: 31002.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.737311s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (98.9%)

RUN-1004 : used memory is 667 MB, reserved memory is 752 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.936483s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(593): len = 192345, overlap = 0
PHY-3002 : Step(594): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(595): len = 192283, overlap = 3.75
PHY-3002 : Step(596): len = 192283, overlap = 3.75
PHY-3002 : Step(597): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(598): len = 192193, overlap = 4.5
PHY-3002 : Step(599): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(600): len = 192102, overlap = 3.75
PHY-3002 : Step(601): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(602): len = 192127, overlap = 7.5
PHY-3002 : Step(603): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(604): len = 192070, overlap = 6
PHY-3002 : Step(605): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(606): len = 192250, overlap = 5
PHY-3002 : Step(607): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045403s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (172.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(608): len = 192391, overlap = 1.75
PHY-3002 : Step(609): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007312s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.7%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.802593s wall, 3.015625s user + 0.281250s system = 3.296875s CPU (117.6%)

RUN-1004 : used memory is 672 MB, reserved memory is 755 MB, peak memory is 941 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.705690s wall, 32.031250s user + 4.718750s system = 36.750000s CPU (220.0%)

RUN-1004 : used memory is 672 MB, reserved memory is 755 MB, peak memory is 941 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4572 nets
RUN-1001 : 2972 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126798s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.9%)

PHY-1001 : End global routing;  0.334313s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.076741s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000087s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 737480, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 11.150727s wall, 18.578125s user + 0.203125s system = 18.781250s CPU (168.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 734440, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.260557s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (107.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 734408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 734408
PHY-1001 : End DR Iter 2; 0.049550s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (157.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.008611s wall, 23.078125s user + 0.468750s system = 23.546875s CPU (138.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.086294s wall, 24.156250s user + 0.484375s system = 24.640625s CPU (136.2%)

RUN-1004 : used memory is 702 MB, reserved memory is 802 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.815859s wall, 4.312500s user + 0.812500s system = 5.125000s CPU (88.1%)

RUN-1004 : used memory is 695 MB, reserved memory is 802 MB, peak memory is 941 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4572, pip num: 47762
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  14.285289s wall, 35.109375s user + 1.046875s system = 36.156250s CPU (253.1%)

RUN-1004 : used memory is 708 MB, reserved memory is 804 MB, peak memory is 941 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.847216s wall, 1.796875s user + 0.203125s system = 2.000000s CPU (108.3%)

RUN-1004 : used memory is 822 MB, reserved memory is 902 MB, peak memory is 941 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.703215s wall, 0.250000s user + 0.593750s system = 0.843750s CPU (12.6%)

RUN-1004 : used memory is 851 MB, reserved memory is 932 MB, peak memory is 941 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.098182s wall, 2.203125s user + 0.859375s system = 3.062500s CPU (33.7%)

RUN-1004 : used memory is 788 MB, reserved memory is 869 MB, peak memory is 941 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.748687s wall, 1.640625s user + 0.187500s system = 1.828125s CPU (104.5%)

RUN-1004 : used memory is 383 MB, reserved memory is 646 MB, peak memory is 941 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.107620s wall, 3.656250s user + 0.453125s system = 4.109375s CPU (100.0%)

RUN-1004 : used memory is 412 MB, reserved memory is 654 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.365535s wall, 2.531250s user + 1.093750s system = 3.625000s CPU (107.7%)

RUN-1004 : used memory is 488 MB, reserved memory is 676 MB, peak memory is 941 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.500986s wall, 19.437500s user + 1.750000s system = 21.187500s CPU (108.6%)

RUN-1004 : used memory is 559 MB, reserved memory is 738 MB, peak memory is 941 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.083978s wall, 3.171875s user + 1.218750s system = 4.390625s CPU (107.5%)

RUN-1004 : used memory is 593 MB, reserved memory is 772 MB, peak memory is 941 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.501598s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (110.3%)

RUN-1004 : used memory is 603 MB, reserved memory is 784 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.727580s wall, 1.765625s user + 0.125000s system = 1.890625s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(610): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(611): len = 895529, overlap = 27
PHY-3002 : Step(612): len = 798483, overlap = 27.5
PHY-3002 : Step(613): len = 731913, overlap = 40
PHY-3002 : Step(614): len = 671537, overlap = 55.75
PHY-3002 : Step(615): len = 618478, overlap = 73
PHY-3002 : Step(616): len = 567496, overlap = 92
PHY-3002 : Step(617): len = 525911, overlap = 110.5
PHY-3002 : Step(618): len = 484397, overlap = 129.5
PHY-3002 : Step(619): len = 447171, overlap = 143.75
PHY-3002 : Step(620): len = 410631, overlap = 160
PHY-3002 : Step(621): len = 377142, overlap = 173.25
PHY-3002 : Step(622): len = 349313, overlap = 185.5
PHY-3002 : Step(623): len = 313584, overlap = 210.75
PHY-3002 : Step(624): len = 286370, overlap = 228.25
PHY-3002 : Step(625): len = 263675, overlap = 246
PHY-3002 : Step(626): len = 238120, overlap = 262.25
PHY-3002 : Step(627): len = 209838, overlap = 288.25
PHY-3002 : Step(628): len = 188632, overlap = 306.5
PHY-3002 : Step(629): len = 172993, overlap = 320.5
PHY-3002 : Step(630): len = 146972, overlap = 337.75
PHY-3002 : Step(631): len = 123197, overlap = 360
PHY-3002 : Step(632): len = 112025, overlap = 366.75
PHY-3002 : Step(633): len = 96385.9, overlap = 379.25
PHY-3002 : Step(634): len = 82754.6, overlap = 389.5
PHY-3002 : Step(635): len = 73100.8, overlap = 401.5
PHY-3002 : Step(636): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(637): len = 64912.8, overlap = 413.75
PHY-3002 : Step(638): len = 64912.2, overlap = 413.75
PHY-3002 : Step(639): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(640): len = 64840.7, overlap = 412.25
PHY-3002 : Step(641): len = 78730, overlap = 387.25
PHY-3002 : Step(642): len = 119174, overlap = 339
PHY-3002 : Step(643): len = 116319, overlap = 341
PHY-3002 : Step(644): len = 114172, overlap = 343.25
PHY-3002 : Step(645): len = 112756, overlap = 347
PHY-3002 : Step(646): len = 111046, overlap = 345
PHY-3002 : Step(647): len = 110023, overlap = 343.75
PHY-3002 : Step(648): len = 111001, overlap = 331.5
PHY-3002 : Step(649): len = 114383, overlap = 315.5
PHY-3002 : Step(650): len = 111262, overlap = 310.25
PHY-3002 : Step(651): len = 110592, overlap = 307.5
PHY-3002 : Step(652): len = 110501, overlap = 300
PHY-3002 : Step(653): len = 111982, overlap = 282.25
PHY-3002 : Step(654): len = 111556, overlap = 275.75
PHY-3002 : Step(655): len = 110742, overlap = 276
PHY-3002 : Step(656): len = 110293, overlap = 269
PHY-3002 : Step(657): len = 110110, overlap = 268.5
PHY-3002 : Step(658): len = 109090, overlap = 265.5
PHY-3002 : Step(659): len = 108788, overlap = 266.75
PHY-3002 : Step(660): len = 107501, overlap = 268.25
PHY-3002 : Step(661): len = 106964, overlap = 268.75
PHY-3002 : Step(662): len = 105870, overlap = 271.25
PHY-3002 : Step(663): len = 105004, overlap = 274
PHY-3002 : Step(664): len = 103939, overlap = 271.75
PHY-3002 : Step(665): len = 102252, overlap = 266.5
PHY-3002 : Step(666): len = 101164, overlap = 261.75
PHY-3002 : Step(667): len = 100514, overlap = 258.75
PHY-3002 : Step(668): len = 98673, overlap = 259.75
PHY-3002 : Step(669): len = 97446.5, overlap = 259.75
PHY-3002 : Step(670): len = 96554.7, overlap = 263.75
PHY-3002 : Step(671): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(672): len = 96173.4, overlap = 266
PHY-3002 : Step(673): len = 98567.9, overlap = 261.75
PHY-3002 : Step(674): len = 100037, overlap = 258.5
PHY-3002 : Step(675): len = 102494, overlap = 244.75
PHY-3002 : Step(676): len = 106269, overlap = 229.25
PHY-3002 : Step(677): len = 105729, overlap = 228.75
PHY-3002 : Step(678): len = 105668, overlap = 228
PHY-3002 : Step(679): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(680): len = 108763, overlap = 224.25
PHY-3002 : Step(681): len = 115569, overlap = 209.75
PHY-3002 : Step(682): len = 115768, overlap = 202
PHY-3002 : Step(683): len = 116759, overlap = 196
PHY-3002 : Step(684): len = 119356, overlap = 190.25
PHY-3002 : Step(685): len = 123464, overlap = 176.25
PHY-3002 : Step(686): len = 126281, overlap = 165.25
PHY-3002 : Step(687): len = 126054, overlap = 163.25
PHY-3002 : Step(688): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(689): len = 130735, overlap = 150.75
PHY-3002 : Step(690): len = 137890, overlap = 135
PHY-3002 : Step(691): len = 137649, overlap = 131.75
PHY-3002 : Step(692): len = 137640, overlap = 135.75
PHY-3002 : Step(693): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(694): len = 141124, overlap = 125.75
PHY-3002 : Step(695): len = 147442, overlap = 115
PHY-3002 : Step(696): len = 150256, overlap = 114
PHY-3002 : Step(697): len = 151290, overlap = 119.75
PHY-3002 : Step(698): len = 151727, overlap = 112.25
PHY-3002 : Step(699): len = 151363, overlap = 115.5
PHY-3002 : Step(700): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(701): len = 152299, overlap = 114.5
PHY-3002 : Step(702): len = 155707, overlap = 106.5
PHY-3002 : Step(703): len = 157046, overlap = 103.75
PHY-3002 : Step(704): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(705): len = 159336, overlap = 98
PHY-3002 : Step(706): len = 160609, overlap = 95
PHY-3002 : Step(707): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017828s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (262.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(708): len = 161395, overlap = 143.5
PHY-3002 : Step(709): len = 149924, overlap = 162
PHY-3002 : Step(710): len = 144395, overlap = 168.5
PHY-3002 : Step(711): len = 141222, overlap = 174.5
PHY-3002 : Step(712): len = 137269, overlap = 180.75
PHY-3002 : Step(713): len = 133470, overlap = 184
PHY-3002 : Step(714): len = 129679, overlap = 190.25
PHY-3002 : Step(715): len = 125974, overlap = 199.25
PHY-3002 : Step(716): len = 121476, overlap = 202.75
PHY-3002 : Step(717): len = 118603, overlap = 204.25
PHY-3002 : Step(718): len = 115636, overlap = 205.25
PHY-3002 : Step(719): len = 112873, overlap = 211
PHY-3002 : Step(720): len = 111113, overlap = 215.5
PHY-3002 : Step(721): len = 109224, overlap = 221.5
PHY-3002 : Step(722): len = 107962, overlap = 223.25
PHY-3002 : Step(723): len = 106707, overlap = 231
PHY-3002 : Step(724): len = 106311, overlap = 246.75
PHY-3002 : Step(725): len = 105553, overlap = 251.5
PHY-3002 : Step(726): len = 105125, overlap = 254.75
PHY-3002 : Step(727): len = 104791, overlap = 257.5
PHY-3002 : Step(728): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(729): len = 105801, overlap = 259
PHY-3002 : Step(730): len = 110708, overlap = 250.5
PHY-3002 : Step(731): len = 112464, overlap = 242.25
PHY-3002 : Step(732): len = 113166, overlap = 231.5
PHY-3002 : Step(733): len = 114928, overlap = 218.5
PHY-3002 : Step(734): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(735): len = 117536, overlap = 197.75
PHY-3002 : Step(736): len = 123450, overlap = 177.5
PHY-3002 : Step(737): len = 124071, overlap = 171.5
PHY-3002 : Step(738): len = 125792, overlap = 166.25
PHY-3002 : Step(739): len = 129263, overlap = 157.75
PHY-3002 : Step(740): len = 132811, overlap = 150
PHY-3002 : Step(741): len = 135293, overlap = 144.75
PHY-3002 : Step(742): len = 135832, overlap = 139.75
PHY-3002 : Step(743): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(744): len = 138364, overlap = 132.75
PHY-3002 : Step(745): len = 142605, overlap = 126.75
PHY-3002 : Step(746): len = 143440, overlap = 121.75
PHY-3002 : Step(747): len = 144021, overlap = 120.25
PHY-3002 : Step(748): len = 145088, overlap = 114.75
PHY-3002 : Step(749): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(750): len = 148847, overlap = 103.5
PHY-3002 : Step(751): len = 156208, overlap = 95.75
PHY-3002 : Step(752): len = 158511, overlap = 87.75
PHY-3002 : Step(753): len = 158946, overlap = 82.5
PHY-3002 : Step(754): len = 159529, overlap = 79
PHY-3002 : Step(755): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(756): len = 163615, overlap = 69.25
PHY-3002 : Step(757): len = 165593, overlap = 65
PHY-3002 : Step(758): len = 166491, overlap = 55.5
PHY-3002 : Step(759): len = 167328, overlap = 51
PHY-3002 : Step(760): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(761): len = 169822, overlap = 52
PHY-3002 : Step(762): len = 171572, overlap = 48.75
PHY-3002 : Step(763): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(764): len = 171483, overlap = 108
PHY-3002 : Step(765): len = 169450, overlap = 99.25
PHY-3002 : Step(766): len = 166826, overlap = 101.25
PHY-3002 : Step(767): len = 164037, overlap = 100.5
PHY-3002 : Step(768): len = 161999, overlap = 97
PHY-3002 : Step(769): len = 159668, overlap = 95.75
PHY-3002 : Step(770): len = 157935, overlap = 101.5
PHY-3002 : Step(771): len = 156150, overlap = 108.25
PHY-3002 : Step(772): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(773): len = 157839, overlap = 107.5
PHY-3002 : Step(774): len = 160150, overlap = 103.25
PHY-3002 : Step(775): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(776): len = 165174, overlap = 87
PHY-3002 : Step(777): len = 170251, overlap = 77.25
PHY-3002 : Step(778): len = 170596, overlap = 73.5
PHY-3002 : Step(779): len = 171138, overlap = 70.25
PHY-3002 : Step(780): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.561499s wall, 0.484375s user + 0.375000s system = 0.859375s CPU (153.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(781): len = 181260, overlap = 14.5
PHY-3002 : Step(782): len = 176823, overlap = 29.25
PHY-3002 : Step(783): len = 172853, overlap = 45.25
PHY-3002 : Step(784): len = 170681, overlap = 57.5
PHY-3002 : Step(785): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(786): len = 171601, overlap = 61.5
PHY-3002 : Step(787): len = 173563, overlap = 58.25
PHY-3002 : Step(788): len = 173986, overlap = 55.5
PHY-3002 : Step(789): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(790): len = 175670, overlap = 57
PHY-3002 : Step(791): len = 177323, overlap = 57.75
PHY-3002 : Step(792): len = 179006, overlap = 55.75
PHY-3002 : Step(793): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023696s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.9%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130898s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (167.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.728421s wall, 1.734375s user + 0.140625s system = 1.875000s CPU (108.5%)

RUN-1004 : used memory is 622 MB, reserved memory is 817 MB, peak memory is 941 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.943938s wall, 1.953125s user + 0.171875s system = 2.125000s CPU (109.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(794): len = 192345, overlap = 0
PHY-3002 : Step(795): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(796): len = 192283, overlap = 3.75
PHY-3002 : Step(797): len = 192283, overlap = 3.75
PHY-3002 : Step(798): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(799): len = 192193, overlap = 4.5
PHY-3002 : Step(800): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(801): len = 192102, overlap = 3.75
PHY-3002 : Step(802): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(803): len = 192127, overlap = 7.5
PHY-3002 : Step(804): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(805): len = 192070, overlap = 6
PHY-3002 : Step(806): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(807): len = 192250, overlap = 5
PHY-3002 : Step(808): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038730s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (322.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(809): len = 192391, overlap = 1.75
PHY-3002 : Step(810): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.759615s wall, 3.156250s user + 0.578125s system = 3.734375s CPU (135.3%)

RUN-1004 : used memory is 627 MB, reserved memory is 821 MB, peak memory is 941 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.463202s wall, 32.671875s user + 5.546875s system = 38.218750s CPU (232.1%)

RUN-1004 : used memory is 627 MB, reserved memory is 821 MB, peak memory is 941 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.181382s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (129.2%)

PHY-1001 : End global routing;  0.508862s wall, 0.500000s user + 0.109375s system = 0.609375s CPU (119.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025690s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000128s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 11.413947s wall, 19.015625s user + 1.468750s system = 20.484375s CPU (179.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.245679s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (133.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.048659s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.277267s wall, 22.546875s user + 2.406250s system = 24.953125s CPU (163.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.434411s wall, 23.718750s user + 2.562500s system = 26.281250s CPU (159.9%)

RUN-1004 : used memory is 772 MB, reserved memory is 884 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.156751s wall, 2.953125s user + 1.281250s system = 4.234375s CPU (101.9%)

RUN-1004 : used memory is 772 MB, reserved memory is 884 MB, peak memory is 972 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  9.956949s wall, 29.953125s user + 1.375000s system = 31.328125s CPU (314.6%)

RUN-1004 : used memory is 779 MB, reserved memory is 881 MB, peak memory is 972 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.885908s wall, 1.781250s user + 0.218750s system = 2.000000s CPU (106.0%)

RUN-1004 : used memory is 853 MB, reserved memory is 948 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.579739s wall, 0.281250s user + 0.609375s system = 0.890625s CPU (13.5%)

RUN-1004 : used memory is 883 MB, reserved memory is 979 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.014598s wall, 2.187500s user + 0.875000s system = 3.062500s CPU (34.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 925 MB, peak memory is 972 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/\203\225.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.305529s wall, 1.031250s user + 0.203125s system = 1.234375s CPU (94.5%)

RUN-1004 : used memory is 374 MB, reserved memory is 724 MB, peak memory is 972 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.031239s wall, 3.375000s user + 0.546875s system = 3.921875s CPU (97.3%)

RUN-1004 : used memory is 421 MB, reserved memory is 727 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.843124s wall, 2.234375s user + 0.812500s system = 3.046875s CPU (107.2%)

RUN-1004 : used memory is 496 MB, reserved memory is 730 MB, peak memory is 972 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\216'b001011100010111000101111001011100010111000101111011101000110111101101111011011000111001100101111011010110110010101101001011011000010111111101000101100001000001111101000101011111001010100101110011011010110100101100110"
SYN-8441 ERROR: Unable to open "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\216'b001011100010111000101111001011100010111000101111011101000110111101101111011011000111001100101111011010110110010101101001011011000010111111101000101100001000001111101000101011111001010100101110011011010110100101100110"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.160261s wall, 19.000000s user + 1.890625s system = 20.890625s CPU (109.0%)

RUN-1004 : used memory is 573 MB, reserved memory is 780 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.625667s wall, 2.937500s user + 0.812500s system = 3.750000s CPU (103.4%)

RUN-1004 : used memory is 598 MB, reserved memory is 804 MB, peak memory is 972 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.462140s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (109.0%)

RUN-1004 : used memory is 608 MB, reserved memory is 814 MB, peak memory is 972 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.681486s wall, 1.718750s user + 0.140625s system = 1.859375s CPU (110.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(811): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(812): len = 895529, overlap = 27
PHY-3002 : Step(813): len = 798483, overlap = 27.5
PHY-3002 : Step(814): len = 731913, overlap = 40
PHY-3002 : Step(815): len = 671537, overlap = 55.75
PHY-3002 : Step(816): len = 618478, overlap = 73
PHY-3002 : Step(817): len = 567496, overlap = 92
PHY-3002 : Step(818): len = 525911, overlap = 110.5
PHY-3002 : Step(819): len = 484397, overlap = 129.5
PHY-3002 : Step(820): len = 447171, overlap = 143.75
PHY-3002 : Step(821): len = 410631, overlap = 160
PHY-3002 : Step(822): len = 377142, overlap = 173.25
PHY-3002 : Step(823): len = 349313, overlap = 185.5
PHY-3002 : Step(824): len = 313584, overlap = 210.75
PHY-3002 : Step(825): len = 286370, overlap = 228.25
PHY-3002 : Step(826): len = 263675, overlap = 246
PHY-3002 : Step(827): len = 238120, overlap = 262.25
PHY-3002 : Step(828): len = 209838, overlap = 288.25
PHY-3002 : Step(829): len = 188632, overlap = 306.5
PHY-3002 : Step(830): len = 172993, overlap = 320.5
PHY-3002 : Step(831): len = 146972, overlap = 337.75
PHY-3002 : Step(832): len = 123197, overlap = 360
PHY-3002 : Step(833): len = 112025, overlap = 366.75
PHY-3002 : Step(834): len = 96385.9, overlap = 379.25
PHY-3002 : Step(835): len = 82754.6, overlap = 389.5
PHY-3002 : Step(836): len = 73100.8, overlap = 401.5
PHY-3002 : Step(837): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(838): len = 64912.8, overlap = 413.75
PHY-3002 : Step(839): len = 64912.2, overlap = 413.75
PHY-3002 : Step(840): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(841): len = 64840.7, overlap = 412.25
PHY-3002 : Step(842): len = 78730, overlap = 387.25
PHY-3002 : Step(843): len = 119174, overlap = 339
PHY-3002 : Step(844): len = 116319, overlap = 341
PHY-3002 : Step(845): len = 114172, overlap = 343.25
PHY-3002 : Step(846): len = 112756, overlap = 347
PHY-3002 : Step(847): len = 111046, overlap = 345
PHY-3002 : Step(848): len = 110023, overlap = 343.75
PHY-3002 : Step(849): len = 111001, overlap = 331.5
PHY-3002 : Step(850): len = 114383, overlap = 315.5
PHY-3002 : Step(851): len = 111262, overlap = 310.25
PHY-3002 : Step(852): len = 110592, overlap = 307.5
PHY-3002 : Step(853): len = 110501, overlap = 300
PHY-3002 : Step(854): len = 111982, overlap = 282.25
PHY-3002 : Step(855): len = 111556, overlap = 275.75
PHY-3002 : Step(856): len = 110742, overlap = 276
PHY-3002 : Step(857): len = 110293, overlap = 269
PHY-3002 : Step(858): len = 110110, overlap = 268.5
PHY-3002 : Step(859): len = 109090, overlap = 265.5
PHY-3002 : Step(860): len = 108788, overlap = 266.75
PHY-3002 : Step(861): len = 107501, overlap = 268.25
PHY-3002 : Step(862): len = 106964, overlap = 268.75
PHY-3002 : Step(863): len = 105870, overlap = 271.25
PHY-3002 : Step(864): len = 105004, overlap = 274
PHY-3002 : Step(865): len = 103939, overlap = 271.75
PHY-3002 : Step(866): len = 102252, overlap = 266.5
PHY-3002 : Step(867): len = 101164, overlap = 261.75
PHY-3002 : Step(868): len = 100514, overlap = 258.75
PHY-3002 : Step(869): len = 98673, overlap = 259.75
PHY-3002 : Step(870): len = 97446.5, overlap = 259.75
PHY-3002 : Step(871): len = 96554.7, overlap = 263.75
PHY-3002 : Step(872): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(873): len = 96173.4, overlap = 266
PHY-3002 : Step(874): len = 98567.9, overlap = 261.75
PHY-3002 : Step(875): len = 100037, overlap = 258.5
PHY-3002 : Step(876): len = 102494, overlap = 244.75
PHY-3002 : Step(877): len = 106269, overlap = 229.25
PHY-3002 : Step(878): len = 105729, overlap = 228.75
PHY-3002 : Step(879): len = 105668, overlap = 228
PHY-3002 : Step(880): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(881): len = 108763, overlap = 224.25
PHY-3002 : Step(882): len = 115569, overlap = 209.75
PHY-3002 : Step(883): len = 115768, overlap = 202
PHY-3002 : Step(884): len = 116759, overlap = 196
PHY-3002 : Step(885): len = 119356, overlap = 190.25
PHY-3002 : Step(886): len = 123464, overlap = 176.25
PHY-3002 : Step(887): len = 126281, overlap = 165.25
PHY-3002 : Step(888): len = 126054, overlap = 163.25
PHY-3002 : Step(889): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(890): len = 130735, overlap = 150.75
PHY-3002 : Step(891): len = 137890, overlap = 135
PHY-3002 : Step(892): len = 137649, overlap = 131.75
PHY-3002 : Step(893): len = 137640, overlap = 135.75
PHY-3002 : Step(894): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(895): len = 141124, overlap = 125.75
PHY-3002 : Step(896): len = 147442, overlap = 115
PHY-3002 : Step(897): len = 150256, overlap = 114
PHY-3002 : Step(898): len = 151290, overlap = 119.75
PHY-3002 : Step(899): len = 151727, overlap = 112.25
PHY-3002 : Step(900): len = 151363, overlap = 115.5
PHY-3002 : Step(901): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(902): len = 152299, overlap = 114.5
PHY-3002 : Step(903): len = 155707, overlap = 106.5
PHY-3002 : Step(904): len = 157046, overlap = 103.75
PHY-3002 : Step(905): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(906): len = 159336, overlap = 98
PHY-3002 : Step(907): len = 160609, overlap = 95
PHY-3002 : Step(908): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019993s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (390.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(909): len = 161395, overlap = 143.5
PHY-3002 : Step(910): len = 149924, overlap = 162
PHY-3002 : Step(911): len = 144395, overlap = 168.5
PHY-3002 : Step(912): len = 141222, overlap = 174.5
PHY-3002 : Step(913): len = 137269, overlap = 180.75
PHY-3002 : Step(914): len = 133470, overlap = 184
PHY-3002 : Step(915): len = 129679, overlap = 190.25
PHY-3002 : Step(916): len = 125974, overlap = 199.25
PHY-3002 : Step(917): len = 121476, overlap = 202.75
PHY-3002 : Step(918): len = 118603, overlap = 204.25
PHY-3002 : Step(919): len = 115636, overlap = 205.25
PHY-3002 : Step(920): len = 112873, overlap = 211
PHY-3002 : Step(921): len = 111113, overlap = 215.5
PHY-3002 : Step(922): len = 109224, overlap = 221.5
PHY-3002 : Step(923): len = 107962, overlap = 223.25
PHY-3002 : Step(924): len = 106707, overlap = 231
PHY-3002 : Step(925): len = 106311, overlap = 246.75
PHY-3002 : Step(926): len = 105553, overlap = 251.5
PHY-3002 : Step(927): len = 105125, overlap = 254.75
PHY-3002 : Step(928): len = 104791, overlap = 257.5
PHY-3002 : Step(929): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(930): len = 105801, overlap = 259
PHY-3002 : Step(931): len = 110708, overlap = 250.5
PHY-3002 : Step(932): len = 112464, overlap = 242.25
PHY-3002 : Step(933): len = 113166, overlap = 231.5
PHY-3002 : Step(934): len = 114928, overlap = 218.5
PHY-3002 : Step(935): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(936): len = 117536, overlap = 197.75
PHY-3002 : Step(937): len = 123450, overlap = 177.5
PHY-3002 : Step(938): len = 124071, overlap = 171.5
PHY-3002 : Step(939): len = 125792, overlap = 166.25
PHY-3002 : Step(940): len = 129263, overlap = 157.75
PHY-3002 : Step(941): len = 132811, overlap = 150
PHY-3002 : Step(942): len = 135293, overlap = 144.75
PHY-3002 : Step(943): len = 135832, overlap = 139.75
PHY-3002 : Step(944): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(945): len = 138364, overlap = 132.75
PHY-3002 : Step(946): len = 142605, overlap = 126.75
PHY-3002 : Step(947): len = 143440, overlap = 121.75
PHY-3002 : Step(948): len = 144021, overlap = 120.25
PHY-3002 : Step(949): len = 145088, overlap = 114.75
PHY-3002 : Step(950): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(951): len = 148847, overlap = 103.5
PHY-3002 : Step(952): len = 156208, overlap = 95.75
PHY-3002 : Step(953): len = 158511, overlap = 87.75
PHY-3002 : Step(954): len = 158946, overlap = 82.5
PHY-3002 : Step(955): len = 159529, overlap = 79
PHY-3002 : Step(956): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(957): len = 163615, overlap = 69.25
PHY-3002 : Step(958): len = 165593, overlap = 65
PHY-3002 : Step(959): len = 166491, overlap = 55.5
PHY-3002 : Step(960): len = 167328, overlap = 51
PHY-3002 : Step(961): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(962): len = 169822, overlap = 52
PHY-3002 : Step(963): len = 171572, overlap = 48.75
PHY-3002 : Step(964): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(965): len = 171483, overlap = 108
PHY-3002 : Step(966): len = 169450, overlap = 99.25
PHY-3002 : Step(967): len = 166826, overlap = 101.25
PHY-3002 : Step(968): len = 164037, overlap = 100.5
PHY-3002 : Step(969): len = 161999, overlap = 97
PHY-3002 : Step(970): len = 159668, overlap = 95.75
PHY-3002 : Step(971): len = 157935, overlap = 101.5
PHY-3002 : Step(972): len = 156150, overlap = 108.25
PHY-3002 : Step(973): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(974): len = 157839, overlap = 107.5
PHY-3002 : Step(975): len = 160150, overlap = 103.25
PHY-3002 : Step(976): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(977): len = 165174, overlap = 87
PHY-3002 : Step(978): len = 170251, overlap = 77.25
PHY-3002 : Step(979): len = 170596, overlap = 73.5
PHY-3002 : Step(980): len = 171138, overlap = 70.25
PHY-3002 : Step(981): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.520540s wall, 0.375000s user + 0.500000s system = 0.875000s CPU (168.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(982): len = 181260, overlap = 14.5
PHY-3002 : Step(983): len = 176823, overlap = 29.25
PHY-3002 : Step(984): len = 172853, overlap = 45.25
PHY-3002 : Step(985): len = 170681, overlap = 57.5
PHY-3002 : Step(986): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(987): len = 171601, overlap = 61.5
PHY-3002 : Step(988): len = 173563, overlap = 58.25
PHY-3002 : Step(989): len = 173986, overlap = 55.5
PHY-3002 : Step(990): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(991): len = 175670, overlap = 57
PHY-3002 : Step(992): len = 177323, overlap = 57.75
PHY-3002 : Step(993): len = 179006, overlap = 55.75
PHY-3002 : Step(994): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026479s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.0%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122647s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (165.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.556938s wall, 1.562500s user + 0.156250s system = 1.718750s CPU (110.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 838 MB, peak memory is 972 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.775637s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (110.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(995): len = 192345, overlap = 0
PHY-3002 : Step(996): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004484s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (348.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(997): len = 192283, overlap = 3.75
PHY-3002 : Step(998): len = 192283, overlap = 3.75
PHY-3002 : Step(999): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(1000): len = 192193, overlap = 4.5
PHY-3002 : Step(1001): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(1002): len = 192102, overlap = 3.75
PHY-3002 : Step(1003): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(1004): len = 192127, overlap = 7.5
PHY-3002 : Step(1005): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(1006): len = 192070, overlap = 6
PHY-3002 : Step(1007): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(1008): len = 192250, overlap = 5
PHY-3002 : Step(1009): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040479s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (115.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(1010): len = 192391, overlap = 1.75
PHY-3002 : Step(1011): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.617365s wall, 2.968750s user + 0.531250s system = 3.500000s CPU (133.7%)

RUN-1004 : used memory is 646 MB, reserved memory is 843 MB, peak memory is 972 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.004787s wall, 30.546875s user + 6.046875s system = 36.593750s CPU (228.6%)

RUN-1004 : used memory is 646 MB, reserved memory is 843 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120838s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (142.2%)

PHY-1001 : End global routing;  0.324619s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (130.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000103s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.639155s wall, 17.703125s user + 1.234375s system = 18.937500s CPU (178.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.240273s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (123.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.050347s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.616949s wall, 20.843750s user + 2.093750s system = 22.937500s CPU (156.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.583519s wall, 21.828125s user + 2.281250s system = 24.109375s CPU (154.7%)

RUN-1004 : used memory is 773 MB, reserved memory is 890 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.347900s wall, 3.078125s user + 1.171875s system = 4.250000s CPU (97.7%)

RUN-1004 : used memory is 773 MB, reserved memory is 890 MB, peak memory is 979 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000000111000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000000111000000000000000000" in  10.096185s wall, 29.703125s user + 1.328125s system = 31.031250s CPU (307.4%)

RUN-1004 : used memory is 784 MB, reserved memory is 891 MB, peak memory is 979 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.806804s wall, 1.734375s user + 0.234375s system = 1.968750s CPU (109.0%)

RUN-1004 : used memory is 893 MB, reserved memory is 1000 MB, peak memory is 979 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.675078s wall, 0.281250s user + 0.625000s system = 0.906250s CPU (13.6%)

RUN-1004 : used memory is 922 MB, reserved memory is 1030 MB, peak memory is 979 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.022873s wall, 2.125000s user + 0.921875s system = 3.046875s CPU (33.8%)

RUN-1004 : used memory is 860 MB, reserved memory is 967 MB, peak memory is 979 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.746614s wall, 1.734375s user + 0.156250s system = 1.890625s CPU (108.2%)

RUN-1004 : used memory is 889 MB, reserved memory is 1000 MB, peak memory is 979 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.575954s wall, 0.156250s user + 0.562500s system = 0.718750s CPU (10.9%)

RUN-1004 : used memory is 918 MB, reserved memory is 1030 MB, peak memory is 979 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.881002s wall, 2.031250s user + 0.796875s system = 2.828125s CPU (31.8%)

RUN-1004 : used memory is 849 MB, reserved memory is 960 MB, peak memory is 979 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.165878s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (107.2%)

RUN-1004 : used memory is 701 MB, reserved memory is 808 MB, peak memory is 979 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.968447s wall, 3.593750s user + 0.421875s system = 4.015625s CPU (101.2%)

RUN-1004 : used memory is 704 MB, reserved memory is 810 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.698363s wall, 2.062500s user + 0.750000s system = 2.812500s CPU (104.2%)

RUN-1004 : used memory is 707 MB, reserved memory is 813 MB, peak memory is 979 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.970172s wall, 19.937500s user + 1.843750s system = 21.781250s CPU (109.1%)

RUN-1004 : used memory is 740 MB, reserved memory is 844 MB, peak memory is 979 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.002979s wall, 3.203125s user + 1.109375s system = 4.312500s CPU (107.7%)

RUN-1004 : used memory is 759 MB, reserved memory is 863 MB, peak memory is 979 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.473471s wall, 1.468750s user + 0.109375s system = 1.578125s CPU (107.1%)

RUN-1004 : used memory is 767 MB, reserved memory is 873 MB, peak memory is 979 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.709792s wall, 1.718750s user + 0.140625s system = 1.859375s CPU (108.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1012): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(1013): len = 895529, overlap = 27
PHY-3002 : Step(1014): len = 798483, overlap = 27.5
PHY-3002 : Step(1015): len = 731913, overlap = 40
PHY-3002 : Step(1016): len = 671537, overlap = 55.75
PHY-3002 : Step(1017): len = 618478, overlap = 73
PHY-3002 : Step(1018): len = 567496, overlap = 92
PHY-3002 : Step(1019): len = 525911, overlap = 110.5
PHY-3002 : Step(1020): len = 484397, overlap = 129.5
PHY-3002 : Step(1021): len = 447171, overlap = 143.75
PHY-3002 : Step(1022): len = 410631, overlap = 160
PHY-3002 : Step(1023): len = 377142, overlap = 173.25
PHY-3002 : Step(1024): len = 349313, overlap = 185.5
PHY-3002 : Step(1025): len = 313584, overlap = 210.75
PHY-3002 : Step(1026): len = 286370, overlap = 228.25
PHY-3002 : Step(1027): len = 263675, overlap = 246
PHY-3002 : Step(1028): len = 238120, overlap = 262.25
PHY-3002 : Step(1029): len = 209838, overlap = 288.25
PHY-3002 : Step(1030): len = 188632, overlap = 306.5
PHY-3002 : Step(1031): len = 172993, overlap = 320.5
PHY-3002 : Step(1032): len = 146972, overlap = 337.75
PHY-3002 : Step(1033): len = 123197, overlap = 360
PHY-3002 : Step(1034): len = 112025, overlap = 366.75
PHY-3002 : Step(1035): len = 96385.9, overlap = 379.25
PHY-3002 : Step(1036): len = 82754.6, overlap = 389.5
PHY-3002 : Step(1037): len = 73100.8, overlap = 401.5
PHY-3002 : Step(1038): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(1039): len = 64912.8, overlap = 413.75
PHY-3002 : Step(1040): len = 64912.2, overlap = 413.75
PHY-3002 : Step(1041): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(1042): len = 64840.7, overlap = 412.25
PHY-3002 : Step(1043): len = 78730, overlap = 387.25
PHY-3002 : Step(1044): len = 119174, overlap = 339
PHY-3002 : Step(1045): len = 116319, overlap = 341
PHY-3002 : Step(1046): len = 114172, overlap = 343.25
PHY-3002 : Step(1047): len = 112756, overlap = 347
PHY-3002 : Step(1048): len = 111046, overlap = 345
PHY-3002 : Step(1049): len = 110023, overlap = 343.75
PHY-3002 : Step(1050): len = 111001, overlap = 331.5
PHY-3002 : Step(1051): len = 114383, overlap = 315.5
PHY-3002 : Step(1052): len = 111262, overlap = 310.25
PHY-3002 : Step(1053): len = 110592, overlap = 307.5
PHY-3002 : Step(1054): len = 110501, overlap = 300
PHY-3002 : Step(1055): len = 111982, overlap = 282.25
PHY-3002 : Step(1056): len = 111556, overlap = 275.75
PHY-3002 : Step(1057): len = 110742, overlap = 276
PHY-3002 : Step(1058): len = 110293, overlap = 269
PHY-3002 : Step(1059): len = 110110, overlap = 268.5
PHY-3002 : Step(1060): len = 109090, overlap = 265.5
PHY-3002 : Step(1061): len = 108788, overlap = 266.75
PHY-3002 : Step(1062): len = 107501, overlap = 268.25
PHY-3002 : Step(1063): len = 106964, overlap = 268.75
PHY-3002 : Step(1064): len = 105870, overlap = 271.25
PHY-3002 : Step(1065): len = 105004, overlap = 274
PHY-3002 : Step(1066): len = 103939, overlap = 271.75
PHY-3002 : Step(1067): len = 102252, overlap = 266.5
PHY-3002 : Step(1068): len = 101164, overlap = 261.75
PHY-3002 : Step(1069): len = 100514, overlap = 258.75
PHY-3002 : Step(1070): len = 98673, overlap = 259.75
PHY-3002 : Step(1071): len = 97446.5, overlap = 259.75
PHY-3002 : Step(1072): len = 96554.7, overlap = 263.75
PHY-3002 : Step(1073): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(1074): len = 96173.4, overlap = 266
PHY-3002 : Step(1075): len = 98567.9, overlap = 261.75
PHY-3002 : Step(1076): len = 100037, overlap = 258.5
PHY-3002 : Step(1077): len = 102494, overlap = 244.75
PHY-3002 : Step(1078): len = 106269, overlap = 229.25
PHY-3002 : Step(1079): len = 105729, overlap = 228.75
PHY-3002 : Step(1080): len = 105668, overlap = 228
PHY-3002 : Step(1081): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(1082): len = 108763, overlap = 224.25
PHY-3002 : Step(1083): len = 115569, overlap = 209.75
PHY-3002 : Step(1084): len = 115768, overlap = 202
PHY-3002 : Step(1085): len = 116759, overlap = 196
PHY-3002 : Step(1086): len = 119356, overlap = 190.25
PHY-3002 : Step(1087): len = 123464, overlap = 176.25
PHY-3002 : Step(1088): len = 126281, overlap = 165.25
PHY-3002 : Step(1089): len = 126054, overlap = 163.25
PHY-3002 : Step(1090): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(1091): len = 130735, overlap = 150.75
PHY-3002 : Step(1092): len = 137890, overlap = 135
PHY-3002 : Step(1093): len = 137649, overlap = 131.75
PHY-3002 : Step(1094): len = 137640, overlap = 135.75
PHY-3002 : Step(1095): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(1096): len = 141124, overlap = 125.75
PHY-3002 : Step(1097): len = 147442, overlap = 115
PHY-3002 : Step(1098): len = 150256, overlap = 114
PHY-3002 : Step(1099): len = 151290, overlap = 119.75
PHY-3002 : Step(1100): len = 151727, overlap = 112.25
PHY-3002 : Step(1101): len = 151363, overlap = 115.5
PHY-3002 : Step(1102): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(1103): len = 152299, overlap = 114.5
PHY-3002 : Step(1104): len = 155707, overlap = 106.5
PHY-3002 : Step(1105): len = 157046, overlap = 103.75
PHY-3002 : Step(1106): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(1107): len = 159336, overlap = 98
PHY-3002 : Step(1108): len = 160609, overlap = 95
PHY-3002 : Step(1109): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015047s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (103.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(1110): len = 161395, overlap = 143.5
PHY-3002 : Step(1111): len = 149924, overlap = 162
PHY-3002 : Step(1112): len = 144395, overlap = 168.5
PHY-3002 : Step(1113): len = 141222, overlap = 174.5
PHY-3002 : Step(1114): len = 137269, overlap = 180.75
PHY-3002 : Step(1115): len = 133470, overlap = 184
PHY-3002 : Step(1116): len = 129679, overlap = 190.25
PHY-3002 : Step(1117): len = 125974, overlap = 199.25
PHY-3002 : Step(1118): len = 121476, overlap = 202.75
PHY-3002 : Step(1119): len = 118603, overlap = 204.25
PHY-3002 : Step(1120): len = 115636, overlap = 205.25
PHY-3002 : Step(1121): len = 112873, overlap = 211
PHY-3002 : Step(1122): len = 111113, overlap = 215.5
PHY-3002 : Step(1123): len = 109224, overlap = 221.5
PHY-3002 : Step(1124): len = 107962, overlap = 223.25
PHY-3002 : Step(1125): len = 106707, overlap = 231
PHY-3002 : Step(1126): len = 106311, overlap = 246.75
PHY-3002 : Step(1127): len = 105553, overlap = 251.5
PHY-3002 : Step(1128): len = 105125, overlap = 254.75
PHY-3002 : Step(1129): len = 104791, overlap = 257.5
PHY-3002 : Step(1130): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(1131): len = 105801, overlap = 259
PHY-3002 : Step(1132): len = 110708, overlap = 250.5
PHY-3002 : Step(1133): len = 112464, overlap = 242.25
PHY-3002 : Step(1134): len = 113166, overlap = 231.5
PHY-3002 : Step(1135): len = 114928, overlap = 218.5
PHY-3002 : Step(1136): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(1137): len = 117536, overlap = 197.75
PHY-3002 : Step(1138): len = 123450, overlap = 177.5
PHY-3002 : Step(1139): len = 124071, overlap = 171.5
PHY-3002 : Step(1140): len = 125792, overlap = 166.25
PHY-3002 : Step(1141): len = 129263, overlap = 157.75
PHY-3002 : Step(1142): len = 132811, overlap = 150
PHY-3002 : Step(1143): len = 135293, overlap = 144.75
PHY-3002 : Step(1144): len = 135832, overlap = 139.75
PHY-3002 : Step(1145): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(1146): len = 138364, overlap = 132.75
PHY-3002 : Step(1147): len = 142605, overlap = 126.75
PHY-3002 : Step(1148): len = 143440, overlap = 121.75
PHY-3002 : Step(1149): len = 144021, overlap = 120.25
PHY-3002 : Step(1150): len = 145088, overlap = 114.75
PHY-3002 : Step(1151): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(1152): len = 148847, overlap = 103.5
PHY-3002 : Step(1153): len = 156208, overlap = 95.75
PHY-3002 : Step(1154): len = 158511, overlap = 87.75
PHY-3002 : Step(1155): len = 158946, overlap = 82.5
PHY-3002 : Step(1156): len = 159529, overlap = 79
PHY-3002 : Step(1157): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(1158): len = 163615, overlap = 69.25
PHY-3002 : Step(1159): len = 165593, overlap = 65
PHY-3002 : Step(1160): len = 166491, overlap = 55.5
PHY-3002 : Step(1161): len = 167328, overlap = 51
PHY-3002 : Step(1162): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(1163): len = 169822, overlap = 52
PHY-3002 : Step(1164): len = 171572, overlap = 48.75
PHY-3002 : Step(1165): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(1166): len = 171483, overlap = 108
PHY-3002 : Step(1167): len = 169450, overlap = 99.25
PHY-3002 : Step(1168): len = 166826, overlap = 101.25
PHY-3002 : Step(1169): len = 164037, overlap = 100.5
PHY-3002 : Step(1170): len = 161999, overlap = 97
PHY-3002 : Step(1171): len = 159668, overlap = 95.75
PHY-3002 : Step(1172): len = 157935, overlap = 101.5
PHY-3002 : Step(1173): len = 156150, overlap = 108.25
PHY-3002 : Step(1174): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(1175): len = 157839, overlap = 107.5
PHY-3002 : Step(1176): len = 160150, overlap = 103.25
PHY-3002 : Step(1177): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(1178): len = 165174, overlap = 87
PHY-3002 : Step(1179): len = 170251, overlap = 77.25
PHY-3002 : Step(1180): len = 170596, overlap = 73.5
PHY-3002 : Step(1181): len = 171138, overlap = 70.25
PHY-3002 : Step(1182): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.506070s wall, 0.375000s user + 0.453125s system = 0.828125s CPU (163.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(1183): len = 181260, overlap = 14.5
PHY-3002 : Step(1184): len = 176823, overlap = 29.25
PHY-3002 : Step(1185): len = 172853, overlap = 45.25
PHY-3002 : Step(1186): len = 170681, overlap = 57.5
PHY-3002 : Step(1187): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(1188): len = 171601, overlap = 61.5
PHY-3002 : Step(1189): len = 173563, overlap = 58.25
PHY-3002 : Step(1190): len = 173986, overlap = 55.5
PHY-3002 : Step(1191): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(1192): len = 175670, overlap = 57
PHY-3002 : Step(1193): len = 177323, overlap = 57.75
PHY-3002 : Step(1194): len = 179006, overlap = 55.75
PHY-3002 : Step(1195): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022285s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126422s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (123.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.530603s wall, 1.546875s user + 0.125000s system = 1.671875s CPU (109.2%)

RUN-1004 : used memory is 790 MB, reserved memory is 893 MB, peak memory is 979 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.738282s wall, 1.765625s user + 0.140625s system = 1.906250s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1196): len = 192345, overlap = 0
PHY-3002 : Step(1197): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004396s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (355.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(1198): len = 192283, overlap = 3.75
PHY-3002 : Step(1199): len = 192283, overlap = 3.75
PHY-3002 : Step(1200): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(1201): len = 192193, overlap = 4.5
PHY-3002 : Step(1202): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(1203): len = 192102, overlap = 3.75
PHY-3002 : Step(1204): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(1205): len = 192127, overlap = 7.5
PHY-3002 : Step(1206): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(1207): len = 192070, overlap = 6
PHY-3002 : Step(1208): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(1209): len = 192250, overlap = 5
PHY-3002 : Step(1210): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039131s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (159.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(1211): len = 192391, overlap = 1.75
PHY-3002 : Step(1212): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.3%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.563670s wall, 2.937500s user + 0.515625s system = 3.453125s CPU (134.7%)

RUN-1004 : used memory is 793 MB, reserved memory is 896 MB, peak memory is 979 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.783097s wall, 30.484375s user + 5.468750s system = 35.953125s CPU (227.8%)

RUN-1004 : used memory is 793 MB, reserved memory is 896 MB, peak memory is 979 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128025s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (134.3%)

PHY-1001 : End global routing;  0.315893s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (123.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029971s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (156.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.544073s wall, 17.750000s user + 1.187500s system = 18.937500s CPU (179.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.249464s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (119.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.046838s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.705648s wall, 20.843750s user + 1.578125s system = 22.421875s CPU (163.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.687495s wall, 21.843750s user + 1.687500s system = 23.531250s CPU (160.2%)

RUN-1004 : used memory is 846 MB, reserved memory is 945 MB, peak memory is 1046 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.621580s wall, 3.265625s user + 1.390625s system = 4.656250s CPU (100.8%)

RUN-1004 : used memory is 846 MB, reserved memory is 945 MB, peak memory is 1046 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  9.762820s wall, 29.062500s user + 1.265625s system = 30.328125s CPU (310.6%)

RUN-1004 : used memory is 847 MB, reserved memory is 945 MB, peak memory is 1046 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.811155s wall, 1.843750s user + 0.218750s system = 2.062500s CPU (113.9%)

RUN-1004 : used memory is 924 MB, reserved memory is 1028 MB, peak memory is 1046 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.689697s wall, 0.343750s user + 0.531250s system = 0.875000s CPU (13.1%)

RUN-1004 : used memory is 954 MB, reserved memory is 1058 MB, peak memory is 1046 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.072857s wall, 2.343750s user + 0.796875s system = 3.140625s CPU (34.6%)

RUN-1004 : used memory is 892 MB, reserved memory is 995 MB, peak memory is 1046 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=9,ADDR_WIDTH_B=9,DATA_DEPTH_A=434,DATA_DEPTH_B=434,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 9 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.255326s wall, 1.265625s user + 0.156250s system = 1.421875s CPU (113.3%)

RUN-1004 : used memory is 739 MB, reserved memory is 860 MB, peak memory is 1046 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.940818s wall, 3.531250s user + 0.484375s system = 4.015625s CPU (101.9%)

RUN-1004 : used memory is 742 MB, reserved memory is 861 MB, peak memory is 1046 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.060832s wall, 2.484375s user + 0.812500s system = 3.296875s CPU (107.7%)

RUN-1004 : used memory is 745 MB, reserved memory is 863 MB, peak memory is 1046 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.68 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.951857s wall, 19.875000s user + 1.890625s system = 21.765625s CPU (109.1%)

RUN-1004 : used memory is 778 MB, reserved memory is 893 MB, peak memory is 1046 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.074786s wall, 3.453125s user + 0.906250s system = 4.359375s CPU (107.0%)

RUN-1004 : used memory is 782 MB, reserved memory is 897 MB, peak memory is 1046 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30569.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.461110s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (109.1%)

RUN-1004 : used memory is 786 MB, reserved memory is 901 MB, peak memory is 1046 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.727022s wall, 1.750000s user + 0.125000s system = 1.875000s CPU (108.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36952e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1213): len = 1.06648e+06, overlap = 24.75
PHY-3002 : Step(1214): len = 885454, overlap = 27
PHY-3002 : Step(1215): len = 794097, overlap = 29.25
PHY-3002 : Step(1216): len = 727224, overlap = 43
PHY-3002 : Step(1217): len = 666481, overlap = 61.5
PHY-3002 : Step(1218): len = 615991, overlap = 74.5
PHY-3002 : Step(1219): len = 568943, overlap = 92
PHY-3002 : Step(1220): len = 527217, overlap = 105.25
PHY-3002 : Step(1221): len = 485427, overlap = 127.5
PHY-3002 : Step(1222): len = 447980, overlap = 136.5
PHY-3002 : Step(1223): len = 411072, overlap = 158.75
PHY-3002 : Step(1224): len = 377529, overlap = 173.5
PHY-3002 : Step(1225): len = 346272, overlap = 185.75
PHY-3002 : Step(1226): len = 310094, overlap = 210
PHY-3002 : Step(1227): len = 289795, overlap = 223.25
PHY-3002 : Step(1228): len = 267195, overlap = 241
PHY-3002 : Step(1229): len = 227355, overlap = 268.5
PHY-3002 : Step(1230): len = 207318, overlap = 287
PHY-3002 : Step(1231): len = 195115, overlap = 299
PHY-3002 : Step(1232): len = 150657, overlap = 336
PHY-3002 : Step(1233): len = 128096, overlap = 346.5
PHY-3002 : Step(1234): len = 123242, overlap = 349.75
PHY-3002 : Step(1235): len = 87091.4, overlap = 385
PHY-3002 : Step(1236): len = 79817.8, overlap = 394.25
PHY-3002 : Step(1237): len = 73180.4, overlap = 398.25
PHY-3002 : Step(1238): len = 69022.4, overlap = 402.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99345e-06
PHY-3002 : Step(1239): len = 67366.3, overlap = 401.75
PHY-3002 : Step(1240): len = 67203.1, overlap = 400
PHY-3002 : Step(1241): len = 67635, overlap = 398.75
PHY-3002 : Step(1242): len = 72646.4, overlap = 388.25
PHY-3002 : Step(1243): len = 83590.8, overlap = 386.75
PHY-3002 : Step(1244): len = 85235.9, overlap = 379.25
PHY-3002 : Step(1245): len = 85580.9, overlap = 377.5
PHY-3002 : Step(1246): len = 88684, overlap = 374.25
PHY-3002 : Step(1247): len = 96276.2, overlap = 370.75
PHY-3002 : Step(1248): len = 96141.9, overlap = 366
PHY-3002 : Step(1249): len = 96279.8, overlap = 361.25
PHY-3002 : Step(1250): len = 96619.2, overlap = 353.5
PHY-3002 : Step(1251): len = 97615, overlap = 341.25
PHY-3002 : Step(1252): len = 96797.7, overlap = 340.5
PHY-3002 : Step(1253): len = 97500.6, overlap = 335.25
PHY-3002 : Step(1254): len = 96555.3, overlap = 334.25
PHY-3002 : Step(1255): len = 96054.7, overlap = 329.75
PHY-3002 : Step(1256): len = 95678.5, overlap = 327.5
PHY-3002 : Step(1257): len = 95305.4, overlap = 320.75
PHY-3002 : Step(1258): len = 94399.6, overlap = 319.5
PHY-3002 : Step(1259): len = 93967.8, overlap = 315.75
PHY-3002 : Step(1260): len = 92926.9, overlap = 314.75
PHY-3002 : Step(1261): len = 92594.9, overlap = 310
PHY-3002 : Step(1262): len = 91974.1, overlap = 308.5
PHY-3002 : Step(1263): len = 91192.1, overlap = 304.25
PHY-3002 : Step(1264): len = 90009.1, overlap = 302.25
PHY-3002 : Step(1265): len = 89341.1, overlap = 287
PHY-3002 : Step(1266): len = 87997.6, overlap = 287.5
PHY-3002 : Step(1267): len = 86940.1, overlap = 288
PHY-3002 : Step(1268): len = 86061.5, overlap = 291.5
PHY-3002 : Step(1269): len = 84354, overlap = 293.25
PHY-3002 : Step(1270): len = 83478.8, overlap = 294.25
PHY-3002 : Step(1271): len = 83104.7, overlap = 295.5
PHY-3002 : Step(1272): len = 81452.5, overlap = 301
PHY-3002 : Step(1273): len = 80341.4, overlap = 302.25
PHY-3002 : Step(1274): len = 79384.2, overlap = 304
PHY-3002 : Step(1275): len = 78959.1, overlap = 303
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98691e-06
PHY-3002 : Step(1276): len = 78730.7, overlap = 301.5
PHY-3002 : Step(1277): len = 79986.7, overlap = 299.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.68197e-06
PHY-3002 : Step(1278): len = 80325.9, overlap = 299
PHY-3002 : Step(1279): len = 83060.9, overlap = 288.75
PHY-3002 : Step(1280): len = 87504, overlap = 265.75
PHY-3002 : Step(1281): len = 88306.8, overlap = 255.5
PHY-3002 : Step(1282): len = 89842.4, overlap = 235.75
PHY-3002 : Step(1283): len = 92867.9, overlap = 210.25
PHY-3002 : Step(1284): len = 94638.5, overlap = 211.5
PHY-3002 : Step(1285): len = 95068.3, overlap = 210.25
PHY-3002 : Step(1286): len = 96752.8, overlap = 225.25
PHY-3002 : Step(1287): len = 97596.1, overlap = 234
PHY-3002 : Step(1288): len = 96846.5, overlap = 239.25
PHY-3002 : Step(1289): len = 96855.9, overlap = 240
PHY-3002 : Step(1290): len = 96635.4, overlap = 240
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13639e-05
PHY-3002 : Step(1291): len = 98279.6, overlap = 229.5
PHY-3002 : Step(1292): len = 100575, overlap = 224.75
PHY-3002 : Step(1293): len = 100905, overlap = 225.5
PHY-3002 : Step(1294): len = 102386, overlap = 226
PHY-3002 : Step(1295): len = 103143, overlap = 224.75
PHY-3002 : Step(1296): len = 103906, overlap = 224.25
PHY-3002 : Step(1297): len = 104498, overlap = 221.75
PHY-3002 : Step(1298): len = 105433, overlap = 208
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.27279e-05
PHY-3002 : Step(1299): len = 106767, overlap = 204
PHY-3002 : Step(1300): len = 110506, overlap = 194.75
PHY-3002 : Step(1301): len = 111180, overlap = 189.75
PHY-3002 : Step(1302): len = 112874, overlap = 180
PHY-3002 : Step(1303): len = 114254, overlap = 168.75
PHY-3002 : Step(1304): len = 116110, overlap = 171.25
PHY-3002 : Step(1305): len = 117571, overlap = 170
PHY-3002 : Step(1306): len = 117604, overlap = 166.75
PHY-3002 : Step(1307): len = 117912, overlap = 167.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.54558e-05
PHY-3002 : Step(1308): len = 119198, overlap = 165.75
PHY-3002 : Step(1309): len = 121635, overlap = 162.5
PHY-3002 : Step(1310): len = 123037, overlap = 155.5
PHY-3002 : Step(1311): len = 124031, overlap = 152
PHY-3002 : Step(1312): len = 124311, overlap = 148.5
PHY-3002 : Step(1313): len = 124784, overlap = 145.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.09115e-05
PHY-3002 : Step(1314): len = 126137, overlap = 140.25
PHY-3002 : Step(1315): len = 131766, overlap = 121.25
PHY-3002 : Step(1316): len = 133364, overlap = 113.75
PHY-3002 : Step(1317): len = 135424, overlap = 106.25
PHY-3002 : Step(1318): len = 135273, overlap = 103.25
PHY-3002 : Step(1319): len = 135322, overlap = 99.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020262s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58886e-06
PHY-3002 : Step(1320): len = 136228, overlap = 157
PHY-3002 : Step(1321): len = 131107, overlap = 172.25
PHY-3002 : Step(1322): len = 123725, overlap = 190
PHY-3002 : Step(1323): len = 120838, overlap = 199.25
PHY-3002 : Step(1324): len = 115772, overlap = 221.25
PHY-3002 : Step(1325): len = 110216, overlap = 241.25
PHY-3002 : Step(1326): len = 107353, overlap = 250.75
PHY-3002 : Step(1327): len = 104140, overlap = 258.25
PHY-3002 : Step(1328): len = 101668, overlap = 264.25
PHY-3002 : Step(1329): len = 99272.1, overlap = 266.25
PHY-3002 : Step(1330): len = 98060.8, overlap = 266.5
PHY-3002 : Step(1331): len = 97666.1, overlap = 267.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17772e-06
PHY-3002 : Step(1332): len = 97615.5, overlap = 267.5
PHY-3002 : Step(1333): len = 97906.7, overlap = 267.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00316e-05
PHY-3002 : Step(1334): len = 98604.3, overlap = 266.75
PHY-3002 : Step(1335): len = 99828.5, overlap = 265.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.29316e-05
PHY-3002 : Step(1336): len = 99859.3, overlap = 265.75
PHY-3002 : Step(1337): len = 105011, overlap = 263.5
PHY-3002 : Step(1338): len = 114732, overlap = 246.25
PHY-3002 : Step(1339): len = 113684, overlap = 248.5
PHY-3002 : Step(1340): len = 113814, overlap = 248.25
PHY-3002 : Step(1341): len = 114315, overlap = 245
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.58632e-05
PHY-3002 : Step(1342): len = 115764, overlap = 235
PHY-3002 : Step(1343): len = 124420, overlap = 186.5
PHY-3002 : Step(1344): len = 127730, overlap = 167.25
PHY-3002 : Step(1345): len = 127883, overlap = 163
PHY-3002 : Step(1346): len = 128556, overlap = 160
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.05184e-05
PHY-3002 : Step(1347): len = 130832, overlap = 152.75
PHY-3002 : Step(1348): len = 141495, overlap = 139.5
PHY-3002 : Step(1349): len = 142544, overlap = 136.25
PHY-3002 : Step(1350): len = 142813, overlap = 133.25
PHY-3002 : Step(1351): len = 143651, overlap = 127.25
PHY-3002 : Step(1352): len = 143867, overlap = 117.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.87642e-05
PHY-3002 : Step(1353): len = 146899, overlap = 102.75
PHY-3002 : Step(1354): len = 151297, overlap = 94.25
PHY-3002 : Step(1355): len = 152545, overlap = 89.75
PHY-3002 : Step(1356): len = 153737, overlap = 84
PHY-3002 : Step(1357): len = 155507, overlap = 71.25
PHY-3002 : Step(1358): len = 156529, overlap = 64.5
PHY-3002 : Step(1359): len = 156565, overlap = 60
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000197528
PHY-3002 : Step(1360): len = 159300, overlap = 52.5
PHY-3002 : Step(1361): len = 161066, overlap = 45.75
PHY-3002 : Step(1362): len = 161345, overlap = 40.25
PHY-3002 : Step(1363): len = 161541, overlap = 37.25
PHY-3002 : Step(1364): len = 161884, overlap = 37.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000382913
PHY-3002 : Step(1365): len = 163931, overlap = 37.75
PHY-3002 : Step(1366): len = 165386, overlap = 37.5
PHY-3002 : Step(1367): len = 166369, overlap = 38.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.09639e-05
PHY-3002 : Step(1368): len = 165364, overlap = 111
PHY-3002 : Step(1369): len = 163627, overlap = 109.75
PHY-3002 : Step(1370): len = 162026, overlap = 107
PHY-3002 : Step(1371): len = 160583, overlap = 101.75
PHY-3002 : Step(1372): len = 158887, overlap = 103.75
PHY-3002 : Step(1373): len = 157508, overlap = 103.75
PHY-3002 : Step(1374): len = 156146, overlap = 106.75
PHY-3002 : Step(1375): len = 155190, overlap = 104
PHY-3002 : Step(1376): len = 154181, overlap = 107.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141928
PHY-3002 : Step(1377): len = 156566, overlap = 99.5
PHY-3002 : Step(1378): len = 158784, overlap = 89.5
PHY-3002 : Step(1379): len = 160198, overlap = 81
PHY-3002 : Step(1380): len = 160289, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283855
PHY-3002 : Step(1381): len = 163395, overlap = 73.75
PHY-3002 : Step(1382): len = 166490, overlap = 67.75
PHY-3002 : Step(1383): len = 167452, overlap = 69.5
PHY-3002 : Step(1384): len = 167760, overlap = 68
PHY-3002 : Step(1385): len = 167987, overlap = 69.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.373320s wall, 0.296875s user + 0.312500s system = 0.609375s CPU (163.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166957
PHY-3002 : Step(1386): len = 177204, overlap = 14.75
PHY-3002 : Step(1387): len = 173377, overlap = 24.5
PHY-3002 : Step(1388): len = 169723, overlap = 40.75
PHY-3002 : Step(1389): len = 167702, overlap = 49
PHY-3002 : Step(1390): len = 166450, overlap = 56.75
PHY-3002 : Step(1391): len = 165047, overlap = 63.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333913
PHY-3002 : Step(1392): len = 167325, overlap = 61
PHY-3002 : Step(1393): len = 168673, overlap = 56.25
PHY-3002 : Step(1394): len = 169049, overlap = 58
PHY-3002 : Step(1395): len = 169126, overlap = 60
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000663334
PHY-3002 : Step(1396): len = 170723, overlap = 56
PHY-3002 : Step(1397): len = 172588, overlap = 53.5
PHY-3002 : Step(1398): len = 174092, overlap = 49.5
PHY-3002 : Step(1399): len = 174135, overlap = 49.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.9%)

PHY-3001 : Legalized: Len = 180966, Over = 0
PHY-3001 : Final: Len = 180966, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 460192, over cnt = 118(0%), over = 132, worst = 3
PHY-1002 : len = 460592, over cnt = 61(0%), over = 67, worst = 3
PHY-1002 : len = 460776, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 460800, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 460728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127219s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (147.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31098.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.969611s wall, 1.968750s user + 0.187500s system = 2.156250s CPU (109.5%)

RUN-1004 : used memory is 804 MB, reserved memory is 917 MB, peak memory is 1046 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.227945s wall, 2.265625s user + 0.203125s system = 2.468750s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 190711
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1400): len = 190156, overlap = 1.25
PHY-3002 : Step(1401): len = 190156, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000403769
PHY-3002 : Step(1402): len = 189973, overlap = 0
PHY-3002 : Step(1403): len = 189994, overlap = 0
PHY-3002 : Step(1404): len = 190005, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006922s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25453e-05
PHY-3002 : Step(1405): len = 189795, overlap = 3
PHY-3002 : Step(1406): len = 189795, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50906e-05
PHY-3002 : Step(1407): len = 189769, overlap = 2.5
PHY-3002 : Step(1408): len = 189769, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01811e-05
PHY-3002 : Step(1409): len = 189727, overlap = 1.75
PHY-3002 : Step(1410): len = 189727, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.84069e-05
PHY-3002 : Step(1411): len = 189742, overlap = 6.5
PHY-3002 : Step(1412): len = 189742, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000156814
PHY-3002 : Step(1413): len = 189724, overlap = 6.25
PHY-3002 : Step(1414): len = 189758, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272235
PHY-3002 : Step(1415): len = 189863, overlap = 5.25
PHY-3002 : Step(1416): len = 189863, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046887s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (233.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000298723
PHY-3002 : Step(1417): len = 190194, overlap = 3.75
PHY-3002 : Step(1418): len = 190194, overlap = 3.75
PHY-3002 : Step(1419): len = 190095, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.2%)

PHY-3001 : Legalized: Len = 190613, Over = 0
PHY-3001 : Final: Len = 190613, Over = 0
RUN-1003 : finish command "place -eco" in  3.252612s wall, 3.750000s user + 0.828125s system = 4.578125s CPU (140.8%)

RUN-1004 : used memory is 805 MB, reserved memory is 919 MB, peak memory is 1046 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.924912s wall, 32.765625s user + 6.000000s system = 38.765625s CPU (229.0%)

RUN-1004 : used memory is 805 MB, reserved memory is 919 MB, peak memory is 1046 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2836 to 1974
PHY-1001 : Pin misalignment score is improved from 1974 to 1943
PHY-1001 : Pin misalignment score is improved from 1943 to 1935
PHY-1001 : Pin misalignment score is improved from 1935 to 1935
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 780 nets have [3 - 5] pins
RUN-1001 : 522 nets have [6 - 10] pins
RUN-1001 : 190 nets have [11 - 20] pins
RUN-1001 : 122 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 447056, over cnt = 149(0%), over = 168, worst = 3
PHY-1002 : len = 447936, over cnt = 82(0%), over = 92, worst = 3
PHY-1002 : len = 448016, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 447960, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 447928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119692s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (156.7%)

PHY-1001 : End global routing;  0.320850s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (126.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020012s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 705432, over cnt = 151(0%), over = 154, worst = 2
PHY-1001 : End Routed; 9.926724s wall, 17.031250s user + 1.078125s system = 18.109375s CPU (182.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 700880, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.199292s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (109.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 700264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.099050s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 700304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 700304
PHY-1001 : End DR Iter 3; 0.039445s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (158.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.109237s wall, 20.062500s user + 1.562500s system = 21.625000s CPU (165.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.208468s wall, 21.218750s user + 1.671875s system = 22.890625s CPU (161.1%)

RUN-1004 : used memory is 840 MB, reserved memory is 950 MB, peak memory is 1050 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.212012s wall, 3.343750s user + 1.187500s system = 4.531250s CPU (107.6%)

RUN-1004 : used memory is 840 MB, reserved memory is 950 MB, peak memory is 1050 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47075
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1499 valid insts, and 137058 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000" in  9.813992s wall, 28.078125s user + 1.062500s system = 29.140625s CPU (296.9%)

RUN-1004 : used memory is 842 MB, reserved memory is 950 MB, peak memory is 1050 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.818029s wall, 1.812500s user + 0.156250s system = 1.968750s CPU (108.3%)

RUN-1004 : used memory is 932 MB, reserved memory is 1046 MB, peak memory is 1050 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.695910s wall, 0.250000s user + 0.500000s system = 0.750000s CPU (11.2%)

RUN-1004 : used memory is 962 MB, reserved memory is 1077 MB, peak memory is 1050 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.061444s wall, 2.187500s user + 0.718750s system = 2.906250s CPU (32.1%)

RUN-1004 : used memory is 900 MB, reserved memory is 1014 MB, peak memory is 1050 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand11.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.156866s wall, 1.187500s user + 0.125000s system = 1.312500s CPU (113.5%)

RUN-1004 : used memory is 868 MB, reserved memory is 998 MB, peak memory is 1050 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.214370s wall, 3.828125s user + 0.437500s system = 4.265625s CPU (101.2%)

RUN-1004 : used memory is 868 MB, reserved memory is 998 MB, peak memory is 1050 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.897040s wall, 2.187500s user + 1.062500s system = 3.250000s CPU (112.2%)

RUN-1004 : used memory is 868 MB, reserved memory is 998 MB, peak memory is 1050 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand11.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.29 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  23.940617s wall, 24.109375s user + 3.046875s system = 27.156250s CPU (113.4%)

RUN-1004 : used memory is 872 MB, reserved memory is 999 MB, peak memory is 1050 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.037209s wall, 3.468750s user + 1.031250s system = 4.500000s CPU (111.5%)

RUN-1004 : used memory is 872 MB, reserved memory is 999 MB, peak memory is 1050 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.848275s wall, 1.953125s user + 0.250000s system = 2.203125s CPU (119.2%)

RUN-1004 : used memory is 872 MB, reserved memory is 999 MB, peak memory is 1050 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.107079s wall, 2.234375s user + 0.281250s system = 2.515625s CPU (119.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1420): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(1421): len = 895529, overlap = 27
PHY-3002 : Step(1422): len = 798483, overlap = 27.5
PHY-3002 : Step(1423): len = 731913, overlap = 40
PHY-3002 : Step(1424): len = 671537, overlap = 55.75
PHY-3002 : Step(1425): len = 618478, overlap = 73
PHY-3002 : Step(1426): len = 567496, overlap = 92
PHY-3002 : Step(1427): len = 525911, overlap = 110.5
PHY-3002 : Step(1428): len = 484397, overlap = 129.5
PHY-3002 : Step(1429): len = 447171, overlap = 143.75
PHY-3002 : Step(1430): len = 410631, overlap = 160
PHY-3002 : Step(1431): len = 377142, overlap = 173.25
PHY-3002 : Step(1432): len = 349313, overlap = 185.5
PHY-3002 : Step(1433): len = 313584, overlap = 210.75
PHY-3002 : Step(1434): len = 286370, overlap = 228.25
PHY-3002 : Step(1435): len = 263675, overlap = 246
PHY-3002 : Step(1436): len = 238120, overlap = 262.25
PHY-3002 : Step(1437): len = 209838, overlap = 288.25
PHY-3002 : Step(1438): len = 188632, overlap = 306.5
PHY-3002 : Step(1439): len = 172993, overlap = 320.5
PHY-3002 : Step(1440): len = 146972, overlap = 337.75
PHY-3002 : Step(1441): len = 123197, overlap = 360
PHY-3002 : Step(1442): len = 112025, overlap = 366.75
PHY-3002 : Step(1443): len = 96385.9, overlap = 379.25
PHY-3002 : Step(1444): len = 82754.6, overlap = 389.5
PHY-3002 : Step(1445): len = 73100.8, overlap = 401.5
PHY-3002 : Step(1446): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(1447): len = 64912.8, overlap = 413.75
PHY-3002 : Step(1448): len = 64912.2, overlap = 413.75
PHY-3002 : Step(1449): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(1450): len = 64840.7, overlap = 412.25
PHY-3002 : Step(1451): len = 78730, overlap = 387.25
PHY-3002 : Step(1452): len = 119174, overlap = 339
PHY-3002 : Step(1453): len = 116319, overlap = 341
PHY-3002 : Step(1454): len = 114172, overlap = 343.25
PHY-3002 : Step(1455): len = 112756, overlap = 347
PHY-3002 : Step(1456): len = 111046, overlap = 345
PHY-3002 : Step(1457): len = 110023, overlap = 343.75
PHY-3002 : Step(1458): len = 111001, overlap = 331.5
PHY-3002 : Step(1459): len = 114383, overlap = 315.5
PHY-3002 : Step(1460): len = 111262, overlap = 310.25
PHY-3002 : Step(1461): len = 110592, overlap = 307.5
PHY-3002 : Step(1462): len = 110501, overlap = 300
PHY-3002 : Step(1463): len = 111982, overlap = 282.25
PHY-3002 : Step(1464): len = 111556, overlap = 275.75
PHY-3002 : Step(1465): len = 110742, overlap = 276
PHY-3002 : Step(1466): len = 110293, overlap = 269
PHY-3002 : Step(1467): len = 110110, overlap = 268.5
PHY-3002 : Step(1468): len = 109090, overlap = 265.5
PHY-3002 : Step(1469): len = 108788, overlap = 266.75
PHY-3002 : Step(1470): len = 107501, overlap = 268.25
PHY-3002 : Step(1471): len = 106964, overlap = 268.75
PHY-3002 : Step(1472): len = 105870, overlap = 271.25
PHY-3002 : Step(1473): len = 105004, overlap = 274
PHY-3002 : Step(1474): len = 103939, overlap = 271.75
PHY-3002 : Step(1475): len = 102252, overlap = 266.5
PHY-3002 : Step(1476): len = 101164, overlap = 261.75
PHY-3002 : Step(1477): len = 100514, overlap = 258.75
PHY-3002 : Step(1478): len = 98673, overlap = 259.75
PHY-3002 : Step(1479): len = 97446.5, overlap = 259.75
PHY-3002 : Step(1480): len = 96554.7, overlap = 263.75
PHY-3002 : Step(1481): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(1482): len = 96173.4, overlap = 266
PHY-3002 : Step(1483): len = 98567.9, overlap = 261.75
PHY-3002 : Step(1484): len = 100037, overlap = 258.5
PHY-3002 : Step(1485): len = 102494, overlap = 244.75
PHY-3002 : Step(1486): len = 106269, overlap = 229.25
PHY-3002 : Step(1487): len = 105729, overlap = 228.75
PHY-3002 : Step(1488): len = 105668, overlap = 228
PHY-3002 : Step(1489): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(1490): len = 108763, overlap = 224.25
PHY-3002 : Step(1491): len = 115569, overlap = 209.75
PHY-3002 : Step(1492): len = 115768, overlap = 202
PHY-3002 : Step(1493): len = 116759, overlap = 196
PHY-3002 : Step(1494): len = 119356, overlap = 190.25
PHY-3002 : Step(1495): len = 123464, overlap = 176.25
PHY-3002 : Step(1496): len = 126281, overlap = 165.25
PHY-3002 : Step(1497): len = 126054, overlap = 163.25
PHY-3002 : Step(1498): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(1499): len = 130735, overlap = 150.75
PHY-3002 : Step(1500): len = 137890, overlap = 135
PHY-3002 : Step(1501): len = 137649, overlap = 131.75
PHY-3002 : Step(1502): len = 137640, overlap = 135.75
PHY-3002 : Step(1503): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(1504): len = 141124, overlap = 125.75
PHY-3002 : Step(1505): len = 147442, overlap = 115
PHY-3002 : Step(1506): len = 150256, overlap = 114
PHY-3002 : Step(1507): len = 151290, overlap = 119.75
PHY-3002 : Step(1508): len = 151727, overlap = 112.25
PHY-3002 : Step(1509): len = 151363, overlap = 115.5
PHY-3002 : Step(1510): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(1511): len = 152299, overlap = 114.5
PHY-3002 : Step(1512): len = 155707, overlap = 106.5
PHY-3002 : Step(1513): len = 157046, overlap = 103.75
PHY-3002 : Step(1514): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(1515): len = 159336, overlap = 98
PHY-3002 : Step(1516): len = 160609, overlap = 95
PHY-3002 : Step(1517): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024918s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (125.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(1518): len = 161395, overlap = 143.5
PHY-3002 : Step(1519): len = 149924, overlap = 162
PHY-3002 : Step(1520): len = 144395, overlap = 168.5
PHY-3002 : Step(1521): len = 141222, overlap = 174.5
PHY-3002 : Step(1522): len = 137269, overlap = 180.75
PHY-3002 : Step(1523): len = 133470, overlap = 184
PHY-3002 : Step(1524): len = 129679, overlap = 190.25
PHY-3002 : Step(1525): len = 125974, overlap = 199.25
PHY-3002 : Step(1526): len = 121476, overlap = 202.75
PHY-3002 : Step(1527): len = 118603, overlap = 204.25
PHY-3002 : Step(1528): len = 115636, overlap = 205.25
PHY-3002 : Step(1529): len = 112873, overlap = 211
PHY-3002 : Step(1530): len = 111113, overlap = 215.5
PHY-3002 : Step(1531): len = 109224, overlap = 221.5
PHY-3002 : Step(1532): len = 107962, overlap = 223.25
PHY-3002 : Step(1533): len = 106707, overlap = 231
PHY-3002 : Step(1534): len = 106311, overlap = 246.75
PHY-3002 : Step(1535): len = 105553, overlap = 251.5
PHY-3002 : Step(1536): len = 105125, overlap = 254.75
PHY-3002 : Step(1537): len = 104791, overlap = 257.5
PHY-3002 : Step(1538): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(1539): len = 105801, overlap = 259
PHY-3002 : Step(1540): len = 110708, overlap = 250.5
PHY-3002 : Step(1541): len = 112464, overlap = 242.25
PHY-3002 : Step(1542): len = 113166, overlap = 231.5
PHY-3002 : Step(1543): len = 114928, overlap = 218.5
PHY-3002 : Step(1544): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(1545): len = 117536, overlap = 197.75
PHY-3002 : Step(1546): len = 123450, overlap = 177.5
PHY-3002 : Step(1547): len = 124071, overlap = 171.5
PHY-3002 : Step(1548): len = 125792, overlap = 166.25
PHY-3002 : Step(1549): len = 129263, overlap = 157.75
PHY-3002 : Step(1550): len = 132811, overlap = 150
PHY-3002 : Step(1551): len = 135293, overlap = 144.75
PHY-3002 : Step(1552): len = 135832, overlap = 139.75
PHY-3002 : Step(1553): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(1554): len = 138364, overlap = 132.75
PHY-3002 : Step(1555): len = 142605, overlap = 126.75
PHY-3002 : Step(1556): len = 143440, overlap = 121.75
PHY-3002 : Step(1557): len = 144021, overlap = 120.25
PHY-3002 : Step(1558): len = 145088, overlap = 114.75
PHY-3002 : Step(1559): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(1560): len = 148847, overlap = 103.5
PHY-3002 : Step(1561): len = 156208, overlap = 95.75
PHY-3002 : Step(1562): len = 158511, overlap = 87.75
PHY-3002 : Step(1563): len = 158946, overlap = 82.5
PHY-3002 : Step(1564): len = 159529, overlap = 79
PHY-3002 : Step(1565): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(1566): len = 163615, overlap = 69.25
PHY-3002 : Step(1567): len = 165593, overlap = 65
PHY-3002 : Step(1568): len = 166491, overlap = 55.5
PHY-3002 : Step(1569): len = 167328, overlap = 51
PHY-3002 : Step(1570): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(1571): len = 169822, overlap = 52
PHY-3002 : Step(1572): len = 171572, overlap = 48.75
PHY-3002 : Step(1573): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(1574): len = 171483, overlap = 108
PHY-3002 : Step(1575): len = 169450, overlap = 99.25
PHY-3002 : Step(1576): len = 166826, overlap = 101.25
PHY-3002 : Step(1577): len = 164037, overlap = 100.5
PHY-3002 : Step(1578): len = 161999, overlap = 97
PHY-3002 : Step(1579): len = 159668, overlap = 95.75
PHY-3002 : Step(1580): len = 157935, overlap = 101.5
PHY-3002 : Step(1581): len = 156150, overlap = 108.25
PHY-3002 : Step(1582): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(1583): len = 157839, overlap = 107.5
PHY-3002 : Step(1584): len = 160150, overlap = 103.25
PHY-3002 : Step(1585): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(1586): len = 165174, overlap = 87
PHY-3002 : Step(1587): len = 170251, overlap = 77.25
PHY-3002 : Step(1588): len = 170596, overlap = 73.5
PHY-3002 : Step(1589): len = 171138, overlap = 70.25
PHY-3002 : Step(1590): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.397436s wall, 0.375000s user + 0.312500s system = 0.687500s CPU (173.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(1591): len = 181260, overlap = 14.5
PHY-3002 : Step(1592): len = 176823, overlap = 29.25
PHY-3002 : Step(1593): len = 172853, overlap = 45.25
PHY-3002 : Step(1594): len = 170681, overlap = 57.5
PHY-3002 : Step(1595): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(1596): len = 171601, overlap = 61.5
PHY-3002 : Step(1597): len = 173563, overlap = 58.25
PHY-3002 : Step(1598): len = 173986, overlap = 55.5
PHY-3002 : Step(1599): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(1600): len = 175670, overlap = 57
PHY-3002 : Step(1601): len = 177323, overlap = 57.75
PHY-3002 : Step(1602): len = 179006, overlap = 55.75
PHY-3002 : Step(1603): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028396s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161115s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (164.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.762510s wall, 1.781250s user + 0.218750s system = 2.000000s CPU (113.5%)

RUN-1004 : used memory is 873 MB, reserved memory is 999 MB, peak memory is 1050 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.977090s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1604): len = 192345, overlap = 0
PHY-3002 : Step(1605): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(1606): len = 192283, overlap = 3.75
PHY-3002 : Step(1607): len = 192283, overlap = 3.75
PHY-3002 : Step(1608): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(1609): len = 192193, overlap = 4.5
PHY-3002 : Step(1610): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(1611): len = 192102, overlap = 3.75
PHY-3002 : Step(1612): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(1613): len = 192127, overlap = 7.5
PHY-3002 : Step(1614): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(1615): len = 192070, overlap = 6
PHY-3002 : Step(1616): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(1617): len = 192250, overlap = 5
PHY-3002 : Step(1618): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038782s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (120.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(1619): len = 192391, overlap = 1.75
PHY-3002 : Step(1620): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.826979s wall, 3.109375s user + 0.671875s system = 3.781250s CPU (133.8%)

RUN-1004 : used memory is 873 MB, reserved memory is 999 MB, peak memory is 1050 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.831597s wall, 31.859375s user + 6.328125s system = 38.187500s CPU (226.9%)

RUN-1004 : used memory is 873 MB, reserved memory is 999 MB, peak memory is 1050 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124490s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (138.1%)

PHY-1001 : End global routing;  0.347114s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (121.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023715s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.860795s wall, 18.843750s user + 1.500000s system = 20.343750s CPU (187.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.250735s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (118.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.061832s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (151.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.374686s wall, 22.203125s user + 2.125000s system = 24.328125s CPU (169.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.395179s wall, 23.281250s user + 2.234375s system = 25.515625s CPU (165.7%)

RUN-1004 : used memory is 881 MB, reserved memory is 1005 MB, peak memory is 1105 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.347333s wall, 3.515625s user + 1.093750s system = 4.609375s CPU (106.0%)

RUN-1004 : used memory is 881 MB, reserved memory is 1005 MB, peak memory is 1105 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.984159s wall, 34.281250s user + 1.953125s system = 36.234375s CPU (302.4%)

RUN-1004 : used memory is 885 MB, reserved memory is 1008 MB, peak memory is 1105 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.835222s wall, 1.765625s user + 0.437500s system = 2.203125s CPU (120.0%)

RUN-1004 : used memory is 908 MB, reserved memory is 1063 MB, peak memory is 1105 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.695875s wall, 0.531250s user + 1.000000s system = 1.531250s CPU (22.9%)

RUN-1004 : used memory is 935 MB, reserved memory is 1093 MB, peak memory is 1105 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.072656s wall, 2.421875s user + 1.531250s system = 3.953125s CPU (43.6%)

RUN-1004 : used memory is 883 MB, reserved memory is 1040 MB, peak memory is 1105 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.733797s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (109.9%)

RUN-1004 : used memory is 916 MB, reserved memory is 1072 MB, peak memory is 1105 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.660767s wall, 0.312500s user + 0.578125s system = 0.890625s CPU (13.4%)

RUN-1004 : used memory is 938 MB, reserved memory is 1095 MB, peak memory is 1105 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.929905s wall, 2.203125s user + 0.781250s system = 2.984375s CPU (33.4%)

RUN-1004 : used memory is 887 MB, reserved memory is 1044 MB, peak memory is 1105 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand12.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.132399s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (106.2%)

RUN-1004 : used memory is 823 MB, reserved memory is 976 MB, peak memory is 1105 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.395509s wall, 3.968750s user + 0.593750s system = 4.562500s CPU (103.8%)

RUN-1004 : used memory is 824 MB, reserved memory is 977 MB, peak memory is 1105 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.238120s wall, 2.609375s user + 0.968750s system = 3.578125s CPU (110.5%)

RUN-1004 : used memory is 825 MB, reserved memory is 978 MB, peak memory is 1105 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand12.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.99 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.714155s wall, 20.687500s user + 2.031250s system = 22.718750s CPU (109.7%)

RUN-1004 : used memory is 843 MB, reserved memory is 990 MB, peak memory is 1105 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.853690s wall, 3.187500s user + 0.968750s system = 4.156250s CPU (107.9%)

RUN-1004 : used memory is 845 MB, reserved memory is 992 MB, peak memory is 1105 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.610178s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (109.7%)

RUN-1004 : used memory is 846 MB, reserved memory is 992 MB, peak memory is 1105 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.875197s wall, 1.906250s user + 0.187500s system = 2.093750s CPU (111.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1621): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(1622): len = 895529, overlap = 27
PHY-3002 : Step(1623): len = 798483, overlap = 27.5
PHY-3002 : Step(1624): len = 731913, overlap = 40
PHY-3002 : Step(1625): len = 671537, overlap = 55.75
PHY-3002 : Step(1626): len = 618478, overlap = 73
PHY-3002 : Step(1627): len = 567496, overlap = 92
PHY-3002 : Step(1628): len = 525911, overlap = 110.5
PHY-3002 : Step(1629): len = 484397, overlap = 129.5
PHY-3002 : Step(1630): len = 447171, overlap = 143.75
PHY-3002 : Step(1631): len = 410631, overlap = 160
PHY-3002 : Step(1632): len = 377142, overlap = 173.25
PHY-3002 : Step(1633): len = 349313, overlap = 185.5
PHY-3002 : Step(1634): len = 313584, overlap = 210.75
PHY-3002 : Step(1635): len = 286370, overlap = 228.25
PHY-3002 : Step(1636): len = 263675, overlap = 246
PHY-3002 : Step(1637): len = 238120, overlap = 262.25
PHY-3002 : Step(1638): len = 209838, overlap = 288.25
PHY-3002 : Step(1639): len = 188632, overlap = 306.5
PHY-3002 : Step(1640): len = 172993, overlap = 320.5
PHY-3002 : Step(1641): len = 146972, overlap = 337.75
PHY-3002 : Step(1642): len = 123197, overlap = 360
PHY-3002 : Step(1643): len = 112025, overlap = 366.75
PHY-3002 : Step(1644): len = 96385.9, overlap = 379.25
PHY-3002 : Step(1645): len = 82754.6, overlap = 389.5
PHY-3002 : Step(1646): len = 73100.8, overlap = 401.5
PHY-3002 : Step(1647): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(1648): len = 64912.8, overlap = 413.75
PHY-3002 : Step(1649): len = 64912.2, overlap = 413.75
PHY-3002 : Step(1650): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(1651): len = 64840.7, overlap = 412.25
PHY-3002 : Step(1652): len = 78730, overlap = 387.25
PHY-3002 : Step(1653): len = 119174, overlap = 339
PHY-3002 : Step(1654): len = 116319, overlap = 341
PHY-3002 : Step(1655): len = 114172, overlap = 343.25
PHY-3002 : Step(1656): len = 112756, overlap = 347
PHY-3002 : Step(1657): len = 111046, overlap = 345
PHY-3002 : Step(1658): len = 110023, overlap = 343.75
PHY-3002 : Step(1659): len = 111001, overlap = 331.5
PHY-3002 : Step(1660): len = 114383, overlap = 315.5
PHY-3002 : Step(1661): len = 111262, overlap = 310.25
PHY-3002 : Step(1662): len = 110592, overlap = 307.5
PHY-3002 : Step(1663): len = 110501, overlap = 300
PHY-3002 : Step(1664): len = 111982, overlap = 282.25
PHY-3002 : Step(1665): len = 111556, overlap = 275.75
PHY-3002 : Step(1666): len = 110742, overlap = 276
PHY-3002 : Step(1667): len = 110293, overlap = 269
PHY-3002 : Step(1668): len = 110110, overlap = 268.5
PHY-3002 : Step(1669): len = 109090, overlap = 265.5
PHY-3002 : Step(1670): len = 108788, overlap = 266.75
PHY-3002 : Step(1671): len = 107501, overlap = 268.25
PHY-3002 : Step(1672): len = 106964, overlap = 268.75
PHY-3002 : Step(1673): len = 105870, overlap = 271.25
PHY-3002 : Step(1674): len = 105004, overlap = 274
PHY-3002 : Step(1675): len = 103939, overlap = 271.75
PHY-3002 : Step(1676): len = 102252, overlap = 266.5
PHY-3002 : Step(1677): len = 101164, overlap = 261.75
PHY-3002 : Step(1678): len = 100514, overlap = 258.75
PHY-3002 : Step(1679): len = 98673, overlap = 259.75
PHY-3002 : Step(1680): len = 97446.5, overlap = 259.75
PHY-3002 : Step(1681): len = 96554.7, overlap = 263.75
PHY-3002 : Step(1682): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(1683): len = 96173.4, overlap = 266
PHY-3002 : Step(1684): len = 98567.9, overlap = 261.75
PHY-3002 : Step(1685): len = 100037, overlap = 258.5
PHY-3002 : Step(1686): len = 102494, overlap = 244.75
PHY-3002 : Step(1687): len = 106269, overlap = 229.25
PHY-3002 : Step(1688): len = 105729, overlap = 228.75
PHY-3002 : Step(1689): len = 105668, overlap = 228
PHY-3002 : Step(1690): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(1691): len = 108763, overlap = 224.25
PHY-3002 : Step(1692): len = 115569, overlap = 209.75
PHY-3002 : Step(1693): len = 115768, overlap = 202
PHY-3002 : Step(1694): len = 116759, overlap = 196
PHY-3002 : Step(1695): len = 119356, overlap = 190.25
PHY-3002 : Step(1696): len = 123464, overlap = 176.25
PHY-3002 : Step(1697): len = 126281, overlap = 165.25
PHY-3002 : Step(1698): len = 126054, overlap = 163.25
PHY-3002 : Step(1699): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(1700): len = 130735, overlap = 150.75
PHY-3002 : Step(1701): len = 137890, overlap = 135
PHY-3002 : Step(1702): len = 137649, overlap = 131.75
PHY-3002 : Step(1703): len = 137640, overlap = 135.75
PHY-3002 : Step(1704): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(1705): len = 141124, overlap = 125.75
PHY-3002 : Step(1706): len = 147442, overlap = 115
PHY-3002 : Step(1707): len = 150256, overlap = 114
PHY-3002 : Step(1708): len = 151290, overlap = 119.75
PHY-3002 : Step(1709): len = 151727, overlap = 112.25
PHY-3002 : Step(1710): len = 151363, overlap = 115.5
PHY-3002 : Step(1711): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(1712): len = 152299, overlap = 114.5
PHY-3002 : Step(1713): len = 155707, overlap = 106.5
PHY-3002 : Step(1714): len = 157046, overlap = 103.75
PHY-3002 : Step(1715): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(1716): len = 159336, overlap = 98
PHY-3002 : Step(1717): len = 160609, overlap = 95
PHY-3002 : Step(1718): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020458s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (229.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(1719): len = 161395, overlap = 143.5
PHY-3002 : Step(1720): len = 149924, overlap = 162
PHY-3002 : Step(1721): len = 144395, overlap = 168.5
PHY-3002 : Step(1722): len = 141222, overlap = 174.5
PHY-3002 : Step(1723): len = 137269, overlap = 180.75
PHY-3002 : Step(1724): len = 133470, overlap = 184
PHY-3002 : Step(1725): len = 129679, overlap = 190.25
PHY-3002 : Step(1726): len = 125974, overlap = 199.25
PHY-3002 : Step(1727): len = 121476, overlap = 202.75
PHY-3002 : Step(1728): len = 118603, overlap = 204.25
PHY-3002 : Step(1729): len = 115636, overlap = 205.25
PHY-3002 : Step(1730): len = 112873, overlap = 211
PHY-3002 : Step(1731): len = 111113, overlap = 215.5
PHY-3002 : Step(1732): len = 109224, overlap = 221.5
PHY-3002 : Step(1733): len = 107962, overlap = 223.25
PHY-3002 : Step(1734): len = 106707, overlap = 231
PHY-3002 : Step(1735): len = 106311, overlap = 246.75
PHY-3002 : Step(1736): len = 105553, overlap = 251.5
PHY-3002 : Step(1737): len = 105125, overlap = 254.75
PHY-3002 : Step(1738): len = 104791, overlap = 257.5
PHY-3002 : Step(1739): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(1740): len = 105801, overlap = 259
PHY-3002 : Step(1741): len = 110708, overlap = 250.5
PHY-3002 : Step(1742): len = 112464, overlap = 242.25
PHY-3002 : Step(1743): len = 113166, overlap = 231.5
PHY-3002 : Step(1744): len = 114928, overlap = 218.5
PHY-3002 : Step(1745): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(1746): len = 117536, overlap = 197.75
PHY-3002 : Step(1747): len = 123450, overlap = 177.5
PHY-3002 : Step(1748): len = 124071, overlap = 171.5
PHY-3002 : Step(1749): len = 125792, overlap = 166.25
PHY-3002 : Step(1750): len = 129263, overlap = 157.75
PHY-3002 : Step(1751): len = 132811, overlap = 150
PHY-3002 : Step(1752): len = 135293, overlap = 144.75
PHY-3002 : Step(1753): len = 135832, overlap = 139.75
PHY-3002 : Step(1754): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(1755): len = 138364, overlap = 132.75
PHY-3002 : Step(1756): len = 142605, overlap = 126.75
PHY-3002 : Step(1757): len = 143440, overlap = 121.75
PHY-3002 : Step(1758): len = 144021, overlap = 120.25
PHY-3002 : Step(1759): len = 145088, overlap = 114.75
PHY-3002 : Step(1760): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(1761): len = 148847, overlap = 103.5
PHY-3002 : Step(1762): len = 156208, overlap = 95.75
PHY-3002 : Step(1763): len = 158511, overlap = 87.75
PHY-3002 : Step(1764): len = 158946, overlap = 82.5
PHY-3002 : Step(1765): len = 159529, overlap = 79
PHY-3002 : Step(1766): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(1767): len = 163615, overlap = 69.25
PHY-3002 : Step(1768): len = 165593, overlap = 65
PHY-3002 : Step(1769): len = 166491, overlap = 55.5
PHY-3002 : Step(1770): len = 167328, overlap = 51
PHY-3002 : Step(1771): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(1772): len = 169822, overlap = 52
PHY-3002 : Step(1773): len = 171572, overlap = 48.75
PHY-3002 : Step(1774): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(1775): len = 171483, overlap = 108
PHY-3002 : Step(1776): len = 169450, overlap = 99.25
PHY-3002 : Step(1777): len = 166826, overlap = 101.25
PHY-3002 : Step(1778): len = 164037, overlap = 100.5
PHY-3002 : Step(1779): len = 161999, overlap = 97
PHY-3002 : Step(1780): len = 159668, overlap = 95.75
PHY-3002 : Step(1781): len = 157935, overlap = 101.5
PHY-3002 : Step(1782): len = 156150, overlap = 108.25
PHY-3002 : Step(1783): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(1784): len = 157839, overlap = 107.5
PHY-3002 : Step(1785): len = 160150, overlap = 103.25
PHY-3002 : Step(1786): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(1787): len = 165174, overlap = 87
PHY-3002 : Step(1788): len = 170251, overlap = 77.25
PHY-3002 : Step(1789): len = 170596, overlap = 73.5
PHY-3002 : Step(1790): len = 171138, overlap = 70.25
PHY-3002 : Step(1791): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.388684s wall, 0.406250s user + 0.187500s system = 0.593750s CPU (152.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(1792): len = 181260, overlap = 14.5
PHY-3002 : Step(1793): len = 176823, overlap = 29.25
PHY-3002 : Step(1794): len = 172853, overlap = 45.25
PHY-3002 : Step(1795): len = 170681, overlap = 57.5
PHY-3002 : Step(1796): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(1797): len = 171601, overlap = 61.5
PHY-3002 : Step(1798): len = 173563, overlap = 58.25
PHY-3002 : Step(1799): len = 173986, overlap = 55.5
PHY-3002 : Step(1800): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(1801): len = 175670, overlap = 57
PHY-3002 : Step(1802): len = 177323, overlap = 57.75
PHY-3002 : Step(1803): len = 179006, overlap = 55.75
PHY-3002 : Step(1804): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024019s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (260.2%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129867s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (120.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.956340s wall, 1.937500s user + 0.250000s system = 2.187500s CPU (111.8%)

RUN-1004 : used memory is 851 MB, reserved memory is 995 MB, peak memory is 1105 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.207574s wall, 2.187500s user + 0.312500s system = 2.500000s CPU (113.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1805): len = 192345, overlap = 0
PHY-3002 : Step(1806): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004843s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (645.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(1807): len = 192283, overlap = 3.75
PHY-3002 : Step(1808): len = 192283, overlap = 3.75
PHY-3002 : Step(1809): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(1810): len = 192193, overlap = 4.5
PHY-3002 : Step(1811): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(1812): len = 192102, overlap = 3.75
PHY-3002 : Step(1813): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(1814): len = 192127, overlap = 7.5
PHY-3002 : Step(1815): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(1816): len = 192070, overlap = 6
PHY-3002 : Step(1817): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(1818): len = 192250, overlap = 5
PHY-3002 : Step(1819): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043176s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (108.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(1820): len = 192391, overlap = 1.75
PHY-3002 : Step(1821): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007408s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (210.9%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  3.074939s wall, 3.312500s user + 0.906250s system = 4.218750s CPU (137.2%)

RUN-1004 : used memory is 853 MB, reserved memory is 997 MB, peak memory is 1105 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.512595s wall, 32.000000s user + 5.937500s system = 37.937500s CPU (229.7%)

RUN-1004 : used memory is 853 MB, reserved memory is 997 MB, peak memory is 1105 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118414s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (158.3%)

PHY-1001 : End global routing;  0.306329s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (122.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.538803s wall, 18.265625s user + 1.328125s system = 19.593750s CPU (185.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.247584s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (119.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.055291s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (113.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.895426s wall, 21.562500s user + 1.781250s system = 23.343750s CPU (168.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.846656s wall, 22.578125s user + 1.859375s system = 24.437500s CPU (164.6%)

RUN-1004 : used memory is 892 MB, reserved memory is 1037 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.511202s wall, 3.546875s user + 1.234375s system = 4.781250s CPU (106.0%)

RUN-1004 : used memory is 892 MB, reserved memory is 1037 MB, peak memory is 1112 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  10.850034s wall, 31.687500s user + 1.640625s system = 33.328125s CPU (307.2%)

RUN-1004 : used memory is 895 MB, reserved memory is 1039 MB, peak memory is 1112 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.736583s wall, 1.703125s user + 0.171875s system = 1.875000s CPU (108.0%)

RUN-1004 : used memory is 936 MB, reserved memory is 1077 MB, peak memory is 1112 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.703053s wall, 0.234375s user + 0.578125s system = 0.812500s CPU (12.1%)

RUN-1004 : used memory is 962 MB, reserved memory is 1104 MB, peak memory is 1112 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.977104s wall, 2.031250s user + 0.812500s system = 2.843750s CPU (31.7%)

RUN-1004 : used memory is 916 MB, reserved memory is 1057 MB, peak memory is 1112 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand11.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.358707s wall, 1.375000s user + 0.156250s system = 1.531250s CPU (112.7%)

RUN-1004 : used memory is 836 MB, reserved memory is 1049 MB, peak memory is 1112 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.165468s wall, 3.765625s user + 0.500000s system = 4.265625s CPU (102.4%)

RUN-1004 : used memory is 837 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.186927s wall, 2.609375s user + 0.937500s system = 3.546875s CPU (111.3%)

RUN-1004 : used memory is 838 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand11.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.978563s wall, 20.859375s user + 2.140625s system = 23.000000s CPU (109.6%)

RUN-1004 : used memory is 853 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.139366s wall, 3.171875s user + 1.218750s system = 4.390625s CPU (106.1%)

RUN-1004 : used memory is 854 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.479194s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (106.7%)

RUN-1004 : used memory is 855 MB, reserved memory is 1049 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.689290s wall, 1.718750s user + 0.140625s system = 1.859375s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1822): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(1823): len = 895529, overlap = 27
PHY-3002 : Step(1824): len = 798483, overlap = 27.5
PHY-3002 : Step(1825): len = 731913, overlap = 40
PHY-3002 : Step(1826): len = 671537, overlap = 55.75
PHY-3002 : Step(1827): len = 618478, overlap = 73
PHY-3002 : Step(1828): len = 567496, overlap = 92
PHY-3002 : Step(1829): len = 525911, overlap = 110.5
PHY-3002 : Step(1830): len = 484397, overlap = 129.5
PHY-3002 : Step(1831): len = 447171, overlap = 143.75
PHY-3002 : Step(1832): len = 410631, overlap = 160
PHY-3002 : Step(1833): len = 377142, overlap = 173.25
PHY-3002 : Step(1834): len = 349313, overlap = 185.5
PHY-3002 : Step(1835): len = 313584, overlap = 210.75
PHY-3002 : Step(1836): len = 286370, overlap = 228.25
PHY-3002 : Step(1837): len = 263675, overlap = 246
PHY-3002 : Step(1838): len = 238120, overlap = 262.25
PHY-3002 : Step(1839): len = 209838, overlap = 288.25
PHY-3002 : Step(1840): len = 188632, overlap = 306.5
PHY-3002 : Step(1841): len = 172993, overlap = 320.5
PHY-3002 : Step(1842): len = 146972, overlap = 337.75
PHY-3002 : Step(1843): len = 123197, overlap = 360
PHY-3002 : Step(1844): len = 112025, overlap = 366.75
PHY-3002 : Step(1845): len = 96385.9, overlap = 379.25
PHY-3002 : Step(1846): len = 82754.6, overlap = 389.5
PHY-3002 : Step(1847): len = 73100.8, overlap = 401.5
PHY-3002 : Step(1848): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(1849): len = 64912.8, overlap = 413.75
PHY-3002 : Step(1850): len = 64912.2, overlap = 413.75
PHY-3002 : Step(1851): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(1852): len = 64840.7, overlap = 412.25
PHY-3002 : Step(1853): len = 78730, overlap = 387.25
PHY-3002 : Step(1854): len = 119174, overlap = 339
PHY-3002 : Step(1855): len = 116319, overlap = 341
PHY-3002 : Step(1856): len = 114172, overlap = 343.25
PHY-3002 : Step(1857): len = 112756, overlap = 347
PHY-3002 : Step(1858): len = 111046, overlap = 345
PHY-3002 : Step(1859): len = 110023, overlap = 343.75
PHY-3002 : Step(1860): len = 111001, overlap = 331.5
PHY-3002 : Step(1861): len = 114383, overlap = 315.5
PHY-3002 : Step(1862): len = 111262, overlap = 310.25
PHY-3002 : Step(1863): len = 110592, overlap = 307.5
PHY-3002 : Step(1864): len = 110501, overlap = 300
PHY-3002 : Step(1865): len = 111982, overlap = 282.25
PHY-3002 : Step(1866): len = 111556, overlap = 275.75
PHY-3002 : Step(1867): len = 110742, overlap = 276
PHY-3002 : Step(1868): len = 110293, overlap = 269
PHY-3002 : Step(1869): len = 110110, overlap = 268.5
PHY-3002 : Step(1870): len = 109090, overlap = 265.5
PHY-3002 : Step(1871): len = 108788, overlap = 266.75
PHY-3002 : Step(1872): len = 107501, overlap = 268.25
PHY-3002 : Step(1873): len = 106964, overlap = 268.75
PHY-3002 : Step(1874): len = 105870, overlap = 271.25
PHY-3002 : Step(1875): len = 105004, overlap = 274
PHY-3002 : Step(1876): len = 103939, overlap = 271.75
PHY-3002 : Step(1877): len = 102252, overlap = 266.5
PHY-3002 : Step(1878): len = 101164, overlap = 261.75
PHY-3002 : Step(1879): len = 100514, overlap = 258.75
PHY-3002 : Step(1880): len = 98673, overlap = 259.75
PHY-3002 : Step(1881): len = 97446.5, overlap = 259.75
PHY-3002 : Step(1882): len = 96554.7, overlap = 263.75
PHY-3002 : Step(1883): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(1884): len = 96173.4, overlap = 266
PHY-3002 : Step(1885): len = 98567.9, overlap = 261.75
PHY-3002 : Step(1886): len = 100037, overlap = 258.5
PHY-3002 : Step(1887): len = 102494, overlap = 244.75
PHY-3002 : Step(1888): len = 106269, overlap = 229.25
PHY-3002 : Step(1889): len = 105729, overlap = 228.75
PHY-3002 : Step(1890): len = 105668, overlap = 228
PHY-3002 : Step(1891): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(1892): len = 108763, overlap = 224.25
PHY-3002 : Step(1893): len = 115569, overlap = 209.75
PHY-3002 : Step(1894): len = 115768, overlap = 202
PHY-3002 : Step(1895): len = 116759, overlap = 196
PHY-3002 : Step(1896): len = 119356, overlap = 190.25
PHY-3002 : Step(1897): len = 123464, overlap = 176.25
PHY-3002 : Step(1898): len = 126281, overlap = 165.25
PHY-3002 : Step(1899): len = 126054, overlap = 163.25
PHY-3002 : Step(1900): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(1901): len = 130735, overlap = 150.75
PHY-3002 : Step(1902): len = 137890, overlap = 135
PHY-3002 : Step(1903): len = 137649, overlap = 131.75
PHY-3002 : Step(1904): len = 137640, overlap = 135.75
PHY-3002 : Step(1905): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(1906): len = 141124, overlap = 125.75
PHY-3002 : Step(1907): len = 147442, overlap = 115
PHY-3002 : Step(1908): len = 150256, overlap = 114
PHY-3002 : Step(1909): len = 151290, overlap = 119.75
PHY-3002 : Step(1910): len = 151727, overlap = 112.25
PHY-3002 : Step(1911): len = 151363, overlap = 115.5
PHY-3002 : Step(1912): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(1913): len = 152299, overlap = 114.5
PHY-3002 : Step(1914): len = 155707, overlap = 106.5
PHY-3002 : Step(1915): len = 157046, overlap = 103.75
PHY-3002 : Step(1916): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(1917): len = 159336, overlap = 98
PHY-3002 : Step(1918): len = 160609, overlap = 95
PHY-3002 : Step(1919): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016581s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (188.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(1920): len = 161395, overlap = 143.5
PHY-3002 : Step(1921): len = 149924, overlap = 162
PHY-3002 : Step(1922): len = 144395, overlap = 168.5
PHY-3002 : Step(1923): len = 141222, overlap = 174.5
PHY-3002 : Step(1924): len = 137269, overlap = 180.75
PHY-3002 : Step(1925): len = 133470, overlap = 184
PHY-3002 : Step(1926): len = 129679, overlap = 190.25
PHY-3002 : Step(1927): len = 125974, overlap = 199.25
PHY-3002 : Step(1928): len = 121476, overlap = 202.75
PHY-3002 : Step(1929): len = 118603, overlap = 204.25
PHY-3002 : Step(1930): len = 115636, overlap = 205.25
PHY-3002 : Step(1931): len = 112873, overlap = 211
PHY-3002 : Step(1932): len = 111113, overlap = 215.5
PHY-3002 : Step(1933): len = 109224, overlap = 221.5
PHY-3002 : Step(1934): len = 107962, overlap = 223.25
PHY-3002 : Step(1935): len = 106707, overlap = 231
PHY-3002 : Step(1936): len = 106311, overlap = 246.75
PHY-3002 : Step(1937): len = 105553, overlap = 251.5
PHY-3002 : Step(1938): len = 105125, overlap = 254.75
PHY-3002 : Step(1939): len = 104791, overlap = 257.5
PHY-3002 : Step(1940): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(1941): len = 105801, overlap = 259
PHY-3002 : Step(1942): len = 110708, overlap = 250.5
PHY-3002 : Step(1943): len = 112464, overlap = 242.25
PHY-3002 : Step(1944): len = 113166, overlap = 231.5
PHY-3002 : Step(1945): len = 114928, overlap = 218.5
PHY-3002 : Step(1946): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(1947): len = 117536, overlap = 197.75
PHY-3002 : Step(1948): len = 123450, overlap = 177.5
PHY-3002 : Step(1949): len = 124071, overlap = 171.5
PHY-3002 : Step(1950): len = 125792, overlap = 166.25
PHY-3002 : Step(1951): len = 129263, overlap = 157.75
PHY-3002 : Step(1952): len = 132811, overlap = 150
PHY-3002 : Step(1953): len = 135293, overlap = 144.75
PHY-3002 : Step(1954): len = 135832, overlap = 139.75
PHY-3002 : Step(1955): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(1956): len = 138364, overlap = 132.75
PHY-3002 : Step(1957): len = 142605, overlap = 126.75
PHY-3002 : Step(1958): len = 143440, overlap = 121.75
PHY-3002 : Step(1959): len = 144021, overlap = 120.25
PHY-3002 : Step(1960): len = 145088, overlap = 114.75
PHY-3002 : Step(1961): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(1962): len = 148847, overlap = 103.5
PHY-3002 : Step(1963): len = 156208, overlap = 95.75
PHY-3002 : Step(1964): len = 158511, overlap = 87.75
PHY-3002 : Step(1965): len = 158946, overlap = 82.5
PHY-3002 : Step(1966): len = 159529, overlap = 79
PHY-3002 : Step(1967): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(1968): len = 163615, overlap = 69.25
PHY-3002 : Step(1969): len = 165593, overlap = 65
PHY-3002 : Step(1970): len = 166491, overlap = 55.5
PHY-3002 : Step(1971): len = 167328, overlap = 51
PHY-3002 : Step(1972): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(1973): len = 169822, overlap = 52
PHY-3002 : Step(1974): len = 171572, overlap = 48.75
PHY-3002 : Step(1975): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(1976): len = 171483, overlap = 108
PHY-3002 : Step(1977): len = 169450, overlap = 99.25
PHY-3002 : Step(1978): len = 166826, overlap = 101.25
PHY-3002 : Step(1979): len = 164037, overlap = 100.5
PHY-3002 : Step(1980): len = 161999, overlap = 97
PHY-3002 : Step(1981): len = 159668, overlap = 95.75
PHY-3002 : Step(1982): len = 157935, overlap = 101.5
PHY-3002 : Step(1983): len = 156150, overlap = 108.25
PHY-3002 : Step(1984): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(1985): len = 157839, overlap = 107.5
PHY-3002 : Step(1986): len = 160150, overlap = 103.25
PHY-3002 : Step(1987): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(1988): len = 165174, overlap = 87
PHY-3002 : Step(1989): len = 170251, overlap = 77.25
PHY-3002 : Step(1990): len = 170596, overlap = 73.5
PHY-3002 : Step(1991): len = 171138, overlap = 70.25
PHY-3002 : Step(1992): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.558019s wall, 0.500000s user + 0.406250s system = 0.906250s CPU (162.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(1993): len = 181260, overlap = 14.5
PHY-3002 : Step(1994): len = 176823, overlap = 29.25
PHY-3002 : Step(1995): len = 172853, overlap = 45.25
PHY-3002 : Step(1996): len = 170681, overlap = 57.5
PHY-3002 : Step(1997): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(1998): len = 171601, overlap = 61.5
PHY-3002 : Step(1999): len = 173563, overlap = 58.25
PHY-3002 : Step(2000): len = 173986, overlap = 55.5
PHY-3002 : Step(2001): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(2002): len = 175670, overlap = 57
PHY-3002 : Step(2003): len = 177323, overlap = 57.75
PHY-3002 : Step(2004): len = 179006, overlap = 55.75
PHY-3002 : Step(2005): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028028s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.7%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148328s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (168.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.531540s wall, 1.500000s user + 0.140625s system = 1.640625s CPU (107.1%)

RUN-1004 : used memory is 863 MB, reserved memory is 1048 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.734994s wall, 1.703125s user + 0.171875s system = 1.875000s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2006): len = 192345, overlap = 0
PHY-3002 : Step(2007): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(2008): len = 192283, overlap = 3.75
PHY-3002 : Step(2009): len = 192283, overlap = 3.75
PHY-3002 : Step(2010): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(2011): len = 192193, overlap = 4.5
PHY-3002 : Step(2012): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(2013): len = 192102, overlap = 3.75
PHY-3002 : Step(2014): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(2015): len = 192127, overlap = 7.5
PHY-3002 : Step(2016): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(2017): len = 192070, overlap = 6
PHY-3002 : Step(2018): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(2019): len = 192250, overlap = 5
PHY-3002 : Step(2020): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040743s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (153.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(2021): len = 192391, overlap = 1.75
PHY-3002 : Step(2022): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.9%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.595700s wall, 2.812500s user + 0.484375s system = 3.296875s CPU (127.0%)

RUN-1004 : used memory is 863 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.634878s wall, 32.562500s user + 5.968750s system = 38.531250s CPU (231.6%)

RUN-1004 : used memory is 863 MB, reserved memory is 1048 MB, peak memory is 1112 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149905s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (135.5%)

PHY-1001 : End global routing;  0.407987s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (141.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.961514s wall, 18.015625s user + 1.453125s system = 19.468750s CPU (177.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.268980s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (127.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.048058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.450031s wall, 21.406250s user + 2.031250s system = 23.437500s CPU (162.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.622570s wall, 22.656250s user + 2.265625s system = 24.921875s CPU (159.5%)

RUN-1004 : used memory is 900 MB, reserved memory is 1082 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.948463s wall, 3.796875s user + 1.140625s system = 4.937500s CPU (99.8%)

RUN-1004 : used memory is 900 MB, reserved memory is 1082 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.006980s wall, 32.046875s user + 1.765625s system = 33.812500s CPU (307.2%)

RUN-1004 : used memory is 902 MB, reserved memory is 1081 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.766316s wall, 1.687500s user + 0.218750s system = 1.906250s CPU (107.9%)

RUN-1004 : used memory is 936 MB, reserved memory is 1115 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.648319s wall, 0.281250s user + 0.593750s system = 0.875000s CPU (13.2%)

RUN-1004 : used memory is 963 MB, reserved memory is 1144 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.950256s wall, 2.109375s user + 0.859375s system = 2.968750s CPU (33.2%)

RUN-1004 : used memory is 921 MB, reserved memory is 1102 MB, peak memory is 1119 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand12.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.861379s wall, 1.406250s user + 0.359375s system = 1.765625s CPU (61.7%)

RUN-1004 : used memory is 568 MB, reserved memory is 1089 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.617780s wall, 4.109375s user + 0.578125s system = 4.687500s CPU (101.5%)

RUN-1004 : used memory is 580 MB, reserved memory is 1089 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.462356s wall, 2.546875s user + 1.250000s system = 3.796875s CPU (109.7%)

RUN-1004 : used memory is 645 MB, reserved memory is 1089 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand12.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.860111s wall, 21.375000s user + 2.625000s system = 24.000000s CPU (109.8%)

RUN-1004 : used memory is 677 MB, reserved memory is 1087 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.258094s wall, 3.515625s user + 1.140625s system = 4.656250s CPU (109.4%)

RUN-1004 : used memory is 704 MB, reserved memory is 1087 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.621989s wall, 1.625000s user + 0.171875s system = 1.796875s CPU (110.8%)

RUN-1004 : used memory is 720 MB, reserved memory is 1087 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.884038s wall, 1.859375s user + 0.234375s system = 2.093750s CPU (111.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2023): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(2024): len = 895529, overlap = 27
PHY-3002 : Step(2025): len = 798483, overlap = 27.5
PHY-3002 : Step(2026): len = 731913, overlap = 40
PHY-3002 : Step(2027): len = 671537, overlap = 55.75
PHY-3002 : Step(2028): len = 618478, overlap = 73
PHY-3002 : Step(2029): len = 567496, overlap = 92
PHY-3002 : Step(2030): len = 525911, overlap = 110.5
PHY-3002 : Step(2031): len = 484397, overlap = 129.5
PHY-3002 : Step(2032): len = 447171, overlap = 143.75
PHY-3002 : Step(2033): len = 410631, overlap = 160
PHY-3002 : Step(2034): len = 377142, overlap = 173.25
PHY-3002 : Step(2035): len = 349313, overlap = 185.5
PHY-3002 : Step(2036): len = 313584, overlap = 210.75
PHY-3002 : Step(2037): len = 286370, overlap = 228.25
PHY-3002 : Step(2038): len = 263675, overlap = 246
PHY-3002 : Step(2039): len = 238120, overlap = 262.25
PHY-3002 : Step(2040): len = 209838, overlap = 288.25
PHY-3002 : Step(2041): len = 188632, overlap = 306.5
PHY-3002 : Step(2042): len = 172993, overlap = 320.5
PHY-3002 : Step(2043): len = 146972, overlap = 337.75
PHY-3002 : Step(2044): len = 123197, overlap = 360
PHY-3002 : Step(2045): len = 112025, overlap = 366.75
PHY-3002 : Step(2046): len = 96385.9, overlap = 379.25
PHY-3002 : Step(2047): len = 82754.6, overlap = 389.5
PHY-3002 : Step(2048): len = 73100.8, overlap = 401.5
PHY-3002 : Step(2049): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(2050): len = 64912.8, overlap = 413.75
PHY-3002 : Step(2051): len = 64912.2, overlap = 413.75
PHY-3002 : Step(2052): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(2053): len = 64840.7, overlap = 412.25
PHY-3002 : Step(2054): len = 78730, overlap = 387.25
PHY-3002 : Step(2055): len = 119174, overlap = 339
PHY-3002 : Step(2056): len = 116319, overlap = 341
PHY-3002 : Step(2057): len = 114172, overlap = 343.25
PHY-3002 : Step(2058): len = 112756, overlap = 347
PHY-3002 : Step(2059): len = 111046, overlap = 345
PHY-3002 : Step(2060): len = 110023, overlap = 343.75
PHY-3002 : Step(2061): len = 111001, overlap = 331.5
PHY-3002 : Step(2062): len = 114383, overlap = 315.5
PHY-3002 : Step(2063): len = 111262, overlap = 310.25
PHY-3002 : Step(2064): len = 110592, overlap = 307.5
PHY-3002 : Step(2065): len = 110501, overlap = 300
PHY-3002 : Step(2066): len = 111982, overlap = 282.25
PHY-3002 : Step(2067): len = 111556, overlap = 275.75
PHY-3002 : Step(2068): len = 110742, overlap = 276
PHY-3002 : Step(2069): len = 110293, overlap = 269
PHY-3002 : Step(2070): len = 110110, overlap = 268.5
PHY-3002 : Step(2071): len = 109090, overlap = 265.5
PHY-3002 : Step(2072): len = 108788, overlap = 266.75
PHY-3002 : Step(2073): len = 107501, overlap = 268.25
PHY-3002 : Step(2074): len = 106964, overlap = 268.75
PHY-3002 : Step(2075): len = 105870, overlap = 271.25
PHY-3002 : Step(2076): len = 105004, overlap = 274
PHY-3002 : Step(2077): len = 103939, overlap = 271.75
PHY-3002 : Step(2078): len = 102252, overlap = 266.5
PHY-3002 : Step(2079): len = 101164, overlap = 261.75
PHY-3002 : Step(2080): len = 100514, overlap = 258.75
PHY-3002 : Step(2081): len = 98673, overlap = 259.75
PHY-3002 : Step(2082): len = 97446.5, overlap = 259.75
PHY-3002 : Step(2083): len = 96554.7, overlap = 263.75
PHY-3002 : Step(2084): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(2085): len = 96173.4, overlap = 266
PHY-3002 : Step(2086): len = 98567.9, overlap = 261.75
PHY-3002 : Step(2087): len = 100037, overlap = 258.5
PHY-3002 : Step(2088): len = 102494, overlap = 244.75
PHY-3002 : Step(2089): len = 106269, overlap = 229.25
PHY-3002 : Step(2090): len = 105729, overlap = 228.75
PHY-3002 : Step(2091): len = 105668, overlap = 228
PHY-3002 : Step(2092): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(2093): len = 108763, overlap = 224.25
PHY-3002 : Step(2094): len = 115569, overlap = 209.75
PHY-3002 : Step(2095): len = 115768, overlap = 202
PHY-3002 : Step(2096): len = 116759, overlap = 196
PHY-3002 : Step(2097): len = 119356, overlap = 190.25
PHY-3002 : Step(2098): len = 123464, overlap = 176.25
PHY-3002 : Step(2099): len = 126281, overlap = 165.25
PHY-3002 : Step(2100): len = 126054, overlap = 163.25
PHY-3002 : Step(2101): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(2102): len = 130735, overlap = 150.75
PHY-3002 : Step(2103): len = 137890, overlap = 135
PHY-3002 : Step(2104): len = 137649, overlap = 131.75
PHY-3002 : Step(2105): len = 137640, overlap = 135.75
PHY-3002 : Step(2106): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(2107): len = 141124, overlap = 125.75
PHY-3002 : Step(2108): len = 147442, overlap = 115
PHY-3002 : Step(2109): len = 150256, overlap = 114
PHY-3002 : Step(2110): len = 151290, overlap = 119.75
PHY-3002 : Step(2111): len = 151727, overlap = 112.25
PHY-3002 : Step(2112): len = 151363, overlap = 115.5
PHY-3002 : Step(2113): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(2114): len = 152299, overlap = 114.5
PHY-3002 : Step(2115): len = 155707, overlap = 106.5
PHY-3002 : Step(2116): len = 157046, overlap = 103.75
PHY-3002 : Step(2117): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(2118): len = 159336, overlap = 98
PHY-3002 : Step(2119): len = 160609, overlap = 95
PHY-3002 : Step(2120): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017431s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(2121): len = 161395, overlap = 143.5
PHY-3002 : Step(2122): len = 149924, overlap = 162
PHY-3002 : Step(2123): len = 144395, overlap = 168.5
PHY-3002 : Step(2124): len = 141222, overlap = 174.5
PHY-3002 : Step(2125): len = 137269, overlap = 180.75
PHY-3002 : Step(2126): len = 133470, overlap = 184
PHY-3002 : Step(2127): len = 129679, overlap = 190.25
PHY-3002 : Step(2128): len = 125974, overlap = 199.25
PHY-3002 : Step(2129): len = 121476, overlap = 202.75
PHY-3002 : Step(2130): len = 118603, overlap = 204.25
PHY-3002 : Step(2131): len = 115636, overlap = 205.25
PHY-3002 : Step(2132): len = 112873, overlap = 211
PHY-3002 : Step(2133): len = 111113, overlap = 215.5
PHY-3002 : Step(2134): len = 109224, overlap = 221.5
PHY-3002 : Step(2135): len = 107962, overlap = 223.25
PHY-3002 : Step(2136): len = 106707, overlap = 231
PHY-3002 : Step(2137): len = 106311, overlap = 246.75
PHY-3002 : Step(2138): len = 105553, overlap = 251.5
PHY-3002 : Step(2139): len = 105125, overlap = 254.75
PHY-3002 : Step(2140): len = 104791, overlap = 257.5
PHY-3002 : Step(2141): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(2142): len = 105801, overlap = 259
PHY-3002 : Step(2143): len = 110708, overlap = 250.5
PHY-3002 : Step(2144): len = 112464, overlap = 242.25
PHY-3002 : Step(2145): len = 113166, overlap = 231.5
PHY-3002 : Step(2146): len = 114928, overlap = 218.5
PHY-3002 : Step(2147): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(2148): len = 117536, overlap = 197.75
PHY-3002 : Step(2149): len = 123450, overlap = 177.5
PHY-3002 : Step(2150): len = 124071, overlap = 171.5
PHY-3002 : Step(2151): len = 125792, overlap = 166.25
PHY-3002 : Step(2152): len = 129263, overlap = 157.75
PHY-3002 : Step(2153): len = 132811, overlap = 150
PHY-3002 : Step(2154): len = 135293, overlap = 144.75
PHY-3002 : Step(2155): len = 135832, overlap = 139.75
PHY-3002 : Step(2156): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(2157): len = 138364, overlap = 132.75
PHY-3002 : Step(2158): len = 142605, overlap = 126.75
PHY-3002 : Step(2159): len = 143440, overlap = 121.75
PHY-3002 : Step(2160): len = 144021, overlap = 120.25
PHY-3002 : Step(2161): len = 145088, overlap = 114.75
PHY-3002 : Step(2162): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(2163): len = 148847, overlap = 103.5
PHY-3002 : Step(2164): len = 156208, overlap = 95.75
PHY-3002 : Step(2165): len = 158511, overlap = 87.75
PHY-3002 : Step(2166): len = 158946, overlap = 82.5
PHY-3002 : Step(2167): len = 159529, overlap = 79
PHY-3002 : Step(2168): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(2169): len = 163615, overlap = 69.25
PHY-3002 : Step(2170): len = 165593, overlap = 65
PHY-3002 : Step(2171): len = 166491, overlap = 55.5
PHY-3002 : Step(2172): len = 167328, overlap = 51
PHY-3002 : Step(2173): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(2174): len = 169822, overlap = 52
PHY-3002 : Step(2175): len = 171572, overlap = 48.75
PHY-3002 : Step(2176): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(2177): len = 171483, overlap = 108
PHY-3002 : Step(2178): len = 169450, overlap = 99.25
PHY-3002 : Step(2179): len = 166826, overlap = 101.25
PHY-3002 : Step(2180): len = 164037, overlap = 100.5
PHY-3002 : Step(2181): len = 161999, overlap = 97
PHY-3002 : Step(2182): len = 159668, overlap = 95.75
PHY-3002 : Step(2183): len = 157935, overlap = 101.5
PHY-3002 : Step(2184): len = 156150, overlap = 108.25
PHY-3002 : Step(2185): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(2186): len = 157839, overlap = 107.5
PHY-3002 : Step(2187): len = 160150, overlap = 103.25
PHY-3002 : Step(2188): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(2189): len = 165174, overlap = 87
PHY-3002 : Step(2190): len = 170251, overlap = 77.25
PHY-3002 : Step(2191): len = 170596, overlap = 73.5
PHY-3002 : Step(2192): len = 171138, overlap = 70.25
PHY-3002 : Step(2193): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.519256s wall, 0.453125s user + 0.468750s system = 0.921875s CPU (177.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(2194): len = 181260, overlap = 14.5
PHY-3002 : Step(2195): len = 176823, overlap = 29.25
PHY-3002 : Step(2196): len = 172853, overlap = 45.25
PHY-3002 : Step(2197): len = 170681, overlap = 57.5
PHY-3002 : Step(2198): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(2199): len = 171601, overlap = 61.5
PHY-3002 : Step(2200): len = 173563, overlap = 58.25
PHY-3002 : Step(2201): len = 173986, overlap = 55.5
PHY-3002 : Step(2202): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(2203): len = 175670, overlap = 57
PHY-3002 : Step(2204): len = 177323, overlap = 57.75
PHY-3002 : Step(2205): len = 179006, overlap = 55.75
PHY-3002 : Step(2206): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023409s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144582s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (151.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.583998s wall, 1.640625s user + 0.109375s system = 1.750000s CPU (110.5%)

RUN-1004 : used memory is 760 MB, reserved memory is 1087 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.840675s wall, 1.890625s user + 0.140625s system = 2.031250s CPU (110.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2207): len = 192345, overlap = 0
PHY-3002 : Step(2208): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006158s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(2209): len = 192283, overlap = 3.75
PHY-3002 : Step(2210): len = 192283, overlap = 3.75
PHY-3002 : Step(2211): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(2212): len = 192193, overlap = 4.5
PHY-3002 : Step(2213): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(2214): len = 192102, overlap = 3.75
PHY-3002 : Step(2215): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(2216): len = 192127, overlap = 7.5
PHY-3002 : Step(2217): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(2218): len = 192070, overlap = 6
PHY-3002 : Step(2219): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(2220): len = 192250, overlap = 5
PHY-3002 : Step(2221): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056947s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (219.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(2222): len = 192391, overlap = 1.75
PHY-3002 : Step(2223): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.926284s wall, 3.296875s user + 0.796875s system = 4.093750s CPU (139.9%)

RUN-1004 : used memory is 764 MB, reserved memory is 1087 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.565645s wall, 33.859375s user + 6.687500s system = 40.546875s CPU (230.8%)

RUN-1004 : used memory is 764 MB, reserved memory is 1087 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137435s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (159.2%)

PHY-1001 : End global routing;  0.343465s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (136.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026267s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (178.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.862108s wall, 18.750000s user + 1.359375s system = 20.109375s CPU (185.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.236292s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (112.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.051607s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (121.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.787078s wall, 21.890625s user + 2.109375s system = 24.000000s CPU (162.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.001820s wall, 23.203125s user + 2.328125s system = 25.531250s CPU (159.6%)

RUN-1004 : used memory is 880 MB, reserved memory is 1111 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.540773s wall, 3.437500s user + 1.343750s system = 4.781250s CPU (105.3%)

RUN-1004 : used memory is 880 MB, reserved memory is 1111 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.004237s wall, 32.765625s user + 1.890625s system = 34.656250s CPU (314.9%)

RUN-1004 : used memory is 898 MB, reserved memory is 1112 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.823837s wall, 1.765625s user + 0.234375s system = 2.000000s CPU (109.7%)

RUN-1004 : used memory is 943 MB, reserved memory is 1145 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.701473s wall, 0.265625s user + 0.750000s system = 1.015625s CPU (15.2%)

RUN-1004 : used memory is 963 MB, reserved memory is 1167 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.073595s wall, 2.140625s user + 1.046875s system = 3.187500s CPU (35.1%)

RUN-1004 : used memory is 921 MB, reserved memory is 1125 MB, peak memory is 1119 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(82)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand13.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(82)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.122934s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (111.3%)

RUN-1004 : used memory is 848 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(23)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(23)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(21)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(21)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6264/560 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6050 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5756/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5719/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5700/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5696/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.466025s wall, 4.062500s user + 0.578125s system = 4.640625s CPU (103.9%)

RUN-1004 : used memory is 850 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.276830s wall, 2.671875s user + 0.875000s system = 3.546875s CPU (108.2%)

RUN-1004 : used memory is 851 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand13.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5706/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7862/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6278/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18616/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.22 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5174/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5174/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.812928s wall, 21.562500s user + 2.437500s system = 24.000000s CPU (110.0%)

RUN-1004 : used memory is 665 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.973227s wall, 3.375000s user + 1.312500s system = 4.687500s CPU (94.3%)

RUN-1004 : used memory is 698 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2989 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19246, tnet num: 4521, tinst num: 2215, tnode num: 20264, tedge num: 30563.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.825281s wall, 1.781250s user + 0.140625s system = 1.921875s CPU (105.3%)

RUN-1004 : used memory is 716 MB, reserved memory is 1099 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.110498s wall, 1.984375s user + 0.265625s system = 2.250000s CPU (106.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36539e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2224): len = 1.07185e+06, overlap = 27
PHY-3002 : Step(2225): len = 895529, overlap = 27
PHY-3002 : Step(2226): len = 798483, overlap = 27.5
PHY-3002 : Step(2227): len = 731913, overlap = 40
PHY-3002 : Step(2228): len = 671537, overlap = 55.75
PHY-3002 : Step(2229): len = 618478, overlap = 73
PHY-3002 : Step(2230): len = 567496, overlap = 92
PHY-3002 : Step(2231): len = 525911, overlap = 110.5
PHY-3002 : Step(2232): len = 484397, overlap = 129.5
PHY-3002 : Step(2233): len = 447171, overlap = 143.75
PHY-3002 : Step(2234): len = 410631, overlap = 160
PHY-3002 : Step(2235): len = 377142, overlap = 173.25
PHY-3002 : Step(2236): len = 349313, overlap = 185.5
PHY-3002 : Step(2237): len = 313584, overlap = 210.75
PHY-3002 : Step(2238): len = 286370, overlap = 228.25
PHY-3002 : Step(2239): len = 263675, overlap = 246
PHY-3002 : Step(2240): len = 238120, overlap = 262.25
PHY-3002 : Step(2241): len = 209838, overlap = 288.25
PHY-3002 : Step(2242): len = 188632, overlap = 306.5
PHY-3002 : Step(2243): len = 172993, overlap = 320.5
PHY-3002 : Step(2244): len = 146972, overlap = 337.75
PHY-3002 : Step(2245): len = 123197, overlap = 360
PHY-3002 : Step(2246): len = 112025, overlap = 366.75
PHY-3002 : Step(2247): len = 96385.9, overlap = 379.25
PHY-3002 : Step(2248): len = 82754.6, overlap = 389.5
PHY-3002 : Step(2249): len = 73100.8, overlap = 401.5
PHY-3002 : Step(2250): len = 65750.2, overlap = 413.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39813e-06
PHY-3002 : Step(2251): len = 64912.8, overlap = 413.75
PHY-3002 : Step(2252): len = 64912.2, overlap = 413.75
PHY-3002 : Step(2253): len = 64737.1, overlap = 413.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66217e-06
PHY-3002 : Step(2254): len = 64840.7, overlap = 412.25
PHY-3002 : Step(2255): len = 78730, overlap = 387.25
PHY-3002 : Step(2256): len = 119174, overlap = 339
PHY-3002 : Step(2257): len = 116319, overlap = 341
PHY-3002 : Step(2258): len = 114172, overlap = 343.25
PHY-3002 : Step(2259): len = 112756, overlap = 347
PHY-3002 : Step(2260): len = 111046, overlap = 345
PHY-3002 : Step(2261): len = 110023, overlap = 343.75
PHY-3002 : Step(2262): len = 111001, overlap = 331.5
PHY-3002 : Step(2263): len = 114383, overlap = 315.5
PHY-3002 : Step(2264): len = 111262, overlap = 310.25
PHY-3002 : Step(2265): len = 110592, overlap = 307.5
PHY-3002 : Step(2266): len = 110501, overlap = 300
PHY-3002 : Step(2267): len = 111982, overlap = 282.25
PHY-3002 : Step(2268): len = 111556, overlap = 275.75
PHY-3002 : Step(2269): len = 110742, overlap = 276
PHY-3002 : Step(2270): len = 110293, overlap = 269
PHY-3002 : Step(2271): len = 110110, overlap = 268.5
PHY-3002 : Step(2272): len = 109090, overlap = 265.5
PHY-3002 : Step(2273): len = 108788, overlap = 266.75
PHY-3002 : Step(2274): len = 107501, overlap = 268.25
PHY-3002 : Step(2275): len = 106964, overlap = 268.75
PHY-3002 : Step(2276): len = 105870, overlap = 271.25
PHY-3002 : Step(2277): len = 105004, overlap = 274
PHY-3002 : Step(2278): len = 103939, overlap = 271.75
PHY-3002 : Step(2279): len = 102252, overlap = 266.5
PHY-3002 : Step(2280): len = 101164, overlap = 261.75
PHY-3002 : Step(2281): len = 100514, overlap = 258.75
PHY-3002 : Step(2282): len = 98673, overlap = 259.75
PHY-3002 : Step(2283): len = 97446.5, overlap = 259.75
PHY-3002 : Step(2284): len = 96554.7, overlap = 263.75
PHY-3002 : Step(2285): len = 95532.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32434e-06
PHY-3002 : Step(2286): len = 96173.4, overlap = 266
PHY-3002 : Step(2287): len = 98567.9, overlap = 261.75
PHY-3002 : Step(2288): len = 100037, overlap = 258.5
PHY-3002 : Step(2289): len = 102494, overlap = 244.75
PHY-3002 : Step(2290): len = 106269, overlap = 229.25
PHY-3002 : Step(2291): len = 105729, overlap = 228.75
PHY-3002 : Step(2292): len = 105668, overlap = 228
PHY-3002 : Step(2293): len = 105889, overlap = 228
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06487e-05
PHY-3002 : Step(2294): len = 108763, overlap = 224.25
PHY-3002 : Step(2295): len = 115569, overlap = 209.75
PHY-3002 : Step(2296): len = 115768, overlap = 202
PHY-3002 : Step(2297): len = 116759, overlap = 196
PHY-3002 : Step(2298): len = 119356, overlap = 190.25
PHY-3002 : Step(2299): len = 123464, overlap = 176.25
PHY-3002 : Step(2300): len = 126281, overlap = 165.25
PHY-3002 : Step(2301): len = 126054, overlap = 163.25
PHY-3002 : Step(2302): len = 126160, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12973e-05
PHY-3002 : Step(2303): len = 130735, overlap = 150.75
PHY-3002 : Step(2304): len = 137890, overlap = 135
PHY-3002 : Step(2305): len = 137649, overlap = 131.75
PHY-3002 : Step(2306): len = 137640, overlap = 135.75
PHY-3002 : Step(2307): len = 137688, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.21573e-05
PHY-3002 : Step(2308): len = 141124, overlap = 125.75
PHY-3002 : Step(2309): len = 147442, overlap = 115
PHY-3002 : Step(2310): len = 150256, overlap = 114
PHY-3002 : Step(2311): len = 151290, overlap = 119.75
PHY-3002 : Step(2312): len = 151727, overlap = 112.25
PHY-3002 : Step(2313): len = 151363, overlap = 115.5
PHY-3002 : Step(2314): len = 151294, overlap = 116.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.43145e-05
PHY-3002 : Step(2315): len = 152299, overlap = 114.5
PHY-3002 : Step(2316): len = 155707, overlap = 106.5
PHY-3002 : Step(2317): len = 157046, overlap = 103.75
PHY-3002 : Step(2318): len = 158327, overlap = 99.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000168629
PHY-3002 : Step(2319): len = 159336, overlap = 98
PHY-3002 : Step(2320): len = 160609, overlap = 95
PHY-3002 : Step(2321): len = 161956, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021682s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7025e-06
PHY-3002 : Step(2322): len = 161395, overlap = 143.5
PHY-3002 : Step(2323): len = 149924, overlap = 162
PHY-3002 : Step(2324): len = 144395, overlap = 168.5
PHY-3002 : Step(2325): len = 141222, overlap = 174.5
PHY-3002 : Step(2326): len = 137269, overlap = 180.75
PHY-3002 : Step(2327): len = 133470, overlap = 184
PHY-3002 : Step(2328): len = 129679, overlap = 190.25
PHY-3002 : Step(2329): len = 125974, overlap = 199.25
PHY-3002 : Step(2330): len = 121476, overlap = 202.75
PHY-3002 : Step(2331): len = 118603, overlap = 204.25
PHY-3002 : Step(2332): len = 115636, overlap = 205.25
PHY-3002 : Step(2333): len = 112873, overlap = 211
PHY-3002 : Step(2334): len = 111113, overlap = 215.5
PHY-3002 : Step(2335): len = 109224, overlap = 221.5
PHY-3002 : Step(2336): len = 107962, overlap = 223.25
PHY-3002 : Step(2337): len = 106707, overlap = 231
PHY-3002 : Step(2338): len = 106311, overlap = 246.75
PHY-3002 : Step(2339): len = 105553, overlap = 251.5
PHY-3002 : Step(2340): len = 105125, overlap = 254.75
PHY-3002 : Step(2341): len = 104791, overlap = 257.5
PHY-3002 : Step(2342): len = 104594, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.405e-06
PHY-3002 : Step(2343): len = 105801, overlap = 259
PHY-3002 : Step(2344): len = 110708, overlap = 250.5
PHY-3002 : Step(2345): len = 112464, overlap = 242.25
PHY-3002 : Step(2346): len = 113166, overlap = 231.5
PHY-3002 : Step(2347): len = 114928, overlap = 218.5
PHY-3002 : Step(2348): len = 115117, overlap = 213.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74401e-05
PHY-3002 : Step(2349): len = 117536, overlap = 197.75
PHY-3002 : Step(2350): len = 123450, overlap = 177.5
PHY-3002 : Step(2351): len = 124071, overlap = 171.5
PHY-3002 : Step(2352): len = 125792, overlap = 166.25
PHY-3002 : Step(2353): len = 129263, overlap = 157.75
PHY-3002 : Step(2354): len = 132811, overlap = 150
PHY-3002 : Step(2355): len = 135293, overlap = 144.75
PHY-3002 : Step(2356): len = 135832, overlap = 139.75
PHY-3002 : Step(2357): len = 136571, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48803e-05
PHY-3002 : Step(2358): len = 138364, overlap = 132.75
PHY-3002 : Step(2359): len = 142605, overlap = 126.75
PHY-3002 : Step(2360): len = 143440, overlap = 121.75
PHY-3002 : Step(2361): len = 144021, overlap = 120.25
PHY-3002 : Step(2362): len = 145088, overlap = 114.75
PHY-3002 : Step(2363): len = 146613, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.97606e-05
PHY-3002 : Step(2364): len = 148847, overlap = 103.5
PHY-3002 : Step(2365): len = 156208, overlap = 95.75
PHY-3002 : Step(2366): len = 158511, overlap = 87.75
PHY-3002 : Step(2367): len = 158946, overlap = 82.5
PHY-3002 : Step(2368): len = 159529, overlap = 79
PHY-3002 : Step(2369): len = 160090, overlap = 74.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139521
PHY-3002 : Step(2370): len = 163615, overlap = 69.25
PHY-3002 : Step(2371): len = 165593, overlap = 65
PHY-3002 : Step(2372): len = 166491, overlap = 55.5
PHY-3002 : Step(2373): len = 167328, overlap = 51
PHY-3002 : Step(2374): len = 167382, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000279042
PHY-3002 : Step(2375): len = 169822, overlap = 52
PHY-3002 : Step(2376): len = 171572, overlap = 48.75
PHY-3002 : Step(2377): len = 172851, overlap = 48.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11537e-05
PHY-3002 : Step(2378): len = 171483, overlap = 108
PHY-3002 : Step(2379): len = 169450, overlap = 99.25
PHY-3002 : Step(2380): len = 166826, overlap = 101.25
PHY-3002 : Step(2381): len = 164037, overlap = 100.5
PHY-3002 : Step(2382): len = 161999, overlap = 97
PHY-3002 : Step(2383): len = 159668, overlap = 95.75
PHY-3002 : Step(2384): len = 157935, overlap = 101.5
PHY-3002 : Step(2385): len = 156150, overlap = 108.25
PHY-3002 : Step(2386): len = 154979, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122307
PHY-3002 : Step(2387): len = 157839, overlap = 107.5
PHY-3002 : Step(2388): len = 160150, overlap = 103.25
PHY-3002 : Step(2389): len = 161875, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244615
PHY-3002 : Step(2390): len = 165174, overlap = 87
PHY-3002 : Step(2391): len = 170251, overlap = 77.25
PHY-3002 : Step(2392): len = 170596, overlap = 73.5
PHY-3002 : Step(2393): len = 171138, overlap = 70.25
PHY-3002 : Step(2394): len = 171760, overlap = 68.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.560860s wall, 0.609375s user + 0.421875s system = 1.031250s CPU (183.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166306
PHY-3002 : Step(2395): len = 181260, overlap = 14.5
PHY-3002 : Step(2396): len = 176823, overlap = 29.25
PHY-3002 : Step(2397): len = 172853, overlap = 45.25
PHY-3002 : Step(2398): len = 170681, overlap = 57.5
PHY-3002 : Step(2399): len = 169300, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000332612
PHY-3002 : Step(2400): len = 171601, overlap = 61.5
PHY-3002 : Step(2401): len = 173563, overlap = 58.25
PHY-3002 : Step(2402): len = 173986, overlap = 55.5
PHY-3002 : Step(2403): len = 174440, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000602549
PHY-3002 : Step(2404): len = 175670, overlap = 57
PHY-3002 : Step(2405): len = 177323, overlap = 57.75
PHY-3002 : Step(2406): len = 179006, overlap = 55.75
PHY-3002 : Step(2407): len = 178906, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041239s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (189.4%)

PHY-3001 : Legalized: Len = 185054, Over = 0
PHY-3001 : Final: Len = 185054, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 490176, over cnt = 99(0%), over = 111, worst = 2
PHY-1002 : len = 490832, over cnt = 50(0%), over = 55, worst = 2
PHY-1002 : len = 490304, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 490408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 490240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149924s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (114.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2188 has valid locations, 54 needs to be replaced
PHY-3001 : design contains 2263 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19587, tnet num: 4569, tinst num: 2263, tnode num: 20605, tedge num: 31000.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.555030s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (108.5%)

RUN-1004 : used memory is 758 MB, reserved memory is 1099 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.761114s wall, 1.765625s user + 0.140625s system = 1.906250s CPU (108.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2408): len = 192345, overlap = 0
PHY-3002 : Step(2409): len = 192345, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (270.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8029e-05
PHY-3002 : Step(2410): len = 192283, overlap = 3.75
PHY-3002 : Step(2411): len = 192283, overlap = 3.75
PHY-3002 : Step(2412): len = 192104, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6058e-05
PHY-3002 : Step(2413): len = 192193, overlap = 4.5
PHY-3002 : Step(2414): len = 192193, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.21159e-05
PHY-3002 : Step(2415): len = 192102, overlap = 3.75
PHY-3002 : Step(2416): len = 192102, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75225e-05
PHY-3002 : Step(2417): len = 192127, overlap = 7.5
PHY-3002 : Step(2418): len = 192127, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151341
PHY-3002 : Step(2419): len = 192070, overlap = 6
PHY-3002 : Step(2420): len = 192070, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302682
PHY-3002 : Step(2421): len = 192250, overlap = 5
PHY-3002 : Step(2422): len = 192302, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040214s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309419
PHY-3002 : Step(2423): len = 192391, overlap = 1.75
PHY-3002 : Step(2424): len = 192391, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.8%)

PHY-3001 : Legalized: Len = 192744, Over = 0
PHY-3001 : Final: Len = 192744, Over = 0
RUN-1003 : finish command "place -eco" in  2.630190s wall, 3.015625s user + 0.625000s system = 3.640625s CPU (138.4%)

RUN-1004 : used memory is 760 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.693496s wall, 34.171875s user + 6.421875s system = 40.593750s CPU (229.4%)

RUN-1004 : used memory is 760 MB, reserved memory is 1099 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2825 to 1951
PHY-1001 : Pin misalignment score is improved from 1951 to 1908
PHY-1001 : Pin misalignment score is improved from 1908 to 1908
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1091 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4571 nets
RUN-1001 : 2971 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482976, over cnt = 118(0%), over = 132, worst = 2
PHY-1002 : len = 483864, over cnt = 63(0%), over = 68, worst = 2
PHY-1002 : len = 483264, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 483376, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 483160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168335s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (148.5%)

PHY-1001 : End global routing;  0.403828s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (127.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021819s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (214.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000270s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 736736, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 10.701730s wall, 18.187500s user + 1.437500s system = 19.625000s CPU (183.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 733696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.250412s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (118.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 733664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 733664
PHY-1001 : End DR Iter 2; 0.047567s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (131.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.729503s wall, 21.937500s user + 2.296875s system = 24.234375s CPU (164.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.962044s wall, 23.265625s user + 2.421875s system = 25.687500s CPU (160.9%)

RUN-1004 : used memory is 882 MB, reserved memory is 1133 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4457   out of  19600   22.74%
#reg                  480   out of  19600    2.45%
#le                  4458
  #lut only          3978   out of   4458   89.23%
  #reg only             1   out of   4458    0.02%
  #lut&reg            479   out of   4458   10.74%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.338705s wall, 3.125000s user + 1.187500s system = 4.312500s CPU (99.4%)

RUN-1004 : used memory is 883 MB, reserved memory is 1133 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4571, pip num: 47753
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1548 valid insts, and 138165 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.270691s wall, 32.921875s user + 1.859375s system = 34.781250s CPU (308.6%)

RUN-1004 : used memory is 899 MB, reserved memory is 1133 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.894429s wall, 1.828125s user + 0.250000s system = 2.078125s CPU (109.7%)

RUN-1004 : used memory is 952 MB, reserved memory is 1191 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.695166s wall, 0.296875s user + 0.750000s system = 1.046875s CPU (15.6%)

RUN-1004 : used memory is 980 MB, reserved memory is 1221 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.128833s wall, 2.265625s user + 1.078125s system = 3.343750s CPU (36.6%)

RUN-1004 : used memory is 939 MB, reserved memory is 1179 MB, peak memory is 1119 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.501148s wall, 1.734375s user + 0.515625s system = 2.250000s CPU (90.0%)

RUN-1004 : used memory is 199 MB, reserved memory is 1216 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.789712s wall, 0.421875s user + 0.593750s system = 1.015625s CPU (15.0%)

RUN-1004 : used memory is 228 MB, reserved memory is 1224 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.827610s wall, 2.265625s user + 1.156250s system = 3.421875s CPU (34.8%)

RUN-1004 : used memory is 186 MB, reserved memory is 1182 MB, peak memory is 1119 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near 'n' in MC8051OnBoard.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(123)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand13.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.678901s wall, 1.437500s user + 0.328125s system = 1.765625s CPU (105.2%)

RUN-1004 : used memory is 513 MB, reserved memory is 1101 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B6;  "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C6;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = A14; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = C8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin key_10 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_11 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_12 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_13 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_14 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_15 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_8 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_9 has no constraint.
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.241266s wall, 3.781250s user + 0.468750s system = 4.250000s CPU (100.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 1104 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.199180s wall, 2.203125s user + 1.046875s system = 3.250000s CPU (101.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 1106 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand13.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5568/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7724/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6140/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18550/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4398 (3.30), #lev = 40 (30.65)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.96 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5058/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5058/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4353 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.401348s wall, 21.140625s user + 2.078125s system = 23.218750s CPU (108.5%)

RUN-1004 : used memory is 661 MB, reserved memory is 1132 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.414576s wall, 3.453125s user + 1.265625s system = 4.718750s CPU (106.9%)

RUN-1004 : used memory is 694 MB, reserved memory is 1134 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2284 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4646 nets
RUN-1001 : 3096 nets have 2 pins
RUN-1001 : 786 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 159 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2282 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19667, tnet num: 4644, tinst num: 2282, tnode num: 20722, tedge num: 31143.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.865857s wall, 1.796875s user + 0.281250s system = 2.078125s CPU (111.4%)

RUN-1004 : used memory is 715 MB, reserved memory is 1134 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 998 clock pins, and constraint 1055 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.270660s wall, 2.031250s user + 0.406250s system = 2.437500s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38222e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2425): len = 1.09015e+06, overlap = 27
PHY-3002 : Step(2426): len = 926192, overlap = 26.5
PHY-3002 : Step(2427): len = 838110, overlap = 30.5
PHY-3002 : Step(2428): len = 772457, overlap = 46
PHY-3002 : Step(2429): len = 711833, overlap = 58.75
PHY-3002 : Step(2430): len = 662848, overlap = 76.5
PHY-3002 : Step(2431): len = 616163, overlap = 92.5
PHY-3002 : Step(2432): len = 575136, overlap = 108
PHY-3002 : Step(2433): len = 533701, overlap = 120.5
PHY-3002 : Step(2434): len = 496322, overlap = 137.25
PHY-3002 : Step(2435): len = 462516, overlap = 148.75
PHY-3002 : Step(2436): len = 430304, overlap = 164.5
PHY-3002 : Step(2437): len = 394058, overlap = 179.25
PHY-3002 : Step(2438): len = 366226, overlap = 194.5
PHY-3002 : Step(2439): len = 338930, overlap = 205.5
PHY-3002 : Step(2440): len = 311415, overlap = 222.75
PHY-3002 : Step(2441): len = 288311, overlap = 237
PHY-3002 : Step(2442): len = 262852, overlap = 253.5
PHY-3002 : Step(2443): len = 230920, overlap = 280
PHY-3002 : Step(2444): len = 212278, overlap = 295.5
PHY-3002 : Step(2445): len = 195727, overlap = 309.75
PHY-3002 : Step(2446): len = 141787, overlap = 352.5
PHY-3002 : Step(2447): len = 127067, overlap = 360.5
PHY-3002 : Step(2448): len = 119864, overlap = 365
PHY-3002 : Step(2449): len = 92038.1, overlap = 399.25
PHY-3002 : Step(2450): len = 83192.9, overlap = 404.75
PHY-3002 : Step(2451): len = 77316.1, overlap = 409
PHY-3002 : Step(2452): len = 70209.6, overlap = 413.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09448e-06
PHY-3002 : Step(2453): len = 68273.4, overlap = 413
PHY-3002 : Step(2454): len = 71265.5, overlap = 409.75
PHY-3002 : Step(2455): len = 79503.5, overlap = 402
PHY-3002 : Step(2456): len = 82582.3, overlap = 399.25
PHY-3002 : Step(2457): len = 84534.7, overlap = 397.75
PHY-3002 : Step(2458): len = 88511.5, overlap = 397
PHY-3002 : Step(2459): len = 92221.5, overlap = 384.5
PHY-3002 : Step(2460): len = 96854.6, overlap = 372
PHY-3002 : Step(2461): len = 103435, overlap = 359.75
PHY-3002 : Step(2462): len = 105093, overlap = 349.25
PHY-3002 : Step(2463): len = 105524, overlap = 345.75
PHY-3002 : Step(2464): len = 108102, overlap = 333
PHY-3002 : Step(2465): len = 110442, overlap = 305.25
PHY-3002 : Step(2466): len = 109315, overlap = 300.75
PHY-3002 : Step(2467): len = 107802, overlap = 298.25
PHY-3002 : Step(2468): len = 106731, overlap = 293.75
PHY-3002 : Step(2469): len = 103422, overlap = 294
PHY-3002 : Step(2470): len = 101436, overlap = 294.75
PHY-3002 : Step(2471): len = 99229.2, overlap = 295.75
PHY-3002 : Step(2472): len = 97010.8, overlap = 294.75
PHY-3002 : Step(2473): len = 95243.7, overlap = 298.25
PHY-3002 : Step(2474): len = 92439.2, overlap = 306.5
PHY-3002 : Step(2475): len = 90826.9, overlap = 318.5
PHY-3002 : Step(2476): len = 88884.2, overlap = 321.5
PHY-3002 : Step(2477): len = 88365.2, overlap = 322
PHY-3002 : Step(2478): len = 87464.9, overlap = 321.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.18896e-06
PHY-3002 : Step(2479): len = 88063.2, overlap = 320
PHY-3002 : Step(2480): len = 88933.4, overlap = 318.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.53603e-06
PHY-3002 : Step(2481): len = 89329.8, overlap = 318.25
PHY-3002 : Step(2482): len = 95164.4, overlap = 306.5
PHY-3002 : Step(2483): len = 101879, overlap = 278.75
PHY-3002 : Step(2484): len = 102028, overlap = 274.5
PHY-3002 : Step(2485): len = 103336, overlap = 265.75
PHY-3002 : Step(2486): len = 105371, overlap = 252.75
PHY-3002 : Step(2487): len = 105342, overlap = 246
PHY-3002 : Step(2488): len = 105934, overlap = 243
PHY-3002 : Step(2489): len = 106744, overlap = 239
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.30721e-05
PHY-3002 : Step(2490): len = 109720, overlap = 228.75
PHY-3002 : Step(2491): len = 115009, overlap = 207.25
PHY-3002 : Step(2492): len = 114849, overlap = 205.25
PHY-3002 : Step(2493): len = 115393, overlap = 201
PHY-3002 : Step(2494): len = 116165, overlap = 197
PHY-3002 : Step(2495): len = 118061, overlap = 192.75
PHY-3002 : Step(2496): len = 118744, overlap = 191
PHY-3002 : Step(2497): len = 120153, overlap = 182.25
PHY-3002 : Step(2498): len = 120685, overlap = 178
PHY-3002 : Step(2499): len = 121145, overlap = 171.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.61441e-05
PHY-3002 : Step(2500): len = 122999, overlap = 163.5
PHY-3002 : Step(2501): len = 127590, overlap = 156.5
PHY-3002 : Step(2502): len = 128519, overlap = 153
PHY-3002 : Step(2503): len = 129625, overlap = 150.5
PHY-3002 : Step(2504): len = 132555, overlap = 139.5
PHY-3002 : Step(2505): len = 136240, overlap = 126.25
PHY-3002 : Step(2506): len = 135641, overlap = 125.5
PHY-3002 : Step(2507): len = 135475, overlap = 125.75
PHY-3002 : Step(2508): len = 135427, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.22883e-05
PHY-3002 : Step(2509): len = 136813, overlap = 122.25
PHY-3002 : Step(2510): len = 140547, overlap = 104.25
PHY-3002 : Step(2511): len = 143330, overlap = 101
PHY-3002 : Step(2512): len = 144447, overlap = 97.5
PHY-3002 : Step(2513): len = 144523, overlap = 100.25
PHY-3002 : Step(2514): len = 144569, overlap = 95.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000104577
PHY-3002 : Step(2515): len = 145377, overlap = 88.75
PHY-3002 : Step(2516): len = 146796, overlap = 90.75
PHY-3002 : Step(2517): len = 148070, overlap = 83.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021721s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.09009e-06
PHY-3002 : Step(2518): len = 148146, overlap = 144.75
PHY-3002 : Step(2519): len = 142175, overlap = 168.75
PHY-3002 : Step(2520): len = 137321, overlap = 185.75
PHY-3002 : Step(2521): len = 135349, overlap = 187.5
PHY-3002 : Step(2522): len = 131052, overlap = 201
PHY-3002 : Step(2523): len = 127690, overlap = 205.75
PHY-3002 : Step(2524): len = 125146, overlap = 209.75
PHY-3002 : Step(2525): len = 122130, overlap = 216.75
PHY-3002 : Step(2526): len = 119212, overlap = 223.5
PHY-3002 : Step(2527): len = 116097, overlap = 232
PHY-3002 : Step(2528): len = 113933, overlap = 235.75
PHY-3002 : Step(2529): len = 112620, overlap = 241.25
PHY-3002 : Step(2530): len = 111491, overlap = 242.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.18019e-06
PHY-3002 : Step(2531): len = 111951, overlap = 242.75
PHY-3002 : Step(2532): len = 112498, overlap = 241.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36531e-05
PHY-3002 : Step(2533): len = 114196, overlap = 238.5
PHY-3002 : Step(2534): len = 120547, overlap = 225
PHY-3002 : Step(2535): len = 121753, overlap = 220.75
PHY-3002 : Step(2536): len = 122164, overlap = 218.75
PHY-3002 : Step(2537): len = 123579, overlap = 214.5
PHY-3002 : Step(2538): len = 124307, overlap = 212.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51736e-05
PHY-3002 : Step(2539): len = 126291, overlap = 206.75
PHY-3002 : Step(2540): len = 134032, overlap = 187
PHY-3002 : Step(2541): len = 133918, overlap = 184
PHY-3002 : Step(2542): len = 134290, overlap = 180
PHY-3002 : Step(2543): len = 135964, overlap = 171.25
PHY-3002 : Step(2544): len = 138256, overlap = 163.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.03472e-05
PHY-3002 : Step(2545): len = 139847, overlap = 151.25
PHY-3002 : Step(2546): len = 147201, overlap = 133
PHY-3002 : Step(2547): len = 149545, overlap = 124.75
PHY-3002 : Step(2548): len = 150852, overlap = 119.5
PHY-3002 : Step(2549): len = 152358, overlap = 115.25
PHY-3002 : Step(2550): len = 154766, overlap = 112.25
PHY-3002 : Step(2551): len = 154937, overlap = 111.75
PHY-3002 : Step(2552): len = 155025, overlap = 111
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000100694
PHY-3002 : Step(2553): len = 158105, overlap = 107
PHY-3002 : Step(2554): len = 160337, overlap = 103.25
PHY-3002 : Step(2555): len = 160997, overlap = 107.5
PHY-3002 : Step(2556): len = 161888, overlap = 106.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000201389
PHY-3002 : Step(2557): len = 164706, overlap = 103.25
PHY-3002 : Step(2558): len = 168202, overlap = 96.75
PHY-3002 : Step(2559): len = 169073, overlap = 93.75
PHY-3002 : Step(2560): len = 169276, overlap = 90.5
PHY-3002 : Step(2561): len = 169237, overlap = 89
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.0863e-05
PHY-3002 : Step(2562): len = 168454, overlap = 148.5
PHY-3002 : Step(2563): len = 166595, overlap = 134.25
PHY-3002 : Step(2564): len = 165205, overlap = 134.75
PHY-3002 : Step(2565): len = 163658, overlap = 133
PHY-3002 : Step(2566): len = 162232, overlap = 134.25
PHY-3002 : Step(2567): len = 161112, overlap = 131.5
PHY-3002 : Step(2568): len = 159432, overlap = 137.5
PHY-3002 : Step(2569): len = 158048, overlap = 141.5
PHY-3002 : Step(2570): len = 156522, overlap = 141
PHY-3002 : Step(2571): len = 155715, overlap = 141.5
PHY-3002 : Step(2572): len = 154535, overlap = 137.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101726
PHY-3002 : Step(2573): len = 157236, overlap = 127.75
PHY-3002 : Step(2574): len = 159668, overlap = 120.75
PHY-3002 : Step(2575): len = 160896, overlap = 114.75
PHY-3002 : Step(2576): len = 162069, overlap = 114.5
PHY-3002 : Step(2577): len = 162913, overlap = 111.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203452
PHY-3002 : Step(2578): len = 166192, overlap = 105
PHY-3002 : Step(2579): len = 169644, overlap = 97.5
PHY-3002 : Step(2580): len = 171858, overlap = 91.75
PHY-3002 : Step(2581): len = 171639, overlap = 86.5
PHY-3002 : Step(2582): len = 171445, overlap = 85.25
PHY-3002 : Step(2583): len = 171459, overlap = 85.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000400911
PHY-3002 : Step(2584): len = 174294, overlap = 78.75
PHY-3002 : Step(2585): len = 175631, overlap = 77.25
PHY-3002 : Step(2586): len = 177588, overlap = 72.75
PHY-3002 : Step(2587): len = 178860, overlap = 69.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.482337s wall, 0.578125s user + 0.265625s system = 0.843750s CPU (174.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000223551
PHY-3002 : Step(2588): len = 189321, overlap = 17.25
PHY-3002 : Step(2589): len = 185566, overlap = 29.5
PHY-3002 : Step(2590): len = 182161, overlap = 35.5
PHY-3002 : Step(2591): len = 179499, overlap = 48
PHY-3002 : Step(2592): len = 177350, overlap = 57.75
PHY-3002 : Step(2593): len = 176236, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000447102
PHY-3002 : Step(2594): len = 178377, overlap = 57.75
PHY-3002 : Step(2595): len = 179584, overlap = 54.75
PHY-3002 : Step(2596): len = 180251, overlap = 56.5
PHY-3002 : Step(2597): len = 180175, overlap = 56.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000894204
PHY-3002 : Step(2598): len = 181960, overlap = 49.5
PHY-3002 : Step(2599): len = 183248, overlap = 48
PHY-3002 : Step(2600): len = 183234, overlap = 49
PHY-3002 : Step(2601): len = 183584, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025014s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.9%)

PHY-3001 : Legalized: Len = 189794, Over = 0
PHY-3001 : Final: Len = 189794, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 519216, over cnt = 119(0%), over = 130, worst = 2
PHY-1002 : len = 519912, over cnt = 62(0%), over = 69, worst = 2
PHY-1002 : len = 519256, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 519224, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 519328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162275s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (134.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 2341 instances, 2289 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20078, tnet num: 4703, tinst num: 2341, tnode num: 21141, tedge num: 31665.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.778187s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (109.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 1134 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4703 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1006 clock pins, and constraint 1063 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.991414s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 200323
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2602): len = 199756, overlap = 2
PHY-3002 : Step(2603): len = 199756, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0077893
PHY-3002 : Step(2604): len = 199392, overlap = 0
PHY-3002 : Step(2605): len = 199372, overlap = 0
PHY-3002 : Step(2606): len = 199371, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22469e-05
PHY-3002 : Step(2607): len = 199103, overlap = 3
PHY-3002 : Step(2608): len = 199103, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120205
PHY-3002 : Step(2609): len = 199128, overlap = 7
PHY-3002 : Step(2610): len = 199150, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000240409
PHY-3002 : Step(2611): len = 198950, overlap = 7
PHY-3002 : Step(2612): len = 198975, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000401567
PHY-3002 : Step(2613): len = 199183, overlap = 6
PHY-3002 : Step(2614): len = 199183, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071809s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (152.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349556
PHY-3002 : Step(2615): len = 199281, overlap = 2.75
PHY-3002 : Step(2616): len = 199273, overlap = 3.25
PHY-3002 : Step(2617): len = 199317, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 199438, Over = 0
PHY-3001 : Final: Len = 199438, Over = 0
RUN-1003 : finish command "place -eco" in  2.931372s wall, 3.250000s user + 0.671875s system = 3.921875s CPU (133.8%)

RUN-1004 : used memory is 765 MB, reserved memory is 1134 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.801298s wall, 32.390625s user + 6.203125s system = 38.593750s CPU (216.8%)

RUN-1004 : used memory is 765 MB, reserved memory is 1134 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2928 to 2031
PHY-1001 : Pin misalignment score is improved from 2031 to 1994
PHY-1001 : Pin misalignment score is improved from 1994 to 1993
PHY-1001 : Pin misalignment score is improved from 1993 to 1993
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2343 instances
RUN-1001 : 1120 mslices, 1169 lslices, 37 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4705 nets
RUN-1001 : 3074 nets have 2 pins
RUN-1001 : 783 nets have [3 - 5] pins
RUN-1001 : 530 nets have [6 - 10] pins
RUN-1001 : 193 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 500416, over cnt = 137(0%), over = 156, worst = 2
PHY-1002 : len = 501104, over cnt = 76(0%), over = 85, worst = 2
PHY-1002 : len = 499920, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 499904, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 499936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.180152s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (121.4%)

PHY-1001 : End global routing;  0.483793s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020013s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (234.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 750584, over cnt = 182(0%), over = 182, worst = 1
PHY-1001 : End Routed; 12.466447s wall, 20.156250s user + 1.671875s system = 21.828125s CPU (175.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 745472, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 1; 0.207719s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (112.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 745312, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.072762s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (128.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 745320, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.047371s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 745336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 745336
PHY-1001 : End DR Iter 4; 0.042187s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.669356s wall, 23.437500s user + 2.515625s system = 25.953125s CPU (155.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.986454s wall, 24.781250s user + 2.671875s system = 27.453125s CPU (152.6%)

RUN-1004 : used memory is 864 MB, reserved memory is 1179 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4574   out of  19600   23.34%
#reg                  495   out of  19600    2.53%
#le                  4576
  #lut only          4081   out of   4576   89.18%
  #reg only             2   out of   4576    0.04%
  #lut&reg            493   out of   4576   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                15
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.649045s wall, 3.500000s user + 1.203125s system = 4.703125s CPU (101.2%)

RUN-1004 : used memory is 871 MB, reserved memory is 1179 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2343
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4705, pip num: 48969
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1682 valid insts, and 141718 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  10.282589s wall, 30.375000s user + 1.484375s system = 31.859375s CPU (309.8%)

RUN-1004 : used memory is 888 MB, reserved memory is 1180 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.947090s wall, 1.687500s user + 0.296875s system = 1.984375s CPU (101.9%)

RUN-1004 : used memory is 982 MB, reserved memory is 1232 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.771099s wall, 0.406250s user + 0.468750s system = 0.875000s CPU (12.9%)

RUN-1004 : used memory is 990 MB, reserved memory is 1240 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.264228s wall, 2.187500s user + 0.828125s system = 3.015625s CPU (32.6%)

RUN-1004 : used memory is 948 MB, reserved memory is 1198 MB, peak memory is 1119 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand13.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.547905s wall, 1.218750s user + 0.312500s system = 1.531250s CPU (60.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = B8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B6;  "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = C6;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = A14; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = C8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N8; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = A7; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin key_10 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_11 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_12 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_13 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_14 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_15 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_8 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_9 has no constraint.
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.284336s wall, 3.765625s user + 0.531250s system = 4.296875s CPU (100.3%)

RUN-1004 : used memory is 557 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.925954s wall, 2.328125s user + 0.843750s system = 3.171875s CPU (108.4%)

RUN-1004 : used memory is 623 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand13.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5568/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7724/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6140/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18550/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4398 (3.30), #lev = 40 (30.65)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.20 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5058/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5058/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4353 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.629346s wall, 21.312500s user + 2.093750s system = 23.406250s CPU (108.2%)

RUN-1004 : used memory is 655 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.748803s wall, 2.921875s user + 1.046875s system = 3.968750s CPU (105.9%)

RUN-1004 : used memory is 689 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2284 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4646 nets
RUN-1001 : 3096 nets have 2 pins
RUN-1001 : 786 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 159 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2282 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19667, tnet num: 4644, tinst num: 2282, tnode num: 20722, tedge num: 31143.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.000145s wall, 1.890625s user + 0.328125s system = 2.218750s CPU (110.9%)

RUN-1004 : used memory is 704 MB, reserved memory is 1183 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 998 clock pins, and constraint 1055 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.247004s wall, 2.125000s user + 0.375000s system = 2.500000s CPU (111.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38207e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2618): len = 1.09e+06, overlap = 27
PHY-3002 : Step(2619): len = 926065, overlap = 26.5
PHY-3002 : Step(2620): len = 837995, overlap = 30.5
PHY-3002 : Step(2621): len = 772348, overlap = 46
PHY-3002 : Step(2622): len = 711731, overlap = 58.75
PHY-3002 : Step(2623): len = 662754, overlap = 76.5
PHY-3002 : Step(2624): len = 616083, overlap = 92.5
PHY-3002 : Step(2625): len = 575072, overlap = 108
PHY-3002 : Step(2626): len = 533650, overlap = 120.5
PHY-3002 : Step(2627): len = 496288, overlap = 137.25
PHY-3002 : Step(2628): len = 462485, overlap = 148.75
PHY-3002 : Step(2629): len = 430296, overlap = 164.75
PHY-3002 : Step(2630): len = 394052, overlap = 179.5
PHY-3002 : Step(2631): len = 366247, overlap = 195
PHY-3002 : Step(2632): len = 338955, overlap = 205.5
PHY-3002 : Step(2633): len = 311500, overlap = 222.5
PHY-3002 : Step(2634): len = 288334, overlap = 239.25
PHY-3002 : Step(2635): len = 265748, overlap = 250.75
PHY-3002 : Step(2636): len = 237679, overlap = 275.75
PHY-3002 : Step(2637): len = 206245, overlap = 300.25
PHY-3002 : Step(2638): len = 191337, overlap = 315.75
PHY-3002 : Step(2639): len = 175123, overlap = 330
PHY-3002 : Step(2640): len = 117727, overlap = 369.75
PHY-3002 : Step(2641): len = 110013, overlap = 376.5
PHY-3002 : Step(2642): len = 95139.7, overlap = 391.75
PHY-3002 : Step(2643): len = 81056, overlap = 408.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60432e-06
PHY-3002 : Step(2644): len = 78288.1, overlap = 409.25
PHY-3002 : Step(2645): len = 88284.5, overlap = 397.5
PHY-3002 : Step(2646): len = 100041, overlap = 396.5
PHY-3002 : Step(2647): len = 98953.2, overlap = 394.75
PHY-3002 : Step(2648): len = 100760, overlap = 390.25
PHY-3002 : Step(2649): len = 102866, overlap = 376.5
PHY-3002 : Step(2650): len = 105854, overlap = 365.75
PHY-3002 : Step(2651): len = 110390, overlap = 351.5
PHY-3002 : Step(2652): len = 112903, overlap = 339.75
PHY-3002 : Step(2653): len = 114419, overlap = 331.5
PHY-3002 : Step(2654): len = 115744, overlap = 320.75
PHY-3002 : Step(2655): len = 117028, overlap = 310
PHY-3002 : Step(2656): len = 117917, overlap = 287
PHY-3002 : Step(2657): len = 117591, overlap = 279
PHY-3002 : Step(2658): len = 116507, overlap = 270.75
PHY-3002 : Step(2659): len = 114992, overlap = 267.5
PHY-3002 : Step(2660): len = 113121, overlap = 265.5
PHY-3002 : Step(2661): len = 111468, overlap = 267.75
PHY-3002 : Step(2662): len = 109276, overlap = 264.25
PHY-3002 : Step(2663): len = 107273, overlap = 264
PHY-3002 : Step(2664): len = 105420, overlap = 266.5
PHY-3002 : Step(2665): len = 102289, overlap = 274.75
PHY-3002 : Step(2666): len = 100383, overlap = 286.25
PHY-3002 : Step(2667): len = 99041.3, overlap = 290.75
PHY-3002 : Step(2668): len = 97237.1, overlap = 293
PHY-3002 : Step(2669): len = 96023.2, overlap = 294.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.20864e-06
PHY-3002 : Step(2670): len = 95540.2, overlap = 293.5
PHY-3002 : Step(2671): len = 96148.7, overlap = 292.75
PHY-3002 : Step(2672): len = 96589.8, overlap = 292.25
PHY-3002 : Step(2673): len = 98499, overlap = 287
PHY-3002 : Step(2674): len = 100645, overlap = 272.75
PHY-3002 : Step(2675): len = 100848, overlap = 258.5
PHY-3002 : Step(2676): len = 101297, overlap = 251
PHY-3002 : Step(2677): len = 102618, overlap = 242.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04173e-05
PHY-3002 : Step(2678): len = 102866, overlap = 237.25
PHY-3002 : Step(2679): len = 105958, overlap = 232.75
PHY-3002 : Step(2680): len = 107584, overlap = 219.75
PHY-3002 : Step(2681): len = 110064, overlap = 206
PHY-3002 : Step(2682): len = 112287, overlap = 196
PHY-3002 : Step(2683): len = 116500, overlap = 178.5
PHY-3002 : Step(2684): len = 118631, overlap = 171
PHY-3002 : Step(2685): len = 119223, overlap = 170.75
PHY-3002 : Step(2686): len = 120482, overlap = 168
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.08345e-05
PHY-3002 : Step(2687): len = 121075, overlap = 166.25
PHY-3002 : Step(2688): len = 124493, overlap = 162
PHY-3002 : Step(2689): len = 129952, overlap = 162.5
PHY-3002 : Step(2690): len = 130189, overlap = 155.25
PHY-3002 : Step(2691): len = 130066, overlap = 155.5
PHY-3002 : Step(2692): len = 130214, overlap = 155.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.16691e-05
PHY-3002 : Step(2693): len = 131192, overlap = 154.25
PHY-3002 : Step(2694): len = 135870, overlap = 151.75
PHY-3002 : Step(2695): len = 136929, overlap = 149.25
PHY-3002 : Step(2696): len = 137547, overlap = 142.75
PHY-3002 : Step(2697): len = 138151, overlap = 140
PHY-3002 : Step(2698): len = 138076, overlap = 138.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.33382e-05
PHY-3002 : Step(2699): len = 139709, overlap = 137.25
PHY-3002 : Step(2700): len = 144326, overlap = 113
PHY-3002 : Step(2701): len = 146935, overlap = 104.25
PHY-3002 : Step(2702): len = 147042, overlap = 101.25
PHY-3002 : Step(2703): len = 147424, overlap = 97
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02323e-06
PHY-3002 : Step(2704): len = 148198, overlap = 157
PHY-3002 : Step(2705): len = 140049, overlap = 195.25
PHY-3002 : Step(2706): len = 134657, overlap = 206
PHY-3002 : Step(2707): len = 132187, overlap = 210.25
PHY-3002 : Step(2708): len = 127812, overlap = 219.5
PHY-3002 : Step(2709): len = 124995, overlap = 222.5
PHY-3002 : Step(2710): len = 123196, overlap = 223.25
PHY-3002 : Step(2711): len = 121098, overlap = 229.5
PHY-3002 : Step(2712): len = 119188, overlap = 231.75
PHY-3002 : Step(2713): len = 116695, overlap = 237.25
PHY-3002 : Step(2714): len = 113972, overlap = 239
PHY-3002 : Step(2715): len = 112013, overlap = 246.25
PHY-3002 : Step(2716): len = 110007, overlap = 252.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04647e-06
PHY-3002 : Step(2717): len = 109861, overlap = 253.25
PHY-3002 : Step(2718): len = 110832, overlap = 253.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.298e-05
PHY-3002 : Step(2719): len = 112277, overlap = 249.25
PHY-3002 : Step(2720): len = 117527, overlap = 234.75
PHY-3002 : Step(2721): len = 119212, overlap = 228.75
PHY-3002 : Step(2722): len = 119709, overlap = 225
PHY-3002 : Step(2723): len = 121768, overlap = 219
PHY-3002 : Step(2724): len = 123638, overlap = 216.5
PHY-3002 : Step(2725): len = 124615, overlap = 208.75
PHY-3002 : Step(2726): len = 125035, overlap = 205.75
PHY-3002 : Step(2727): len = 125756, overlap = 203.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.59601e-05
PHY-3002 : Step(2728): len = 127567, overlap = 199
PHY-3002 : Step(2729): len = 131933, overlap = 191.75
PHY-3002 : Step(2730): len = 132988, overlap = 182.25
PHY-3002 : Step(2731): len = 133882, overlap = 175
PHY-3002 : Step(2732): len = 135850, overlap = 165
PHY-3002 : Step(2733): len = 137234, overlap = 156.75
PHY-3002 : Step(2734): len = 139168, overlap = 149.25
PHY-3002 : Step(2735): len = 139849, overlap = 145.75
PHY-3002 : Step(2736): len = 140302, overlap = 141.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.19202e-05
PHY-3002 : Step(2737): len = 143572, overlap = 137
PHY-3002 : Step(2738): len = 149844, overlap = 120
PHY-3002 : Step(2739): len = 149551, overlap = 118.75
PHY-3002 : Step(2740): len = 149848, overlap = 117.5
PHY-3002 : Step(2741): len = 150854, overlap = 119
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0001012
PHY-3002 : Step(2742): len = 154543, overlap = 113.5
PHY-3002 : Step(2743): len = 159220, overlap = 107.75
PHY-3002 : Step(2744): len = 160820, overlap = 106.25
PHY-3002 : Step(2745): len = 162563, overlap = 106.25
PHY-3002 : Step(2746): len = 162755, overlap = 104.75
PHY-3002 : Step(2747): len = 162863, overlap = 104.25
PHY-3002 : Step(2748): len = 162904, overlap = 105
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0002024
PHY-3002 : Step(2749): len = 165701, overlap = 104
PHY-3002 : Step(2750): len = 167359, overlap = 97.75
PHY-3002 : Step(2751): len = 169051, overlap = 91.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000404799
PHY-3002 : Step(2752): len = 171052, overlap = 88
PHY-3002 : Step(2753): len = 173206, overlap = 83
PHY-3002 : Step(2754): len = 173771, overlap = 79.25
PHY-3002 : Step(2755): len = 172990, overlap = 78.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.33672e-05
PHY-3002 : Step(2756): len = 171383, overlap = 117
PHY-3002 : Step(2757): len = 170141, overlap = 112
PHY-3002 : Step(2758): len = 168917, overlap = 114.25
PHY-3002 : Step(2759): len = 167184, overlap = 112.5
PHY-3002 : Step(2760): len = 165358, overlap = 112
PHY-3002 : Step(2761): len = 163147, overlap = 114.75
PHY-3002 : Step(2762): len = 161273, overlap = 119.5
PHY-3002 : Step(2763): len = 159786, overlap = 122.5
PHY-3002 : Step(2764): len = 158621, overlap = 119.75
PHY-3002 : Step(2765): len = 157689, overlap = 120
PHY-3002 : Step(2766): len = 156442, overlap = 124.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126734
PHY-3002 : Step(2767): len = 160196, overlap = 113.5
PHY-3002 : Step(2768): len = 163252, overlap = 101.5
PHY-3002 : Step(2769): len = 164579, overlap = 103.75
PHY-3002 : Step(2770): len = 164853, overlap = 102
PHY-3002 : Step(2771): len = 165007, overlap = 101.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000247785
PHY-3002 : Step(2772): len = 168267, overlap = 90
PHY-3002 : Step(2773): len = 170937, overlap = 85
PHY-3002 : Step(2774): len = 172884, overlap = 78
PHY-3002 : Step(2775): len = 172733, overlap = 78.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000495571
PHY-3002 : Step(2776): len = 175242, overlap = 74.25
PHY-3002 : Step(2777): len = 177852, overlap = 71.5
PHY-3002 : Step(2778): len = 179257, overlap = 66.75
PHY-3002 : Step(2779): len = 179456, overlap = 66.75
PHY-3002 : Step(2780): len = 179212, overlap = 64.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.700707s wall, 0.734375s user + 0.546875s system = 1.281250s CPU (182.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000274751
PHY-3002 : Step(2781): len = 188621, overlap = 16.25
PHY-3002 : Step(2782): len = 185010, overlap = 28.25
PHY-3002 : Step(2783): len = 181069, overlap = 42.5
PHY-3002 : Step(2784): len = 178362, overlap = 47.25
PHY-3002 : Step(2785): len = 176773, overlap = 57.5
PHY-3002 : Step(2786): len = 176015, overlap = 64.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549501
PHY-3002 : Step(2787): len = 177899, overlap = 57.75
PHY-3002 : Step(2788): len = 179262, overlap = 52.5
PHY-3002 : Step(2789): len = 180006, overlap = 47.5
PHY-3002 : Step(2790): len = 179860, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001099
PHY-3002 : Step(2791): len = 180994, overlap = 47.75
PHY-3002 : Step(2792): len = 182039, overlap = 44.5
PHY-3002 : Step(2793): len = 183051, overlap = 43.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.3%)

PHY-3001 : Legalized: Len = 188981, Over = 0
PHY-3001 : Final: Len = 188981, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 526368, over cnt = 91(0%), over = 99, worst = 2
PHY-1002 : len = 526680, over cnt = 46(0%), over = 49, worst = 2
PHY-1002 : len = 526480, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 526104, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 526128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152449s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (143.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 2341 instances, 2289 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20078, tnet num: 4703, tinst num: 2341, tnode num: 21141, tedge num: 31665.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.732501s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (108.2%)

RUN-1004 : used memory is 752 MB, reserved memory is 1183 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4703 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1006 clock pins, and constraint 1063 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.996038s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (108.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 199251
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2794): len = 198644, overlap = 0.75
PHY-3002 : Step(2795): len = 198625, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0066746
PHY-3002 : Step(2796): len = 198182, overlap = 0.25
PHY-3002 : Step(2797): len = 198201, overlap = 0.25
PHY-3002 : Step(2798): len = 198227, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17768e-05
PHY-3002 : Step(2799): len = 198014, overlap = 2.25
PHY-3002 : Step(2800): len = 198014, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.35536e-05
PHY-3002 : Step(2801): len = 197979, overlap = 1.75
PHY-3002 : Step(2802): len = 197979, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.71072e-05
PHY-3002 : Step(2803): len = 197884, overlap = 1.75
PHY-3002 : Step(2804): len = 197884, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122657
PHY-3002 : Step(2805): len = 197944, overlap = 7.5
PHY-3002 : Step(2806): len = 197944, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000245314
PHY-3002 : Step(2807): len = 197952, overlap = 7.25
PHY-3002 : Step(2808): len = 197987, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000427163
PHY-3002 : Step(2809): len = 198156, overlap = 6.25
PHY-3002 : Step(2810): len = 198156, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081225s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (134.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389396
PHY-3002 : Step(2811): len = 198239, overlap = 1.25
PHY-3002 : Step(2812): len = 198239, overlap = 1.25
PHY-3002 : Step(2813): len = 198189, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.3%)

PHY-3001 : Legalized: Len = 198399, Over = 0
PHY-3001 : Final: Len = 198399, Over = 0
RUN-1003 : finish command "place -eco" in  3.334891s wall, 4.093750s user + 0.890625s system = 4.984375s CPU (149.5%)

RUN-1004 : used memory is 754 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  18.229509s wall, 33.359375s user + 6.531250s system = 39.890625s CPU (218.8%)

RUN-1004 : used memory is 754 MB, reserved memory is 1183 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2905 to 1992
PHY-1001 : Pin misalignment score is improved from 1992 to 1957
PHY-1001 : Pin misalignment score is improved from 1957 to 1956
PHY-1001 : Pin misalignment score is improved from 1956 to 1956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2343 instances
RUN-1001 : 1120 mslices, 1169 lslices, 37 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4705 nets
RUN-1001 : 3074 nets have 2 pins
RUN-1001 : 783 nets have [3 - 5] pins
RUN-1001 : 532 nets have [6 - 10] pins
RUN-1001 : 193 nets have [11 - 20] pins
RUN-1001 : 121 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 507552, over cnt = 125(0%), over = 131, worst = 2
PHY-1002 : len = 508288, over cnt = 66(0%), over = 68, worst = 2
PHY-1002 : len = 507584, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 507128, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 507192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144994s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (129.3%)

PHY-1001 : End global routing;  0.356959s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (135.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 755800, over cnt = 165(0%), over = 165, worst = 1
PHY-1001 : End Routed; 12.546036s wall, 20.859375s user + 1.734375s system = 22.593750s CPU (180.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 751408, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.248613s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (138.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 751424, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.058280s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (160.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 751440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.040656s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (153.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 751352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 751352
PHY-1001 : End DR Iter 4; 0.044556s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (140.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.795860s wall, 24.218750s user + 2.687500s system = 26.906250s CPU (160.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.052905s wall, 25.578125s user + 2.843750s system = 28.421875s CPU (157.4%)

RUN-1004 : used memory is 869 MB, reserved memory is 1209 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4574   out of  19600   23.34%
#reg                  495   out of  19600    2.53%
#le                  4576
  #lut only          4081   out of   4576   89.18%
  #reg only             2   out of   4576    0.04%
  #lut&reg            493   out of   4576   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                15
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.640003s wall, 3.375000s user + 1.484375s system = 4.859375s CPU (104.7%)

RUN-1004 : used memory is 869 MB, reserved memory is 1209 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2343
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4705, pip num: 48954
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1684 valid insts, and 141698 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  13.695733s wall, 35.234375s user + 2.156250s system = 37.390625s CPU (273.0%)

RUN-1004 : used memory is 897 MB, reserved memory is 1208 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.064162s wall, 1.812500s user + 0.234375s system = 2.046875s CPU (99.2%)

RUN-1004 : used memory is 970 MB, reserved memory is 1242 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.709890s wall, 0.234375s user + 0.546875s system = 0.781250s CPU (11.6%)

RUN-1004 : used memory is 999 MB, reserved memory is 1273 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.306261s wall, 2.156250s user + 0.875000s system = 3.031250s CPU (32.6%)

RUN-1004 : used memory is 957 MB, reserved memory is 1231 MB, peak memory is 1119 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=1359,DATA_DEPTH_B=1359,MODE="SP",INIT_FILE="../../tools/keil/hand15.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.579350s wall, 1.203125s user + 0.296875s system = 1.500000s CPU (95.0%)

RUN-1004 : used memory is 577 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = A13; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = D8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = B8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N6; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = P8; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = N8;"
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_8   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_9   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  key_10  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment  key_11  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment  key_12  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment  key_13  LOCATION = A6;  "
RUN-1002 : start command "set_pin_assignment  key_14  LOCATION = A4;  "
RUN-1002 : start command "set_pin_assignment  key_15  LOCATION = A12; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.667921s wall, 3.875000s user + 0.562500s system = 4.437500s CPU (95.1%)

RUN-1004 : used memory is 588 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.709892s wall, 2.203125s user + 1.171875s system = 3.375000s CPU (91.0%)

RUN-1004 : used memory is 654 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand15.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5569/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7725/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6141/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18551/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4322 (3.31), #lev = 41 (31.22)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 19%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5059/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5059/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4354 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  24.822248s wall, 23.625000s user + 3.187500s system = 26.812500s CPU (108.0%)

RUN-1004 : used memory is 685 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.184671s wall, 3.109375s user + 1.031250s system = 4.140625s CPU (98.9%)

RUN-1004 : used memory is 705 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2285 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4648 nets
RUN-1001 : 3054 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 152 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19726, tnet num: 4646, tinst num: 2283, tnode num: 20784, tedge num: 31267.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.216974s wall, 2.078125s user + 0.328125s system = 2.406250s CPU (108.5%)

RUN-1004 : used memory is 723 MB, reserved memory is 1212 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1000 clock pins, and constraint 1058 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.641482s wall, 2.328125s user + 0.406250s system = 2.734375s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38984e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2814): len = 1.11381e+06, overlap = 29.25
PHY-3002 : Step(2815): len = 962351, overlap = 24.75
PHY-3002 : Step(2816): len = 880328, overlap = 30.75
PHY-3002 : Step(2817): len = 818555, overlap = 45.25
PHY-3002 : Step(2818): len = 762034, overlap = 56
PHY-3002 : Step(2819): len = 712494, overlap = 66.5
PHY-3002 : Step(2820): len = 668695, overlap = 76.5
PHY-3002 : Step(2821): len = 624459, overlap = 92.5
PHY-3002 : Step(2822): len = 584599, overlap = 102.25
PHY-3002 : Step(2823): len = 549010, overlap = 123.5
PHY-3002 : Step(2824): len = 514128, overlap = 137.25
PHY-3002 : Step(2825): len = 478917, overlap = 151.25
PHY-3002 : Step(2826): len = 448002, overlap = 165.25
PHY-3002 : Step(2827): len = 421365, overlap = 179
PHY-3002 : Step(2828): len = 391829, overlap = 186.25
PHY-3002 : Step(2829): len = 357716, overlap = 203.75
PHY-3002 : Step(2830): len = 336276, overlap = 216
PHY-3002 : Step(2831): len = 316052, overlap = 229.25
PHY-3002 : Step(2832): len = 280686, overlap = 250.75
PHY-3002 : Step(2833): len = 258468, overlap = 268.5
PHY-3002 : Step(2834): len = 244965, overlap = 278.5
PHY-3002 : Step(2835): len = 208826, overlap = 303
PHY-3002 : Step(2836): len = 180872, overlap = 324.25
PHY-3002 : Step(2837): len = 171624, overlap = 332
PHY-3002 : Step(2838): len = 154953, overlap = 345.25
PHY-3002 : Step(2839): len = 112099, overlap = 380.75
PHY-3002 : Step(2840): len = 104984, overlap = 387.25
PHY-3002 : Step(2841): len = 99312.3, overlap = 394.5
PHY-3002 : Step(2842): len = 76072.5, overlap = 419
PHY-3002 : Step(2843): len = 71320.2, overlap = 423.75
PHY-3002 : Step(2844): len = 64689.6, overlap = 430.5
PHY-3002 : Step(2845): len = 62411, overlap = 433.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7209e-06
PHY-3002 : Step(2846): len = 60965.6, overlap = 433.75
PHY-3002 : Step(2847): len = 61098.5, overlap = 430.25
PHY-3002 : Step(2848): len = 62642.9, overlap = 429.5
PHY-3002 : Step(2849): len = 68868.7, overlap = 424
PHY-3002 : Step(2850): len = 78810.8, overlap = 408.25
PHY-3002 : Step(2851): len = 79169.3, overlap = 401
PHY-3002 : Step(2852): len = 79089.6, overlap = 399.5
PHY-3002 : Step(2853): len = 80437.9, overlap = 400
PHY-3002 : Step(2854): len = 85633.4, overlap = 393
PHY-3002 : Step(2855): len = 87487.8, overlap = 386.25
PHY-3002 : Step(2856): len = 88688.5, overlap = 380.75
PHY-3002 : Step(2857): len = 89542.7, overlap = 373.75
PHY-3002 : Step(2858): len = 91267.2, overlap = 362.5
PHY-3002 : Step(2859): len = 92003.3, overlap = 353.25
PHY-3002 : Step(2860): len = 93797, overlap = 342
PHY-3002 : Step(2861): len = 95458.1, overlap = 328.25
PHY-3002 : Step(2862): len = 95182, overlap = 319.25
PHY-3002 : Step(2863): len = 94782.3, overlap = 313
PHY-3002 : Step(2864): len = 95153.5, overlap = 304.75
PHY-3002 : Step(2865): len = 95059.3, overlap = 295.25
PHY-3002 : Step(2866): len = 94098.6, overlap = 299
PHY-3002 : Step(2867): len = 93752.6, overlap = 304
PHY-3002 : Step(2868): len = 92416.2, overlap = 303.75
PHY-3002 : Step(2869): len = 92105.2, overlap = 306.25
PHY-3002 : Step(2870): len = 90691.8, overlap = 307.25
PHY-3002 : Step(2871): len = 90177.8, overlap = 307.25
PHY-3002 : Step(2872): len = 89806.5, overlap = 306.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.44181e-06
PHY-3002 : Step(2873): len = 89097.5, overlap = 306.25
PHY-3002 : Step(2874): len = 89354.2, overlap = 306
PHY-3002 : Step(2875): len = 89588.8, overlap = 303
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.34698e-06
PHY-3002 : Step(2876): len = 90090.2, overlap = 298.75
PHY-3002 : Step(2877): len = 95115.6, overlap = 287.5
PHY-3002 : Step(2878): len = 96279, overlap = 275.5
PHY-3002 : Step(2879): len = 96140, overlap = 272.75
PHY-3002 : Step(2880): len = 97844.5, overlap = 271
PHY-3002 : Step(2881): len = 103581, overlap = 259
PHY-3002 : Step(2882): len = 104177, overlap = 254.5
PHY-3002 : Step(2883): len = 104442, overlap = 250.5
PHY-3002 : Step(2884): len = 104895, overlap = 246.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.0694e-05
PHY-3002 : Step(2885): len = 106481, overlap = 242.25
PHY-3002 : Step(2886): len = 109414, overlap = 227.75
PHY-3002 : Step(2887): len = 109416, overlap = 224
PHY-3002 : Step(2888): len = 110100, overlap = 221.25
PHY-3002 : Step(2889): len = 114078, overlap = 194.75
PHY-3002 : Step(2890): len = 117493, overlap = 184
PHY-3002 : Step(2891): len = 118565, overlap = 174.25
PHY-3002 : Step(2892): len = 118780, overlap = 171.5
PHY-3002 : Step(2893): len = 119278, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.13879e-05
PHY-3002 : Step(2894): len = 120966, overlap = 171.75
PHY-3002 : Step(2895): len = 126264, overlap = 163.75
PHY-3002 : Step(2896): len = 126886, overlap = 156
PHY-3002 : Step(2897): len = 127094, overlap = 153.5
PHY-3002 : Step(2898): len = 128348, overlap = 151.25
PHY-3002 : Step(2899): len = 129756, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.18083e-05
PHY-3002 : Step(2900): len = 132368, overlap = 150
PHY-3002 : Step(2901): len = 136260, overlap = 146.75
PHY-3002 : Step(2902): len = 139259, overlap = 145.75
PHY-3002 : Step(2903): len = 141130, overlap = 143
PHY-3002 : Step(2904): len = 142450, overlap = 138.25
PHY-3002 : Step(2905): len = 143715, overlap = 142
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.36167e-05
PHY-3002 : Step(2906): len = 144509, overlap = 136.25
PHY-3002 : Step(2907): len = 146033, overlap = 136.75
PHY-3002 : Step(2908): len = 146716, overlap = 137.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000161818
PHY-3002 : Step(2909): len = 149127, overlap = 131
PHY-3002 : Step(2910): len = 152449, overlap = 123.5
PHY-3002 : Step(2911): len = 153385, overlap = 122.25
PHY-3002 : Step(2912): len = 153918, overlap = 117.25
PHY-3002 : Step(2913): len = 154112, overlap = 116
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000304527
PHY-3002 : Step(2914): len = 155934, overlap = 116.75
PHY-3002 : Step(2915): len = 157459, overlap = 112
PHY-3002 : Step(2916): len = 160252, overlap = 99
PHY-3002 : Step(2917): len = 160185, overlap = 98
PHY-3002 : Step(2918): len = 159982, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022597s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39724e-06
PHY-3002 : Step(2919): len = 146910, overlap = 182.75
PHY-3002 : Step(2920): len = 141306, overlap = 189.5
PHY-3002 : Step(2921): len = 137623, overlap = 194.75
PHY-3002 : Step(2922): len = 134704, overlap = 196.75
PHY-3002 : Step(2923): len = 132475, overlap = 199.25
PHY-3002 : Step(2924): len = 130721, overlap = 201.5
PHY-3002 : Step(2925): len = 128977, overlap = 203.75
PHY-3002 : Step(2926): len = 127367, overlap = 208.5
PHY-3002 : Step(2927): len = 125764, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07945e-05
PHY-3002 : Step(2928): len = 125596, overlap = 212.25
PHY-3002 : Step(2929): len = 125972, overlap = 211
PHY-3002 : Step(2930): len = 126733, overlap = 210
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85836e-05
PHY-3002 : Step(2931): len = 129247, overlap = 207.25
PHY-3002 : Step(2932): len = 134244, overlap = 198.25
PHY-3002 : Step(2933): len = 134389, overlap = 196.5
PHY-3002 : Step(2934): len = 134749, overlap = 197
PHY-3002 : Step(2935): len = 135629, overlap = 194.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.32842e-05
PHY-3002 : Step(2936): len = 139600, overlap = 182.25
PHY-3002 : Step(2937): len = 147501, overlap = 172.5
PHY-3002 : Step(2938): len = 147144, overlap = 169.25
PHY-3002 : Step(2939): len = 147429, overlap = 169.75
PHY-3002 : Step(2940): len = 148313, overlap = 169.25
PHY-3002 : Step(2941): len = 149983, overlap = 172.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.44608e-05
PHY-3002 : Step(2942): len = 153002, overlap = 166.25
PHY-3002 : Step(2943): len = 159418, overlap = 162
PHY-3002 : Step(2944): len = 160133, overlap = 157.75
PHY-3002 : Step(2945): len = 161555, overlap = 151.5
PHY-3002 : Step(2946): len = 163146, overlap = 139.75
PHY-3002 : Step(2947): len = 163856, overlap = 131
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000123388
PHY-3002 : Step(2948): len = 168169, overlap = 114.75
PHY-3002 : Step(2949): len = 172689, overlap = 106
PHY-3002 : Step(2950): len = 174357, overlap = 98.25
PHY-3002 : Step(2951): len = 175600, overlap = 92
PHY-3002 : Step(2952): len = 175905, overlap = 90
PHY-3002 : Step(2953): len = 176375, overlap = 85.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000246776
PHY-3002 : Step(2954): len = 179698, overlap = 80.5
PHY-3002 : Step(2955): len = 182167, overlap = 74
PHY-3002 : Step(2956): len = 183368, overlap = 67.25
PHY-3002 : Step(2957): len = 183304, overlap = 62.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000493553
PHY-3002 : Step(2958): len = 185172, overlap = 59.75
PHY-3002 : Step(2959): len = 186379, overlap = 58
PHY-3002 : Step(2960): len = 186979, overlap = 55.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.52778e-05
PHY-3002 : Step(2961): len = 185875, overlap = 121.25
PHY-3002 : Step(2962): len = 184387, overlap = 110.25
PHY-3002 : Step(2963): len = 182334, overlap = 107
PHY-3002 : Step(2964): len = 179564, overlap = 95.25
PHY-3002 : Step(2965): len = 175753, overlap = 102.25
PHY-3002 : Step(2966): len = 171644, overlap = 100.25
PHY-3002 : Step(2967): len = 168126, overlap = 109.5
PHY-3002 : Step(2968): len = 165282, overlap = 112
PHY-3002 : Step(2969): len = 163511, overlap = 122.25
PHY-3002 : Step(2970): len = 161950, overlap = 126.75
PHY-3002 : Step(2971): len = 161009, overlap = 134.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150556
PHY-3002 : Step(2972): len = 165675, overlap = 123.25
PHY-3002 : Step(2973): len = 169774, overlap = 103.75
PHY-3002 : Step(2974): len = 171214, overlap = 96.75
PHY-3002 : Step(2975): len = 172535, overlap = 90.25
PHY-3002 : Step(2976): len = 173634, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284351
PHY-3002 : Step(2977): len = 176924, overlap = 81.5
PHY-3002 : Step(2978): len = 179577, overlap = 75
PHY-3002 : Step(2979): len = 182639, overlap = 70.75
PHY-3002 : Step(2980): len = 183133, overlap = 68.75
PHY-3002 : Step(2981): len = 183220, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000568701
PHY-3002 : Step(2982): len = 185564, overlap = 60.25
PHY-3002 : Step(2983): len = 187213, overlap = 61.25
PHY-3002 : Step(2984): len = 188478, overlap = 60.25
PHY-3002 : Step(2985): len = 189577, overlap = 58.75
PHY-3002 : Step(2986): len = 190328, overlap = 57.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.773495s wall, 0.734375s user + 0.593750s system = 1.328125s CPU (171.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028614
PHY-3002 : Step(2987): len = 200802, overlap = 16.75
PHY-3002 : Step(2988): len = 196752, overlap = 24.5
PHY-3002 : Step(2989): len = 192352, overlap = 37.75
PHY-3002 : Step(2990): len = 188826, overlap = 46
PHY-3002 : Step(2991): len = 187252, overlap = 54
PHY-3002 : Step(2992): len = 186199, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572281
PHY-3002 : Step(2993): len = 188054, overlap = 53.5
PHY-3002 : Step(2994): len = 189279, overlap = 52.25
PHY-3002 : Step(2995): len = 190324, overlap = 52.5
PHY-3002 : Step(2996): len = 190958, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114456
PHY-3002 : Step(2997): len = 192070, overlap = 49.5
PHY-3002 : Step(2998): len = 193348, overlap = 46.5
PHY-3002 : Step(2999): len = 194685, overlap = 47.5
PHY-3002 : Step(3000): len = 194854, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025225s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (123.9%)

PHY-3001 : Legalized: Len = 202270, Over = 0
PHY-3001 : Final: Len = 202270, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 581440, over cnt = 67(0%), over = 71, worst = 2
PHY-1002 : len = 581712, over cnt = 42(0%), over = 45, worst = 2
PHY-1002 : len = 581712, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 581536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.153843s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (132.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 76 needs to be replaced
PHY-3001 : design contains 2348 instances, 2295 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20199, tnet num: 4711, tinst num: 2348, tnode num: 21271, tedge num: 31869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.749088s wall, 1.718750s user + 0.140625s system = 1.859375s CPU (106.3%)

RUN-1004 : used memory is 776 MB, reserved memory is 1212 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1014 clock pins, and constraint 1072 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.991711s wall, 1.890625s user + 0.203125s system = 2.093750s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214085
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3001): len = 213306, overlap = 1
PHY-3002 : Step(3002): len = 213306, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00514175
PHY-3002 : Step(3003): len = 212997, overlap = 0
PHY-3002 : Step(3004): len = 213010, overlap = 0
PHY-3002 : Step(3005): len = 213025, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (360.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23903e-05
PHY-3002 : Step(3006): len = 212343, overlap = 2.75
PHY-3002 : Step(3007): len = 212203, overlap = 2.5
PHY-3002 : Step(3008): len = 212203, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232625
PHY-3002 : Step(3009): len = 212309, overlap = 8
PHY-3002 : Step(3010): len = 212309, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465249
PHY-3002 : Step(3011): len = 212275, overlap = 7.5
PHY-3002 : Step(3012): len = 212275, overlap = 7.5
PHY-3002 : Step(3013): len = 212268, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000756623
PHY-3002 : Step(3014): len = 212587, overlap = 5.5
PHY-3002 : Step(3015): len = 212675, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087202s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (161.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000746467
PHY-3002 : Step(3016): len = 212702, overlap = 1.5
PHY-3002 : Step(3017): len = 212668, overlap = 2
PHY-3002 : Step(3018): len = 212674, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 213013, Over = 0
PHY-3001 : Final: Len = 213013, Over = 0
RUN-1003 : finish command "place -eco" in  3.023949s wall, 3.453125s user + 0.593750s system = 4.046875s CPU (133.8%)

RUN-1004 : used memory is 778 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  19.404586s wall, 35.250000s user + 6.421875s system = 41.671875s CPU (214.8%)

RUN-1004 : used memory is 778 MB, reserved memory is 1212 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2970 to 2062
PHY-1001 : Pin misalignment score is improved from 2062 to 2019
PHY-1001 : Pin misalignment score is improved from 2019 to 2015
PHY-1001 : Pin misalignment score is improved from 2015 to 2012
PHY-1001 : Pin misalignment score is improved from 2012 to 2012
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2350 instances
RUN-1001 : 1135 mslices, 1160 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4713 nets
RUN-1001 : 3027 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 538 nets have [6 - 10] pins
RUN-1001 : 206 nets have [11 - 20] pins
RUN-1001 : 113 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 551688, over cnt = 88(0%), over = 90, worst = 2
PHY-1002 : len = 551928, over cnt = 50(0%), over = 52, worst = 2
PHY-1002 : len = 551744, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 551512, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 551472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.146943s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (159.5%)

PHY-1001 : End global routing;  0.390891s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (135.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042539s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (110.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 786632, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 15.589990s wall, 25.578125s user + 2.375000s system = 27.953125s CPU (179.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 783584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.212695s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (117.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 783256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.134384s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 783288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 783288
PHY-1001 : End DR Iter 3; 0.043788s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  20.512908s wall, 29.140625s user + 4.046875s system = 33.187500s CPU (161.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.977409s wall, 30.671875s user + 4.328125s system = 35.000000s CPU (159.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 1236 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4586   out of  19600   23.40%
#reg                  498   out of  19600    2.54%
#le                  4588
  #lut only          4090   out of   4588   89.15%
  #reg only             2   out of   4588    0.04%
  #lut&reg            496   out of   4588   10.81%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   36   out of    188   19.15%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.059342s wall, 3.453125s user + 2.125000s system = 5.578125s CPU (110.3%)

RUN-1004 : used memory is 716 MB, reserved memory is 1236 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2350
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4713, pip num: 50341
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1721 valid insts, and 144777 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000" in  10.623001s wall, 31.343750s user + 1.656250s system = 33.000000s CPU (310.6%)

RUN-1004 : used memory is 755 MB, reserved memory is 1235 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.032693s wall, 1.796875s user + 0.250000s system = 2.046875s CPU (100.7%)

RUN-1004 : used memory is 893 MB, reserved memory is 1287 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.707613s wall, 0.406250s user + 0.484375s system = 0.890625s CPU (13.3%)

RUN-1004 : used memory is 914 MB, reserved memory is 1309 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.274228s wall, 2.343750s user + 0.765625s system = 3.109375s CPU (33.5%)

RUN-1004 : used memory is 872 MB, reserved memory is 1267 MB, peak memory is 1119 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.916638s wall, 1.765625s user + 0.328125s system = 2.093750s CPU (109.2%)

RUN-1004 : used memory is 220 MB, reserved memory is 1300 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.712243s wall, 0.156250s user + 0.828125s system = 0.984375s CPU (14.7%)

RUN-1004 : used memory is 249 MB, reserved memory is 1309 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.174646s wall, 2.062500s user + 1.218750s system = 3.281250s CPU (35.8%)

RUN-1004 : used memory is 207 MB, reserved memory is 1267 MB, peak memory is 1119 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=1359,DATA_DEPTH_B=1359,MODE="SP",INIT_FILE="../../tools/keil/hand16.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.401276s wall, 1.296875s user + 0.203125s system = 1.500000s CPU (107.0%)

RUN-1004 : used memory is 705 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = A13; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = D8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = B8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N6; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = P8; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = N8;"
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_8   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_9   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  key_10  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment  key_11  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment  key_12  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment  key_13  LOCATION = A6;  "
RUN-1002 : start command "set_pin_assignment  key_14  LOCATION = A4;  "
RUN-1002 : start command "set_pin_assignment  key_15  LOCATION = A12; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.591611s wall, 3.875000s user + 0.593750s system = 4.468750s CPU (97.3%)

RUN-1004 : used memory is 714 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.648375s wall, 2.593750s user + 1.312500s system = 3.906250s CPU (107.1%)

RUN-1004 : used memory is 779 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand16.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5569/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7725/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6141/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18551/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4322 (3.31), #lev = 41 (31.22)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.21 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 19%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5059/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5059/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4354 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.852568s wall, 22.421875s user + 2.796875s system = 25.218750s CPU (110.4%)

RUN-1004 : used memory is 812 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.472186s wall, 3.343750s user + 1.328125s system = 4.671875s CPU (104.5%)

RUN-1004 : used memory is 818 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2285 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4648 nets
RUN-1001 : 3054 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 152 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19726, tnet num: 4646, tinst num: 2283, tnode num: 20784, tedge num: 31267.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.021081s wall, 1.875000s user + 0.343750s system = 2.218750s CPU (109.8%)

RUN-1004 : used memory is 833 MB, reserved memory is 1269 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1000 clock pins, and constraint 1058 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.734482s wall, 2.140625s user + 0.453125s system = 2.593750s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38984e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3019): len = 1.11381e+06, overlap = 29.25
PHY-3002 : Step(3020): len = 962351, overlap = 24.75
PHY-3002 : Step(3021): len = 880328, overlap = 30.75
PHY-3002 : Step(3022): len = 818555, overlap = 45.25
PHY-3002 : Step(3023): len = 762034, overlap = 56
PHY-3002 : Step(3024): len = 712494, overlap = 66.5
PHY-3002 : Step(3025): len = 668695, overlap = 76.5
PHY-3002 : Step(3026): len = 624459, overlap = 92.5
PHY-3002 : Step(3027): len = 584599, overlap = 102.25
PHY-3002 : Step(3028): len = 549010, overlap = 123.5
PHY-3002 : Step(3029): len = 514128, overlap = 137.25
PHY-3002 : Step(3030): len = 478917, overlap = 151.25
PHY-3002 : Step(3031): len = 448002, overlap = 165.25
PHY-3002 : Step(3032): len = 421365, overlap = 179
PHY-3002 : Step(3033): len = 391829, overlap = 186.25
PHY-3002 : Step(3034): len = 357716, overlap = 203.75
PHY-3002 : Step(3035): len = 336276, overlap = 216
PHY-3002 : Step(3036): len = 316052, overlap = 229.25
PHY-3002 : Step(3037): len = 280686, overlap = 250.75
PHY-3002 : Step(3038): len = 258468, overlap = 268.5
PHY-3002 : Step(3039): len = 244965, overlap = 278.5
PHY-3002 : Step(3040): len = 208826, overlap = 303
PHY-3002 : Step(3041): len = 180872, overlap = 324.25
PHY-3002 : Step(3042): len = 171624, overlap = 332
PHY-3002 : Step(3043): len = 154953, overlap = 345.25
PHY-3002 : Step(3044): len = 112099, overlap = 380.75
PHY-3002 : Step(3045): len = 104984, overlap = 387.25
PHY-3002 : Step(3046): len = 99312.3, overlap = 394.5
PHY-3002 : Step(3047): len = 76072.5, overlap = 419
PHY-3002 : Step(3048): len = 71320.2, overlap = 423.75
PHY-3002 : Step(3049): len = 64689.6, overlap = 430.5
PHY-3002 : Step(3050): len = 62411, overlap = 433.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7209e-06
PHY-3002 : Step(3051): len = 60965.6, overlap = 433.75
PHY-3002 : Step(3052): len = 61098.5, overlap = 430.25
PHY-3002 : Step(3053): len = 62642.9, overlap = 429.5
PHY-3002 : Step(3054): len = 68868.7, overlap = 424
PHY-3002 : Step(3055): len = 78810.8, overlap = 408.25
PHY-3002 : Step(3056): len = 79169.3, overlap = 401
PHY-3002 : Step(3057): len = 79089.6, overlap = 399.5
PHY-3002 : Step(3058): len = 80437.9, overlap = 400
PHY-3002 : Step(3059): len = 85633.4, overlap = 393
PHY-3002 : Step(3060): len = 87487.8, overlap = 386.25
PHY-3002 : Step(3061): len = 88688.5, overlap = 380.75
PHY-3002 : Step(3062): len = 89542.7, overlap = 373.75
PHY-3002 : Step(3063): len = 91267.2, overlap = 362.5
PHY-3002 : Step(3064): len = 92003.3, overlap = 353.25
PHY-3002 : Step(3065): len = 93797, overlap = 342
PHY-3002 : Step(3066): len = 95458.1, overlap = 328.25
PHY-3002 : Step(3067): len = 95182, overlap = 319.25
PHY-3002 : Step(3068): len = 94782.3, overlap = 313
PHY-3002 : Step(3069): len = 95153.5, overlap = 304.75
PHY-3002 : Step(3070): len = 95059.3, overlap = 295.25
PHY-3002 : Step(3071): len = 94098.6, overlap = 299
PHY-3002 : Step(3072): len = 93752.6, overlap = 304
PHY-3002 : Step(3073): len = 92416.2, overlap = 303.75
PHY-3002 : Step(3074): len = 92105.2, overlap = 306.25
PHY-3002 : Step(3075): len = 90691.8, overlap = 307.25
PHY-3002 : Step(3076): len = 90177.8, overlap = 307.25
PHY-3002 : Step(3077): len = 89806.5, overlap = 306.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.44181e-06
PHY-3002 : Step(3078): len = 89097.5, overlap = 306.25
PHY-3002 : Step(3079): len = 89354.2, overlap = 306
PHY-3002 : Step(3080): len = 89588.8, overlap = 303
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.34698e-06
PHY-3002 : Step(3081): len = 90090.2, overlap = 298.75
PHY-3002 : Step(3082): len = 95115.6, overlap = 287.5
PHY-3002 : Step(3083): len = 96279, overlap = 275.5
PHY-3002 : Step(3084): len = 96140, overlap = 272.75
PHY-3002 : Step(3085): len = 97844.5, overlap = 271
PHY-3002 : Step(3086): len = 103581, overlap = 259
PHY-3002 : Step(3087): len = 104177, overlap = 254.5
PHY-3002 : Step(3088): len = 104442, overlap = 250.5
PHY-3002 : Step(3089): len = 104895, overlap = 246.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.0694e-05
PHY-3002 : Step(3090): len = 106481, overlap = 242.25
PHY-3002 : Step(3091): len = 109414, overlap = 227.75
PHY-3002 : Step(3092): len = 109416, overlap = 224
PHY-3002 : Step(3093): len = 110100, overlap = 221.25
PHY-3002 : Step(3094): len = 114078, overlap = 194.75
PHY-3002 : Step(3095): len = 117493, overlap = 184
PHY-3002 : Step(3096): len = 118565, overlap = 174.25
PHY-3002 : Step(3097): len = 118780, overlap = 171.5
PHY-3002 : Step(3098): len = 119278, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.13879e-05
PHY-3002 : Step(3099): len = 120966, overlap = 171.75
PHY-3002 : Step(3100): len = 126264, overlap = 163.75
PHY-3002 : Step(3101): len = 126886, overlap = 156
PHY-3002 : Step(3102): len = 127094, overlap = 153.5
PHY-3002 : Step(3103): len = 128348, overlap = 151.25
PHY-3002 : Step(3104): len = 129756, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.18083e-05
PHY-3002 : Step(3105): len = 132368, overlap = 150
PHY-3002 : Step(3106): len = 136260, overlap = 146.75
PHY-3002 : Step(3107): len = 139259, overlap = 145.75
PHY-3002 : Step(3108): len = 141130, overlap = 143
PHY-3002 : Step(3109): len = 142450, overlap = 138.25
PHY-3002 : Step(3110): len = 143715, overlap = 142
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.36167e-05
PHY-3002 : Step(3111): len = 144509, overlap = 136.25
PHY-3002 : Step(3112): len = 146033, overlap = 136.75
PHY-3002 : Step(3113): len = 146716, overlap = 137.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000161818
PHY-3002 : Step(3114): len = 149127, overlap = 131
PHY-3002 : Step(3115): len = 152449, overlap = 123.5
PHY-3002 : Step(3116): len = 153385, overlap = 122.25
PHY-3002 : Step(3117): len = 153918, overlap = 117.25
PHY-3002 : Step(3118): len = 154112, overlap = 116
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000304527
PHY-3002 : Step(3119): len = 155934, overlap = 116.75
PHY-3002 : Step(3120): len = 157459, overlap = 112
PHY-3002 : Step(3121): len = 160252, overlap = 99
PHY-3002 : Step(3122): len = 160185, overlap = 98
PHY-3002 : Step(3123): len = 159982, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024522s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39724e-06
PHY-3002 : Step(3124): len = 146910, overlap = 182.75
PHY-3002 : Step(3125): len = 141306, overlap = 189.5
PHY-3002 : Step(3126): len = 137623, overlap = 194.75
PHY-3002 : Step(3127): len = 134704, overlap = 196.75
PHY-3002 : Step(3128): len = 132475, overlap = 199.25
PHY-3002 : Step(3129): len = 130721, overlap = 201.5
PHY-3002 : Step(3130): len = 128977, overlap = 203.75
PHY-3002 : Step(3131): len = 127367, overlap = 208.5
PHY-3002 : Step(3132): len = 125764, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07945e-05
PHY-3002 : Step(3133): len = 125596, overlap = 212.25
PHY-3002 : Step(3134): len = 125972, overlap = 211
PHY-3002 : Step(3135): len = 126733, overlap = 210
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85836e-05
PHY-3002 : Step(3136): len = 129247, overlap = 207.25
PHY-3002 : Step(3137): len = 134244, overlap = 198.25
PHY-3002 : Step(3138): len = 134389, overlap = 196.5
PHY-3002 : Step(3139): len = 134749, overlap = 197
PHY-3002 : Step(3140): len = 135629, overlap = 194.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.32842e-05
PHY-3002 : Step(3141): len = 139600, overlap = 182.25
PHY-3002 : Step(3142): len = 147501, overlap = 172.5
PHY-3002 : Step(3143): len = 147144, overlap = 169.25
PHY-3002 : Step(3144): len = 147429, overlap = 169.75
PHY-3002 : Step(3145): len = 148313, overlap = 169.25
PHY-3002 : Step(3146): len = 149983, overlap = 172.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.44608e-05
PHY-3002 : Step(3147): len = 153002, overlap = 166.25
PHY-3002 : Step(3148): len = 159418, overlap = 162
PHY-3002 : Step(3149): len = 160133, overlap = 157.75
PHY-3002 : Step(3150): len = 161555, overlap = 151.5
PHY-3002 : Step(3151): len = 163146, overlap = 139.75
PHY-3002 : Step(3152): len = 163856, overlap = 131
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000123388
PHY-3002 : Step(3153): len = 168169, overlap = 114.75
PHY-3002 : Step(3154): len = 172689, overlap = 106
PHY-3002 : Step(3155): len = 174357, overlap = 98.25
PHY-3002 : Step(3156): len = 175600, overlap = 92
PHY-3002 : Step(3157): len = 175905, overlap = 90
PHY-3002 : Step(3158): len = 176375, overlap = 85.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000246776
PHY-3002 : Step(3159): len = 179698, overlap = 80.5
PHY-3002 : Step(3160): len = 182167, overlap = 74
PHY-3002 : Step(3161): len = 183368, overlap = 67.25
PHY-3002 : Step(3162): len = 183304, overlap = 62.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000493553
PHY-3002 : Step(3163): len = 185172, overlap = 59.75
PHY-3002 : Step(3164): len = 186379, overlap = 58
PHY-3002 : Step(3165): len = 186979, overlap = 55.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.52778e-05
PHY-3002 : Step(3166): len = 185875, overlap = 121.25
PHY-3002 : Step(3167): len = 184387, overlap = 110.25
PHY-3002 : Step(3168): len = 182334, overlap = 107
PHY-3002 : Step(3169): len = 179564, overlap = 95.25
PHY-3002 : Step(3170): len = 175753, overlap = 102.25
PHY-3002 : Step(3171): len = 171644, overlap = 100.25
PHY-3002 : Step(3172): len = 168126, overlap = 109.5
PHY-3002 : Step(3173): len = 165282, overlap = 112
PHY-3002 : Step(3174): len = 163511, overlap = 122.25
PHY-3002 : Step(3175): len = 161950, overlap = 126.75
PHY-3002 : Step(3176): len = 161009, overlap = 134.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150556
PHY-3002 : Step(3177): len = 165675, overlap = 123.25
PHY-3002 : Step(3178): len = 169774, overlap = 103.75
PHY-3002 : Step(3179): len = 171214, overlap = 96.75
PHY-3002 : Step(3180): len = 172535, overlap = 90.25
PHY-3002 : Step(3181): len = 173634, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284351
PHY-3002 : Step(3182): len = 176924, overlap = 81.5
PHY-3002 : Step(3183): len = 179577, overlap = 75
PHY-3002 : Step(3184): len = 182639, overlap = 70.75
PHY-3002 : Step(3185): len = 183133, overlap = 68.75
PHY-3002 : Step(3186): len = 183220, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000568701
PHY-3002 : Step(3187): len = 185564, overlap = 60.25
PHY-3002 : Step(3188): len = 187213, overlap = 61.25
PHY-3002 : Step(3189): len = 188478, overlap = 60.25
PHY-3002 : Step(3190): len = 189577, overlap = 58.75
PHY-3002 : Step(3191): len = 190328, overlap = 57.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.608894s wall, 0.656250s user + 0.484375s system = 1.140625s CPU (187.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028614
PHY-3002 : Step(3192): len = 200802, overlap = 16.75
PHY-3002 : Step(3193): len = 196752, overlap = 24.5
PHY-3002 : Step(3194): len = 192352, overlap = 37.75
PHY-3002 : Step(3195): len = 188826, overlap = 46
PHY-3002 : Step(3196): len = 187252, overlap = 54
PHY-3002 : Step(3197): len = 186199, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572281
PHY-3002 : Step(3198): len = 188054, overlap = 53.5
PHY-3002 : Step(3199): len = 189279, overlap = 52.25
PHY-3002 : Step(3200): len = 190324, overlap = 52.5
PHY-3002 : Step(3201): len = 190958, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114456
PHY-3002 : Step(3202): len = 192070, overlap = 49.5
PHY-3002 : Step(3203): len = 193348, overlap = 46.5
PHY-3002 : Step(3204): len = 194685, overlap = 47.5
PHY-3002 : Step(3205): len = 194854, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031549s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (148.6%)

PHY-3001 : Legalized: Len = 202270, Over = 0
PHY-3001 : Final: Len = 202270, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 581440, over cnt = 67(0%), over = 71, worst = 2
PHY-1002 : len = 581712, over cnt = 42(0%), over = 45, worst = 2
PHY-1002 : len = 581712, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 581536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163908s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (162.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 76 needs to be replaced
PHY-3001 : design contains 2348 instances, 2295 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20199, tnet num: 4711, tinst num: 2348, tnode num: 21271, tedge num: 31869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.798972s wall, 1.828125s user + 0.171875s system = 2.000000s CPU (111.2%)

RUN-1004 : used memory is 842 MB, reserved memory is 1269 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1014 clock pins, and constraint 1072 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.023533s wall, 2.078125s user + 0.187500s system = 2.265625s CPU (112.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214085
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3206): len = 213306, overlap = 1
PHY-3002 : Step(3207): len = 213306, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00514175
PHY-3002 : Step(3208): len = 212997, overlap = 0
PHY-3002 : Step(3209): len = 213010, overlap = 0
PHY-3002 : Step(3210): len = 213025, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23903e-05
PHY-3002 : Step(3211): len = 212343, overlap = 2.75
PHY-3002 : Step(3212): len = 212203, overlap = 2.5
PHY-3002 : Step(3213): len = 212203, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232625
PHY-3002 : Step(3214): len = 212309, overlap = 8
PHY-3002 : Step(3215): len = 212309, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465249
PHY-3002 : Step(3216): len = 212275, overlap = 7.5
PHY-3002 : Step(3217): len = 212275, overlap = 7.5
PHY-3002 : Step(3218): len = 212268, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000756623
PHY-3002 : Step(3219): len = 212587, overlap = 5.5
PHY-3002 : Step(3220): len = 212675, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092311s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (101.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000746467
PHY-3002 : Step(3221): len = 212702, overlap = 1.5
PHY-3002 : Step(3222): len = 212668, overlap = 2
PHY-3002 : Step(3223): len = 212674, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008242s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.6%)

PHY-3001 : Legalized: Len = 213013, Over = 0
PHY-3001 : Final: Len = 213013, Over = 0
RUN-1003 : finish command "place -eco" in  3.092771s wall, 3.500000s user + 0.796875s system = 4.296875s CPU (138.9%)

RUN-1004 : used memory is 843 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  19.708556s wall, 35.609375s user + 7.093750s system = 42.703125s CPU (216.7%)

RUN-1004 : used memory is 843 MB, reserved memory is 1269 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2970 to 2062
PHY-1001 : Pin misalignment score is improved from 2062 to 2019
PHY-1001 : Pin misalignment score is improved from 2019 to 2015
PHY-1001 : Pin misalignment score is improved from 2015 to 2012
PHY-1001 : Pin misalignment score is improved from 2012 to 2012
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2350 instances
RUN-1001 : 1135 mslices, 1160 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4713 nets
RUN-1001 : 3027 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 538 nets have [6 - 10] pins
RUN-1001 : 206 nets have [11 - 20] pins
RUN-1001 : 113 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 551688, over cnt = 88(0%), over = 90, worst = 2
PHY-1002 : len = 551928, over cnt = 50(0%), over = 52, worst = 2
PHY-1002 : len = 551744, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 551512, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 551472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167525s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (130.6%)

PHY-1001 : End global routing;  0.393376s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (123.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024589s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 786632, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 14.332043s wall, 23.828125s user + 1.937500s system = 25.765625s CPU (179.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 783584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.191540s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (114.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 783256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.164764s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (113.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 783288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 783288
PHY-1001 : End DR Iter 3; 0.040985s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (152.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.834242s wall, 27.187500s user + 3.046875s system = 30.234375s CPU (160.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  20.181036s wall, 28.625000s user + 3.218750s system = 31.843750s CPU (157.8%)

RUN-1004 : used memory is 762 MB, reserved memory is 1294 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4586   out of  19600   23.40%
#reg                  498   out of  19600    2.54%
#le                  4588
  #lut only          4090   out of   4588   89.15%
  #reg only             2   out of   4588    0.04%
  #lut&reg            496   out of   4588   10.81%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   36   out of    188   19.15%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.770051s wall, 3.390625s user + 1.531250s system = 4.921875s CPU (103.2%)

RUN-1004 : used memory is 854 MB, reserved memory is 1294 MB, peak memory is 1119 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2350
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4713, pip num: 50341
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1721 valid insts, and 144777 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000" in  11.354727s wall, 34.968750s user + 1.828125s system = 36.796875s CPU (324.1%)

RUN-1004 : used memory is 874 MB, reserved memory is 1293 MB, peak memory is 1119 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.881846s wall, 1.765625s user + 0.250000s system = 2.015625s CPU (107.1%)

RUN-1004 : used memory is 967 MB, reserved memory is 1327 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.741963s wall, 0.296875s user + 0.671875s system = 0.968750s CPU (14.4%)

RUN-1004 : used memory is 983 MB, reserved memory is 1344 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.217149s wall, 2.203125s user + 1.015625s system = 3.218750s CPU (34.9%)

RUN-1004 : used memory is 941 MB, reserved memory is 1302 MB, peak memory is 1119 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.753840s wall, 1.703125s user + 0.218750s system = 1.921875s CPU (109.6%)

RUN-1004 : used memory is 941 MB, reserved memory is 1333 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.633590s wall, 0.359375s user + 0.703125s system = 1.062500s CPU (16.0%)

RUN-1004 : used memory is 949 MB, reserved memory is 1341 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.917586s wall, 2.187500s user + 0.984375s system = 3.171875s CPU (35.6%)

RUN-1004 : used memory is 907 MB, reserved memory is 1299 MB, peak memory is 1119 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.789006s wall, 1.765625s user + 0.234375s system = 2.000000s CPU (111.8%)

RUN-1004 : used memory is 941 MB, reserved memory is 1333 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.666407s wall, 0.234375s user + 0.843750s system = 1.078125s CPU (16.2%)

RUN-1004 : used memory is 949 MB, reserved memory is 1341 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.004001s wall, 2.140625s user + 1.187500s system = 3.328125s CPU (37.0%)

RUN-1004 : used memory is 908 MB, reserved memory is 1299 MB, peak memory is 1119 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.764550s wall, 1.671875s user + 0.234375s system = 1.906250s CPU (108.0%)

RUN-1004 : used memory is 949 MB, reserved memory is 1335 MB, peak memory is 1119 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.648303s wall, 0.406250s user + 0.515625s system = 0.921875s CPU (13.9%)

RUN-1004 : used memory is 957 MB, reserved memory is 1344 MB, peak memory is 1119 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.944811s wall, 2.187500s user + 0.843750s system = 3.031250s CPU (33.9%)

RUN-1004 : used memory is 915 MB, reserved memory is 1302 MB, peak memory is 1119 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=1359,DATA_DEPTH_B=1359,MODE="SP",INIT_FILE="../../tools/keil/hand16.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.333182s wall, 1.187500s user + 0.281250s system = 1.468750s CPU (110.2%)

RUN-1004 : used memory is 684 MB, reserved memory is 1300 MB, peak memory is 1119 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = N3; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = N4;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = M5; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = T7;  "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N6; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = P8; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = N8;"
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_8   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_9   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  key_10  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment  key_11  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment  key_12  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment  key_13  LOCATION = A6;  "
RUN-1002 : start command "set_pin_assignment  key_14  LOCATION = A4;  "
RUN-1002 : start command "set_pin_assignment  key_15  LOCATION = A12; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.382921s wall, 4.000000s user + 0.546875s system = 4.546875s CPU (103.7%)

RUN-1004 : used memory is 695 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.046250s wall, 2.406250s user + 0.937500s system = 3.343750s CPU (109.8%)

RUN-1004 : used memory is 765 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand16.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5569/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7725/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6141/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18551/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4322 (3.31), #lev = 41 (31.22)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.23 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 19%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5059/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5059/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4354 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.094991s wall, 21.687500s user + 2.562500s system = 24.250000s CPU (109.8%)

RUN-1004 : used memory is 796 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.198034s wall, 3.437500s user + 1.093750s system = 4.531250s CPU (107.9%)

RUN-1004 : used memory is 802 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2285 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4648 nets
RUN-1001 : 3054 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 152 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19726, tnet num: 4646, tinst num: 2283, tnode num: 20784, tedge num: 31267.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.710930s wall, 1.656250s user + 0.171875s system = 1.828125s CPU (106.8%)

RUN-1004 : used memory is 819 MB, reserved memory is 1301 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1000 clock pins, and constraint 1058 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.963098s wall, 1.906250s user + 0.203125s system = 2.109375s CPU (107.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38965e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3224): len = 1.1137e+06, overlap = 29.25
PHY-3002 : Step(3225): len = 962272, overlap = 24.75
PHY-3002 : Step(3226): len = 880281, overlap = 30.75
PHY-3002 : Step(3227): len = 818510, overlap = 45.5
PHY-3002 : Step(3228): len = 762009, overlap = 56
PHY-3002 : Step(3229): len = 712474, overlap = 66.25
PHY-3002 : Step(3230): len = 668686, overlap = 76.5
PHY-3002 : Step(3231): len = 624461, overlap = 92.5
PHY-3002 : Step(3232): len = 584609, overlap = 102.25
PHY-3002 : Step(3233): len = 549024, overlap = 123.5
PHY-3002 : Step(3234): len = 514150, overlap = 137
PHY-3002 : Step(3235): len = 478951, overlap = 151.25
PHY-3002 : Step(3236): len = 448060, overlap = 165.5
PHY-3002 : Step(3237): len = 421445, overlap = 179
PHY-3002 : Step(3238): len = 391931, overlap = 186.5
PHY-3002 : Step(3239): len = 357851, overlap = 204
PHY-3002 : Step(3240): len = 336440, overlap = 215.25
PHY-3002 : Step(3241): len = 316269, overlap = 228.75
PHY-3002 : Step(3242): len = 280938, overlap = 250.75
PHY-3002 : Step(3243): len = 258788, overlap = 268.5
PHY-3002 : Step(3244): len = 245213, overlap = 278.75
PHY-3002 : Step(3245): len = 212606, overlap = 301.5
PHY-3002 : Step(3246): len = 184149, overlap = 321.5
PHY-3002 : Step(3247): len = 175143, overlap = 328
PHY-3002 : Step(3248): len = 146189, overlap = 349.5
PHY-3002 : Step(3249): len = 116914, overlap = 376.5
PHY-3002 : Step(3250): len = 111764, overlap = 380.75
PHY-3002 : Step(3251): len = 95746, overlap = 396.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04103e-06
PHY-3002 : Step(3252): len = 94069.3, overlap = 396.75
PHY-3002 : Step(3253): len = 94967.8, overlap = 395.75
PHY-3002 : Step(3254): len = 97873.5, overlap = 396
PHY-3002 : Step(3255): len = 96097.7, overlap = 397.75
PHY-3002 : Step(3256): len = 95291.5, overlap = 397
PHY-3002 : Step(3257): len = 97496.2, overlap = 398.75
PHY-3002 : Step(3258): len = 97720.9, overlap = 398.5
PHY-3002 : Step(3259): len = 98836.3, overlap = 397
PHY-3002 : Step(3260): len = 101838, overlap = 391.5
PHY-3002 : Step(3261): len = 105301, overlap = 372.75
PHY-3002 : Step(3262): len = 105479, overlap = 365.75
PHY-3002 : Step(3263): len = 106156, overlap = 364
PHY-3002 : Step(3264): len = 109483, overlap = 358.5
PHY-3002 : Step(3265): len = 111909, overlap = 337.5
PHY-3002 : Step(3266): len = 112630, overlap = 316.25
PHY-3002 : Step(3267): len = 112197, overlap = 310.75
PHY-3002 : Step(3268): len = 112977, overlap = 303
PHY-3002 : Step(3269): len = 112268, overlap = 298.5
PHY-3002 : Step(3270): len = 111362, overlap = 295.25
PHY-3002 : Step(3271): len = 110803, overlap = 299.5
PHY-3002 : Step(3272): len = 109708, overlap = 300.5
PHY-3002 : Step(3273): len = 108863, overlap = 300.5
PHY-3002 : Step(3274): len = 107977, overlap = 300.75
PHY-3002 : Step(3275): len = 106213, overlap = 297
PHY-3002 : Step(3276): len = 104887, overlap = 290
PHY-3002 : Step(3277): len = 103800, overlap = 293.75
PHY-3002 : Step(3278): len = 102170, overlap = 293.75
PHY-3002 : Step(3279): len = 100772, overlap = 294.5
PHY-3002 : Step(3280): len = 99686.4, overlap = 298.25
PHY-3002 : Step(3281): len = 97770.7, overlap = 305
PHY-3002 : Step(3282): len = 95754.3, overlap = 307.25
PHY-3002 : Step(3283): len = 94292.2, overlap = 305
PHY-3002 : Step(3284): len = 93367.3, overlap = 306.25
PHY-3002 : Step(3285): len = 92721.6, overlap = 307
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08206e-06
PHY-3002 : Step(3286): len = 92458.1, overlap = 307.25
PHY-3002 : Step(3287): len = 93263.3, overlap = 306
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.43807e-06
PHY-3002 : Step(3288): len = 93412, overlap = 304
PHY-3002 : Step(3289): len = 98371.3, overlap = 292
PHY-3002 : Step(3290): len = 100488, overlap = 284.5
PHY-3002 : Step(3291): len = 100474, overlap = 281
PHY-3002 : Step(3292): len = 102070, overlap = 279
PHY-3002 : Step(3293): len = 107495, overlap = 260
PHY-3002 : Step(3294): len = 108499, overlap = 250.75
PHY-3002 : Step(3295): len = 108638, overlap = 247
PHY-3002 : Step(3296): len = 108896, overlap = 243
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28761e-05
PHY-3002 : Step(3297): len = 110601, overlap = 236.25
PHY-3002 : Step(3298): len = 115910, overlap = 210.25
PHY-3002 : Step(3299): len = 117075, overlap = 205.5
PHY-3002 : Step(3300): len = 117386, overlap = 203.25
PHY-3002 : Step(3301): len = 119139, overlap = 186
PHY-3002 : Step(3302): len = 120320, overlap = 175.5
PHY-3002 : Step(3303): len = 121853, overlap = 163.25
PHY-3002 : Step(3304): len = 123769, overlap = 150
PHY-3002 : Step(3305): len = 123939, overlap = 144.5
PHY-3002 : Step(3306): len = 124404, overlap = 143.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.57523e-05
PHY-3002 : Step(3307): len = 125808, overlap = 136.25
PHY-3002 : Step(3308): len = 130010, overlap = 126.25
PHY-3002 : Step(3309): len = 130950, overlap = 123
PHY-3002 : Step(3310): len = 131518, overlap = 118.5
PHY-3002 : Step(3311): len = 133483, overlap = 119
PHY-3002 : Step(3312): len = 135767, overlap = 121.25
PHY-3002 : Step(3313): len = 136265, overlap = 124.5
PHY-3002 : Step(3314): len = 136732, overlap = 124.25
PHY-3002 : Step(3315): len = 137553, overlap = 127.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.15046e-05
PHY-3002 : Step(3316): len = 138528, overlap = 125.75
PHY-3002 : Step(3317): len = 141817, overlap = 125.25
PHY-3002 : Step(3318): len = 142314, overlap = 121
PHY-3002 : Step(3319): len = 143083, overlap = 126.75
PHY-3002 : Step(3320): len = 144221, overlap = 127.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000103009
PHY-3002 : Step(3321): len = 146371, overlap = 121
PHY-3002 : Step(3322): len = 149873, overlap = 121.75
PHY-3002 : Step(3323): len = 149988, overlap = 121.75
PHY-3002 : Step(3324): len = 150643, overlap = 121.75
PHY-3002 : Step(3325): len = 151045, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018428s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (84.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.13549e-06
PHY-3002 : Step(3326): len = 148087, overlap = 172
PHY-3002 : Step(3327): len = 139216, overlap = 185.75
PHY-3002 : Step(3328): len = 135149, overlap = 191.25
PHY-3002 : Step(3329): len = 133751, overlap = 194.75
PHY-3002 : Step(3330): len = 131527, overlap = 195.5
PHY-3002 : Step(3331): len = 129258, overlap = 200.5
PHY-3002 : Step(3332): len = 126807, overlap = 207.75
PHY-3002 : Step(3333): len = 122639, overlap = 214.5
PHY-3002 : Step(3334): len = 118252, overlap = 227
PHY-3002 : Step(3335): len = 115820, overlap = 232.25
PHY-3002 : Step(3336): len = 114066, overlap = 234.5
PHY-3002 : Step(3337): len = 113179, overlap = 236
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.27098e-06
PHY-3002 : Step(3338): len = 113510, overlap = 235.25
PHY-3002 : Step(3339): len = 114339, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25835e-05
PHY-3002 : Step(3340): len = 114856, overlap = 233.25
PHY-3002 : Step(3341): len = 118733, overlap = 229.5
PHY-3002 : Step(3342): len = 123451, overlap = 209.75
PHY-3002 : Step(3343): len = 124076, overlap = 208.75
PHY-3002 : Step(3344): len = 125793, overlap = 206.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34953e-05
PHY-3002 : Step(3345): len = 126712, overlap = 205.5
PHY-3002 : Step(3346): len = 135372, overlap = 192.75
PHY-3002 : Step(3347): len = 137797, overlap = 192
PHY-3002 : Step(3348): len = 138249, overlap = 190.5
PHY-3002 : Step(3349): len = 139269, overlap = 187.5
PHY-3002 : Step(3350): len = 140326, overlap = 181.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.54118e-05
PHY-3002 : Step(3351): len = 144074, overlap = 169.5
PHY-3002 : Step(3352): len = 152465, overlap = 150.75
PHY-3002 : Step(3353): len = 152501, overlap = 153.75
PHY-3002 : Step(3354): len = 152830, overlap = 155
PHY-3002 : Step(3355): len = 154324, overlap = 151.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.54265e-05
PHY-3002 : Step(3356): len = 158388, overlap = 144.5
PHY-3002 : Step(3357): len = 165763, overlap = 132.5
PHY-3002 : Step(3358): len = 166816, overlap = 128.5
PHY-3002 : Step(3359): len = 168234, overlap = 124.75
PHY-3002 : Step(3360): len = 168978, overlap = 127
PHY-3002 : Step(3361): len = 169770, overlap = 128
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000170853
PHY-3002 : Step(3362): len = 174250, overlap = 112.75
PHY-3002 : Step(3363): len = 177001, overlap = 103.75
PHY-3002 : Step(3364): len = 179224, overlap = 97.25
PHY-3002 : Step(3365): len = 179723, overlap = 92
PHY-3002 : Step(3366): len = 179408, overlap = 90.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000341706
PHY-3002 : Step(3367): len = 182024, overlap = 86.25
PHY-3002 : Step(3368): len = 183595, overlap = 80.25
PHY-3002 : Step(3369): len = 184717, overlap = 77.25
PHY-3002 : Step(3370): len = 185021, overlap = 71.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.92982e-05
PHY-3002 : Step(3371): len = 183962, overlap = 118.25
PHY-3002 : Step(3372): len = 182113, overlap = 114.5
PHY-3002 : Step(3373): len = 180353, overlap = 104.75
PHY-3002 : Step(3374): len = 177777, overlap = 107
PHY-3002 : Step(3375): len = 174987, overlap = 111
PHY-3002 : Step(3376): len = 170806, overlap = 119.25
PHY-3002 : Step(3377): len = 168334, overlap = 122
PHY-3002 : Step(3378): len = 166199, overlap = 128.75
PHY-3002 : Step(3379): len = 165319, overlap = 131
PHY-3002 : Step(3380): len = 164990, overlap = 131.75
PHY-3002 : Step(3381): len = 164382, overlap = 131.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138596
PHY-3002 : Step(3382): len = 169018, overlap = 124.75
PHY-3002 : Step(3383): len = 172773, overlap = 114
PHY-3002 : Step(3384): len = 174204, overlap = 107.5
PHY-3002 : Step(3385): len = 174447, overlap = 107.25
PHY-3002 : Step(3386): len = 174513, overlap = 103.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273422
PHY-3002 : Step(3387): len = 178258, overlap = 99
PHY-3002 : Step(3388): len = 180902, overlap = 90.75
PHY-3002 : Step(3389): len = 183063, overlap = 79.75
PHY-3002 : Step(3390): len = 183290, overlap = 77.5
PHY-3002 : Step(3391): len = 183251, overlap = 78
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.512595s wall, 0.468750s user + 0.421875s system = 0.890625s CPU (173.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200853
PHY-3002 : Step(3392): len = 194053, overlap = 18
PHY-3002 : Step(3393): len = 190151, overlap = 31.75
PHY-3002 : Step(3394): len = 186702, overlap = 51.5
PHY-3002 : Step(3395): len = 184409, overlap = 60
PHY-3002 : Step(3396): len = 182919, overlap = 71.25
PHY-3002 : Step(3397): len = 182183, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000401705
PHY-3002 : Step(3398): len = 184809, overlap = 71
PHY-3002 : Step(3399): len = 187094, overlap = 64.25
PHY-3002 : Step(3400): len = 188258, overlap = 57.75
PHY-3002 : Step(3401): len = 188102, overlap = 58.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000803411
PHY-3002 : Step(3402): len = 190042, overlap = 55.25
PHY-3002 : Step(3403): len = 192237, overlap = 48.5
PHY-3002 : Step(3404): len = 193718, overlap = 49
PHY-3002 : Step(3405): len = 193709, overlap = 50
PHY-3002 : Step(3406): len = 193669, overlap = 51.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035056s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.1%)

PHY-3001 : Legalized: Len = 200464, Over = 0
PHY-3001 : Final: Len = 200464, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 558608, over cnt = 107(0%), over = 117, worst = 2
PHY-1002 : len = 558960, over cnt = 56(0%), over = 58, worst = 2
PHY-1002 : len = 559024, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 558864, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 558976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164354s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (161.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 76 needs to be replaced
PHY-3001 : design contains 2348 instances, 2295 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20199, tnet num: 4711, tinst num: 2348, tnode num: 21271, tedge num: 31869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.682500s wall, 1.671875s user + 0.156250s system = 1.828125s CPU (108.7%)

RUN-1004 : used memory is 830 MB, reserved memory is 1301 MB, peak memory is 1119 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1014 clock pins, and constraint 1072 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.911878s wall, 1.875000s user + 0.218750s system = 2.093750s CPU (109.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 212730
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3407): len = 211848, overlap = 1.25
PHY-3002 : Step(3408): len = 211848, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00759722
PHY-3002 : Step(3409): len = 211623, overlap = 0
PHY-3002 : Step(3410): len = 211666, overlap = 0
PHY-3002 : Step(3411): len = 211694, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004571s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.8732e-05
PHY-3002 : Step(3412): len = 211113, overlap = 3.25
PHY-3002 : Step(3413): len = 211099, overlap = 3.25
PHY-3002 : Step(3414): len = 211080, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.7464e-05
PHY-3002 : Step(3415): len = 211105, overlap = 2.75
PHY-3002 : Step(3416): len = 211105, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154928
PHY-3002 : Step(3417): len = 210957, overlap = 2.5
PHY-3002 : Step(3418): len = 210973, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235136
PHY-3002 : Step(3419): len = 211039, overlap = 7.75
PHY-3002 : Step(3420): len = 211134, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000470271
PHY-3002 : Step(3421): len = 211137, overlap = 6.75
PHY-3002 : Step(3422): len = 211137, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000761471
PHY-3002 : Step(3423): len = 211499, overlap = 6.75
PHY-3002 : Step(3424): len = 211499, overlap = 6.75
PHY-3002 : Step(3425): len = 211464, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.103654s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (226.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522149
PHY-3002 : Step(3426): len = 211445, overlap = 2
PHY-3002 : Step(3427): len = 211460, overlap = 2.75
PHY-3002 : Step(3428): len = 211496, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009024s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.2%)

PHY-3001 : Legalized: Len = 211939, Over = 0
PHY-3001 : Final: Len = 211939, Over = 0
RUN-1003 : finish command "place -eco" in  3.072671s wall, 3.671875s user + 0.937500s system = 4.609375s CPU (150.0%)

RUN-1004 : used memory is 830 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  18.310586s wall, 35.109375s user + 6.734375s system = 41.843750s CPU (228.5%)

RUN-1004 : used memory is 830 MB, reserved memory is 1301 MB, peak memory is 1119 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2933 to 2069
PHY-1001 : Pin misalignment score is improved from 2069 to 2029
PHY-1001 : Pin misalignment score is improved from 2029 to 2026
PHY-1001 : Pin misalignment score is improved from 2026 to 2026
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2350 instances
RUN-1001 : 1135 mslices, 1160 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4713 nets
RUN-1001 : 3027 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 539 nets have [6 - 10] pins
RUN-1001 : 204 nets have [11 - 20] pins
RUN-1001 : 114 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 535360, over cnt = 120(0%), over = 130, worst = 2
PHY-1002 : len = 535912, over cnt = 71(0%), over = 75, worst = 2
PHY-1002 : len = 535608, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 535536, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 535504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152909s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (132.8%)

PHY-1001 : End global routing;  0.372251s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (117.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022512s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 788760, over cnt = 127(0%), over = 127, worst = 1
PHY-1001 : End Routed; 19.287676s wall, 30.562500s user + 0.890625s system = 31.453125s CPU (163.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 785152, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.183701s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (102.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 784976, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.063332s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (148.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 785000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 785000
PHY-1001 : End DR Iter 3; 0.043823s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.524310s wall, 33.828125s user + 1.562500s system = 35.390625s CPU (150.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.722206s wall, 35.046875s user + 1.750000s system = 36.796875s CPU (148.8%)

RUN-1004 : used memory is 841 MB, reserved memory is 1324 MB, peak memory is 1167 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4586   out of  19600   23.40%
#reg                  498   out of  19600    2.54%
#le                  4588
  #lut only          4090   out of   4588   89.15%
  #reg only             2   out of   4588    0.04%
  #lut&reg            496   out of   4588   10.81%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   36   out of    188   19.15%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.170797s wall, 3.593750s user + 0.921875s system = 4.515625s CPU (87.3%)

RUN-1004 : used memory is 841 MB, reserved memory is 1324 MB, peak memory is 1167 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2350
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4713, pip num: 50089
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1752 valid insts, and 144306 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001101000000000000000000" in  17.182591s wall, 39.875000s user + 0.484375s system = 40.359375s CPU (234.9%)

RUN-1004 : used memory is 818 MB, reserved memory is 1324 MB, peak memory is 1167 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.999166s wall, 1.765625s user + 0.296875s system = 2.062500s CPU (103.2%)

RUN-1004 : used memory is 906 MB, reserved memory is 1358 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.771342s wall, 0.390625s user + 0.828125s system = 1.218750s CPU (18.0%)

RUN-1004 : used memory is 916 MB, reserved memory is 1366 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.314721s wall, 2.281250s user + 1.171875s system = 3.453125s CPU (37.1%)

RUN-1004 : used memory is 874 MB, reserved memory is 1324 MB, peak memory is 1167 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.786546s wall, 1.734375s user + 0.234375s system = 1.968750s CPU (110.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 1357 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.670967s wall, 0.218750s user + 0.781250s system = 1.000000s CPU (15.0%)

RUN-1004 : used memory is 918 MB, reserved memory is 1365 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.003015s wall, 2.093750s user + 1.093750s system = 3.187500s CPU (35.4%)

RUN-1004 : used memory is 876 MB, reserved memory is 1323 MB, peak memory is 1167 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.743877s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (107.5%)

RUN-1004 : used memory is 910 MB, reserved memory is 1357 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.668257s wall, 0.296875s user + 0.546875s system = 0.843750s CPU (12.7%)

RUN-1004 : used memory is 918 MB, reserved memory is 1365 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.950169s wall, 2.156250s user + 0.796875s system = 2.953125s CPU (33.0%)

RUN-1004 : used memory is 876 MB, reserved memory is 1323 MB, peak memory is 1167 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.761103s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (107.4%)

RUN-1004 : used memory is 913 MB, reserved memory is 1357 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.668479s wall, 0.203125s user + 0.609375s system = 0.812500s CPU (12.2%)

RUN-1004 : used memory is 922 MB, reserved memory is 1365 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.987232s wall, 2.062500s user + 0.890625s system = 2.953125s CPU (32.9%)

RUN-1004 : used memory is 880 MB, reserved memory is 1323 MB, peak memory is 1167 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.703945s wall, 1.671875s user + 0.171875s system = 1.843750s CPU (108.2%)

RUN-1004 : used memory is 915 MB, reserved memory is 1357 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.663720s wall, 0.312500s user + 0.562500s system = 0.875000s CPU (13.1%)

RUN-1004 : used memory is 923 MB, reserved memory is 1365 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.906939s wall, 2.093750s user + 0.875000s system = 2.968750s CPU (33.3%)

RUN-1004 : used memory is 881 MB, reserved memory is 1323 MB, peak memory is 1167 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1356, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.727223s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (110.4%)

RUN-1004 : used memory is 915 MB, reserved memory is 1357 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.672258s wall, 0.359375s user + 0.781250s system = 1.140625s CPU (17.1%)

RUN-1004 : used memory is 923 MB, reserved memory is 1365 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.937236s wall, 2.171875s user + 1.062500s system = 3.234375s CPU (36.2%)

RUN-1004 : used memory is 881 MB, reserved memory is 1323 MB, peak memory is 1167 MB
GUI-1001 : Download success!
