{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 8 -x 3180 -y -140 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -120 -y -20 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -120 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2340 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2750 -y 140 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 3030 -y 150 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -x 950 -y 1904 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x 370 -y 220 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 370 -y 40 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 370 -y 620 -defaultsOSRD
preplace inst refclk_buf -pg 1 -lvl 1 -x 370 -y 430 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 950 -y 600 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 4 -x 1770 -y 220 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 950 -y 1150 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -x 1370 -y 630 -defaultsOSRD
preplace netloc Net 1 1 3 600 850 1230 540 1520
preplace netloc clk_wiz_clk_out1 1 0 6 -100 120 N 120 1210 120 1540 70 2020 -10 2500
preplace netloc clk_wiz_locked 1 0 3 -80 860 N 860 1150
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 5 N 260 1230 440 1480 80 2010 0 2490
preplace netloc xlconstant_0_dout 1 0 2 -100 320 550
preplace netloc xlconstant_1_dout 1 0 2 -90 490 550
preplace netloc util_ds_buf_1_BUFG_GT_O 1 1 1 560 440n
preplace netloc refclk_buf_IBUF_OUT 1 1 1 570J 420n
preplace netloc c2c_dout 1 2 1 1160J 550n
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 4 590 840 NJ 840 N 840 2010
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 4 580 830 NJ 830 N 830 1990
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 2 2 1180J 550 1540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 2 2 1200J 530 1510
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 2 2 1220J 520 1500
preplace netloc vio_0_probe_out0 1 2 2 1170J 560 1490
preplace netloc gt_rxprbserr 1 2 1 N 510
preplace netloc vio_0_probe_out1 1 3 1 1530 260n
preplace netloc axi_c2c_config_error_out 1 4 1 N 260
preplace netloc axi_c2c_link_status_out 1 4 1 N 280
preplace netloc axi_c2c_multi_bit_error_out 1 4 1 N 300
preplace netloc gt_cplllock 1 2 1 N 470
preplace netloc gt_rxcommadet 1 2 1 N 490
preplace netloc gt_reset_out 1 2 1 N 750
preplace netloc gt_powergood 1 2 1 N 770
preplace netloc link_reset_out 1 2 1 N 670
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 2890J 140n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N 120
preplace netloc CLK_IN_D_0_1 1 0 1 N 430
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 4 600 60 NJ 60 N 60 1990
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 2 2 NJ 430 1490
preplace netloc S00_AXI_1 1 4 1 2000 60n
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 6 1190 -140 N -140 N -140 N -140 N -140 N
preplace netloc c2c_rx_1 1 0 2 NJ -20 590J
levelinfo -pg 1 -120 370 950 1370 1770 2340 2750 3030 3180
pagesize -pg 1 -db -bbox -sgen -230 -870 3280 1990
",
   "Color Coded_ScaleFactor":"0.721829",
   "Color Coded_TopLeft":"-129,349",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"1",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
