Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.51 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.51 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/functions.vhd" in Library work.
Architecture functions of Entity functions is up to date.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/modules.vhd" in Library work.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/SampleENA.vhd" in Library work.
Architecture behavioral of Entity sampleena is up to date.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/Decoder2.vhd" in Library work.
Architecture stuff of Entity decoder2 is up to date.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/SDRAMInterface.vhd" in Library work.
Architecture interface of Entity sdraminterface is up to date.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/controlunit.vhd" in Library work.
Architecture control of Entity controlunit is up to date.
Compiling vhdl file "C:/Dropbox/github/musicplayer/project/Musicplayer/top.vhd" in Library work.
Architecture beh of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <beh>).

Analyzing hierarchy for entity <SampleENA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder2> in library <work> (architecture <stuff>).

Analyzing hierarchy for entity <SDRAMInterface> in library <work> (architecture <interface>).

Analyzing hierarchy for entity <controlunit> in library <work> (architecture <control>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <beh>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <SampleENA> in library <work> (Architecture <behavioral>).
Entity <SampleENA> analyzed. Unit <SampleENA> generated.

Analyzing Entity <decoder2> in library <work> (Architecture <stuff>).
Entity <decoder2> analyzed. Unit <decoder2> generated.

Analyzing Entity <SDRAMInterface> in library <work> (Architecture <interface>).
Entity <SDRAMInterface> analyzed. Unit <SDRAMInterface> generated.

Analyzing Entity <controlunit> in library <work> (Architecture <control>).
Entity <controlunit> analyzed. Unit <controlunit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SampleENA>.
    Related source file is "C:/Dropbox/github/musicplayer/project/Musicplayer/SampleENA.vhd".
    Found 1-bit register for signal <SampleCLKEna>.
    Found 9-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SampleENA> synthesized.


Synthesizing Unit <decoder2>.
    Related source file is "C:/Dropbox/github/musicplayer/project/Musicplayer/Decoder2.vhd".
    Found 16-bit register for signal <SampleOutLeft>.
    Found 16-bit register for signal <SampleOutRight>.
    Found 1-bit register for signal <current.Channel<0>>.
    Found 5-bit register for signal <current.cnt>.
    Found 16-bit register for signal <current.fourByteWord>.
    Found 5-bit subtractor for signal <nxt.cnt$addsub0000> created at line 147.
    Found 3-bit subtractor for signal <nxt.cnt$sub0000> created at line 136.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <decoder2> synthesized.


Synthesizing Unit <SDRAMInterface>.
    Related source file is "C:/Dropbox/github/musicplayer/project/Musicplayer/SDRAMInterface.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current.state> of Case statement line 60 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current.state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <current.state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 53                                             |
    | Inputs             | 6                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | current.state$not0000     (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <MemCLKOut>.
    Found 1-bit register for signal <Filestart>.
    Found 8-bit register for signal <byteout>.
    Found 12-bit register for signal <current.Addr>.
    Found 1-bit register for signal <current.CAS>.
    Found 1-bit register for signal <current.clkena>.
    Found 9-bit register for signal <current.cnt>.
    Found 12-bit register for signal <current.cnt2>.
    Found 12-bit adder for signal <current.cnt2$addsub0000> created at line 145.
    Found 1-bit register for signal <current.RAS>.
    Found 1-bit register for signal <current.WE>.
    Found 1-bit register for signal <MemCLK>.
    Found 9-bit adder for signal <nxt.cnt$share0000> created at line 60.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SDRAMInterface> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is "C:/Dropbox/github/musicplayer/project/Musicplayer/controlunit.vhd".
    Found finite state machine <FSM_1> for signal <current.state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 75                                             |
    | Inputs             | 20                                             |
    | Outputs            | 27                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000000001                               |
    | Power Up State     | 0000000000000001                               |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <bitspersampleout>.
    Found 3-bit register for signal <NumChannelsout>.
    Found 1-bit register for signal <samplerateout>.
    Found 4-bit register for signal <errorcode>.
    Found 4-bit register for signal <ModeSelect>.
    Found 32-bit register for signal <current.bytesleft>.
    Found 32-bit subtractor for signal <current.bytesleft$share0000> created at line 71.
    Found 32-bit register for signal <current.ChunkBytesLeft>.
    Found 32-bit subtractor for signal <current.ChunkBytesLeft$addsub0000>.
    Found 4-bit register for signal <current.cnt>.
    Found 4-bit addsub for signal <current.cnt$share0000> created at line 71.
    Found 32-bit register for signal <current.TwoByteWord>.
    Found 6-bit comparator greater for signal <errorcode$cmp_gt0000> created at line 55.
    Found 16-bit comparator not equal for signal <errorcode$cmp_ne0000> created at line 54.
    Found 6-bit up counter for signal <watchdogcnt>.
    Found 16-bit register for signal <watchdogstate>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 127 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <controlunit> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Dropbox/github/musicplayer/project/Musicplayer/top.vhd".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 2
 4-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 57
 1-bit register                                        : 42
 12-bit register                                       : 2
 16-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 2
 16-bit comparator not equal                           : 1
 6-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <Inst_controlunit/current.state/FSM> on signal <current.state[1:16]> with one-hot encoding.
--------------------------------------
 State            | Encoding
--------------------------------------
 0000000000000001 | 0000000000000001
 0000000000000010 | 0000000000000010
 1000000000000000 | 0000000000000100
 0000000000000100 | 0000000000001000
 0000000000001000 | 0000000000010000
 0000000000010000 | 0000000000100000
 0000000000100000 | 0000000001000000
 0000000001000000 | 0000000010000000
 0000000010000000 | 0000000100000000
 0000000100000000 | 0000001000000000
 0000001000000000 | 0000010000000000
 0000010000000000 | 0000100000000000
 0000100000000000 | 0001000000000000
 0001000000000000 | 0010000000000000
 0010000000000000 | 0100000000000000
 0100000000000000 | 1000000000000000
--------------------------------------
Optimizing FSM <Inst_SDRAMInterface/current.state/FSM> on signal <current.state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
WARNING:Xst:1710 - FF/Latch <ModeSelect_1> (without init value) has a constant value of 0 in block <Inst_controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ModeSelect_2> (without init value) has a constant value of 0 in block <Inst_controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ModeSelect_3> (without init value) has a constant value of 0 in block <Inst_controlunit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 6
 12-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 202
 Flip-Flops                                            : 202
# Comparators                                          : 2
 16-bit comparator not equal                           : 1
 6-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ModeSelect_1> (without init value) has a constant value of 0 in block <controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ModeSelect_2> (without init value) has a constant value of 0 in block <controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ModeSelect_3> (without init value) has a constant value of 0 in block <controlunit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <SampleENA> ...

Optimizing unit <decoder2> ...

Optimizing unit <SDRAMInterface> ...

Optimizing unit <controlunit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 238
 Flip-Flops                                            : 238

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 838
#      GND                         : 3
#      INV                         : 42
#      LUT1                        : 28
#      LUT2                        : 46
#      LUT2_D                      : 9
#      LUT2_L                      : 6
#      LUT3                        : 116
#      LUT3_D                      : 11
#      LUT3_L                      : 6
#      LUT4                        : 320
#      LUT4_D                      : 53
#      LUT4_L                      : 45
#      MUXCY                       : 82
#      MUXF5                       : 6
#      VCC                         : 3
#      XORCY                       : 62
# FlipFlops/Latches                : 238
#      FD                          : 16
#      FDC                         : 35
#      FDCE                        : 104
#      FDE                         : 74
#      FDP                         : 2
#      FDPE                        : 1
#      FDR                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 18
#      OBUF                        : 40
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                      355  out of   1792    19%  
 Number of Slice Flip Flops:            238  out of   3584     6%  
 Number of 4 input LUTs:                682  out of   3584    19%  
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of     68    86%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 238   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                                                                 | Buffer(FF name)                        | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
Inst_controlunit/current.cnt_Acst_inv(Inst_controlunit/current.cnt_Acst_inv1_INV_0:O)                          | NONE(Inst_controlunit/NumChannelsout_0)| 59    |
Inst_decoder2/rst_inv(Inst_decoder2/rst_inv351_INV_0:O)                                                        | NONE(Inst_decoder2/SampleOutLeft_0)    | 54    |
Inst_SDRAMInterface/current.state_FSM_Acst_FSM_inv(Inst_SDRAMInterface/current.state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(Inst_SDRAMInterface/Filestart)    | 19    |
Inst_SampleENA/RST_inv(Inst_SampleENA/RST_inv1_INV_0:O)                                                        | NONE(Inst_SampleENA/SampleCLKEna)      | 10    |
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.673ns (Maximum Frequency: 103.377MHz)
   Minimum input arrival time before clock: 3.884ns
   Maximum output required time after clock: 10.690ns
   Maximum combinational path delay: 5.789ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.673ns (frequency: 103.377MHz)
  Total number of paths / destination ports: 12814 / 423
-------------------------------------------------------------------------
Delay:               9.673ns (Levels of Logic = 7)
  Source:            Inst_controlunit/current.state_FSM_FFd7 (FF)
  Destination:       Inst_SDRAMInterface/current.Addr_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_controlunit/current.state_FSM_FFd7 to Inst_SDRAMInterface/current.Addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.076  current.state_FSM_FFd7 (current.state_FSM_FFd7)
     LUT2_L:I0->LO         1   0.648   0.103  current.state_FSM_Out221_SW0 (N74)
     LUT4:I3->O           26   0.648   1.292  current.state_FSM_Out221 (N25)
     LUT4:I2->O           22   0.648   1.167  RequestDataOut (RequestDataOut)
     end scope: 'Inst_controlunit'
     begin scope: 'Inst_SDRAMInterface'
     LUT4:I3->O            1   0.648   0.452  current_Addr_mux0000<10>12_SW0 (N110)
     LUT3_D:I2->O          9   0.648   0.852  current_Addr_mux0000<10>12 (N11)
     LUT3:I2->O            1   0.648   0.000  current_Addr_mux0000<8> (current_Addr_mux0000<8>)
     FDE:D                     0.252          current.Addr_3
    ----------------------------------------
    Total                      9.673ns (4.731ns logic, 4.942ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 86 / 78
-------------------------------------------------------------------------
Offset:              3.884ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_controlunit/current.ChunkBytesLeft_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_controlunit/current.ChunkBytesLeft_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.812  rst_IBUF (rst_IBUF)
     begin scope: 'Inst_controlunit'
     LUT2:I0->O           33   0.648   1.263  ModeSelect_and00001 (ModeSelect_and0000)
     FDE:CE                    0.312          current.ChunkBytesLeft_0
    ----------------------------------------
    Total                      3.884ns (1.809ns logic, 2.075ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 142 / 38
-------------------------------------------------------------------------
Offset:              10.690ns (Levels of Logic = 5)
  Source:            Inst_controlunit/current.state_FSM_FFd7 (FF)
  Destination:       sampleclkout (PAD)
  Source Clock:      clk rising

  Data Path: Inst_controlunit/current.state_FSM_FFd7 to sampleclkout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.076  current.state_FSM_FFd7 (current.state_FSM_FFd7)
     LUT2_L:I0->LO         1   0.648   0.103  current.state_FSM_Out221_SW0 (N74)
     LUT4:I3->O           26   0.648   1.292  current.state_FSM_Out221 (N25)
     LUT4:I2->O           22   0.648   1.164  RequestDataOut (RequestDataOut)
     end scope: 'Inst_controlunit'
     OBUF:I->O                 4.520          sampleclkout_OBUF (sampleclkout)
    ----------------------------------------
    Total                     10.690ns (7.055ns logic, 3.635ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.789ns (Levels of Logic = 2)
  Source:            MemCLKIN (PAD)
  Destination:       BitsPerSampleOut (PAD)

  Data Path: MemCLKIN to BitsPerSampleOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  MemCLKIN_IBUF (BitsPerSampleOut_OBUF)
     OBUF:I->O                 4.520          BitsPerSampleOut_OBUF (BitsPerSampleOut)
    ----------------------------------------
    Total                      5.789ns (5.369ns logic, 0.420ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.92 secs
 
--> 

Total memory usage is 210716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

