mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593012.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3164.002 CPU sec, 63.741 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3731.117 CPU sec, 59.730 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3792.655 CPU sec, 60.601 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1545.804 CPU sec, 24.610 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 269.293 sec; CPU: 12275.556 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593012.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.165 CPU sec, 24.666 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.335 CPU sec, 22.253 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.977 CPU sec, 22.309 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.561 CPU sec, 22.435 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.656 CPU sec, 22.680 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.356 CPU sec, 22.891 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.614 CPU sec, 22.813 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.459 CPU sec, 22.143 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.237 CPU sec, 22.289 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.865 CPU sec, 22.344 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.571 CPU sec, 22.518 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.317 CPU sec, 22.730 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.034 CPU sec, 23.175 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.694 CPU sec, 22.255 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.230 CPU sec, 22.128 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.323 CPU sec, 22.113 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.436 CPU sec, 22.298 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.464 CPU sec, 22.432 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.249 CPU sec, 22.425 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.977 CPU sec, 22.811 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.014 CPU sec, 22.325 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.347 CPU sec, 22.120 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.896 CPU sec, 22.319 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.660 CPU sec, 22.626 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.189 CPU sec, 22.795 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.475 CPU sec, 22.598 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.100 CPU sec, 22.831 real sec
[M::mem_process_seqs] Processed 148902 reads in 37.917 CPU sec, 4.769 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 619.128 sec; CPU: 4876.112 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,712,279,405 cache-misses                                                  (21.83%)
S0       16 11,890,631,101,899 cycles                    #    0.000 GHz                      (22.18%)
S0       16 11,927,069,367,760 instructions              #   62.70  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.85%)
S0       16          4,088,638 cs                                                            (100.00%)
S0       16             12,688 migrations                                                    (100.00%)
S0       16            589,336 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    864,286,917,324 idle-cycles-frontend      #  454.35% frontend cycles idle     (17.48%)
S0       16  1,457,348,262,077 idle-cycles-backend       #  766.11% backend  cycles idle     (16.80%)
S0       16  3,713,961,458,973 L1-dcache-loads                                               (22.25%)
S0       16     47,863,414,137 L1-dcache-load-misses     #   81.56% of all L1-dcache hits    (27.73%)
S0       16     50,529,907,387 L1-dcache-stores                                              (27.64%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.84%)
S0       16      7,718,542,050 L1-icache-load-misses                                         (27.81%)
S0       16     58,410,661,136 LLC-loads                                                     (11.09%)
S0       16     36,174,482,230 LLC-stores                                                    (10.91%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,751,872,852,766 dTLB-loads                                                    (16.53%)
S0       16      6,533,364,360 dTLB-load-misses          #   11.02% of all dTLB cache hits   (16.54%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,636,542,852,058 iTLB-loads                                                    (16.36%)
S0       16         28,284,531 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.16%)
S0       16  1,003,809,496,562 branch-loads                                                  (16.63%)
S0       16     69,399,867,707 branch-load-misses                                            (22.21%)
S1       16        303,159,634 cache-misses                                                  (22.50%)
S1       16     90,911,500,592 cycles                    #    0.000 GHz                      (22.29%)
S1       16     21,144,718,171 instructions              #    0.00  insns per cycle          (27.83%)
S1       16             57,338 cs                                                            (100.00%)
S1       16              3,010 migrations                                                    (100.00%)
S1       16             28,639 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    364,988,363,554 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.65%)
S1       16     54,478,026,420 idle-cycles-backend       #    0.00% backend  cycles idle     (16.64%)
S1       16     11,507,846,330 L1-dcache-loads                                               (22.25%)
S1       16        497,789,612 L1-dcache-load-misses                                         (27.47%)
S1       16        512,102,503 L1-dcache-stores                                              (27.74%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.40%)
S1       16        292,180,535 L1-icache-load-misses                                         (26.40%)
S1       16        739,140,875 LLC-loads                                                     (11.08%)
S1       16        377,450,242 LLC-stores                                                    (11.07%)
S1       16    <not supported> LLC-prefetches          
S1       16     10,095,447,873 dTLB-loads                                                    (16.68%)
S1       16            182,165 dTLB-load-misses                                              (16.82%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      5,172,033,730 iTLB-loads                                                    (16.95%)
S1       16             88,717 iTLB-load-misses                                              (11.21%)
S1       16      3,332,263,994 branch-loads                                                  (16.81%)
S1       16         31,235,705 branch-load-misses                                            (22.17%)
S2       16        303,132,992 cache-misses                                                  (21.14%)
S2       16     87,863,975,937 cycles                    #    0.000 GHz                      (20.80%)
S2       16     24,983,379,054 instructions              #    0.00  insns per cycle          (27.77%)
S2       16            122,323 cs                                                            (100.00%)
S2       16              7,853 migrations                                                    (100.00%)
S2       16             26,386 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    522,917,006,669 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.61%)
S2       16     34,496,454,737 idle-cycles-backend       #    0.00% backend  cycles idle     (16.23%)
S2       16     12,002,226,159 L1-dcache-loads                                               (23.19%)
S2       16        532,988,366 L1-dcache-load-misses                                         (28.43%)
S2       16        514,748,154 L1-dcache-stores                                              (28.25%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.23%)
S2       16        304,750,440 L1-icache-load-misses                                         (27.18%)
S2       16        811,961,208 LLC-loads                                                     (12.35%)
S2       16        641,161,318 LLC-stores                                                    (12.62%)
S2       16    <not supported> LLC-prefetches          
S2       16     14,663,189,091 dTLB-loads                                                    (17.82%)
S2       16            161,495 dTLB-load-misses                                              (17.26%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      7,026,204,126 iTLB-loads                                                    (16.08%)
S2       16            134,611 iTLB-load-misses                                              (10.75%)
S2       16      4,347,495,881 branch-loads                                                  (16.03%)
S2       16         43,409,454 branch-load-misses                                            (21.61%)
S3       16        540,453,222 cache-misses                                                  (22.22%)
S3       16    105,073,953,393 cycles                    #    0.000 GHz                      (22.42%)
S3       16     34,074,650,610 instructions              #    0.00  insns per cycle          (28.08%)
S3       16             68,542 cs                                                            (100.00%)
S3       16              1,573 migrations                                                    (100.00%)
S3       16             41,671 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    542,376,452,491 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.94%)
S3       16     36,186,364,243 idle-cycles-backend       #    0.00% backend  cycles idle     (16.73%)
S3       16     18,204,298,706 L1-dcache-loads                                               (22.31%)
S3       16        873,510,270 L1-dcache-load-misses                                         (27.41%)
S3       16        933,620,949 L1-dcache-stores                                              (27.32%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.09%)
S3       16        521,764,141 L1-icache-load-misses                                         (27.14%)
S3       16      1,255,831,786 LLC-loads                                                     (11.19%)
S3       16        334,768,048 LLC-stores                                                    (11.03%)
S3       16    <not supported> LLC-prefetches          
S3       16     17,083,035,352 dTLB-loads                                                    (16.58%)
S3       16          1,141,777 dTLB-load-misses                                              (16.71%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     10,853,041,186 iTLB-loads                                                    (17.12%)
S3       16            689,351 iTLB-load-misses                                              (11.41%)
S3       16      7,027,809,270 branch-loads                                                  (17.03%)
S3       16        166,694,273 branch-load-misses                                            (22.68%)

     619.157357165 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593012.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.854 CPU sec, 31.196 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.164 CPU sec, 23.949 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.805 CPU sec, 24.323 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.518 CPU sec, 24.111 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.384 CPU sec, 23.959 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.965 CPU sec, 24.291 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.271 CPU sec, 24.326 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.757 CPU sec, 23.610 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.511 CPU sec, 23.852 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.737 CPU sec, 25.049 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.714 CPU sec, 23.791 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.175 CPU sec, 23.953 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.104 CPU sec, 25.155 real sec
[M::mem_process_seqs] Processed 940982 reads in 232.255 CPU sec, 15.289 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 344.423 sec; CPU: 5194.743 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,381,388,421 cache-misses                                                  (22.13%)
S0       16 12,692,910,665,466 cycles                    #    0.000 GHz                      (22.33%)
S0       16 11,904,274,690,300 instructions              #   59.33  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.98%)
S0       16          5,204,190 cs                                                            (100.00%)
S0       16             40,823 migrations                                                    (100.00%)
S0       16            729,661 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,075,521,059,088 idle-cycles-frontend      #  536.08% frontend cycles idle     (16.96%)
S0       16  1,914,730,412,590 idle-cycles-backend       #  954.37% backend  cycles idle     (16.87%)
S0       16  3,707,119,402,997 L1-dcache-loads                                               (22.47%)
S0       16     48,204,894,417 L1-dcache-load-misses     #   82.74% of all L1-dcache hits    (28.06%)
S0       16     50,859,359,205 L1-dcache-stores                                              (27.93%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.87%)
S0       16      8,355,527,828 L1-icache-load-misses                                         (27.85%)
S0       16     60,147,821,266 LLC-loads                                                     (11.04%)
S0       16     36,726,353,403 LLC-stores                                                    (11.06%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,787,221,888,051 dTLB-loads                                                    (16.54%)
S0       16      6,702,159,907 dTLB-load-misses          #   11.27% of all dTLB cache hits   (16.53%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,679,721,672,093 iTLB-loads                                                    (16.44%)
S0       16         74,545,663 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.94%)
S0       16  1,011,488,911,343 branch-loads                                                  (16.46%)
S0       16     70,211,496,840 branch-load-misses                                            (21.91%)
S1       16         90,652,724 cache-misses                                                  (22.42%)
S1       16     37,137,013,292 cycles                    #    0.000 GHz                      (22.64%)
S1       16      9,139,138,595 instructions              #    0.00  insns per cycle          (27.76%)
S1       16             40,428 cs                                                            (100.00%)
S1       16              1,163 migrations                                                    (100.00%)
S1       16             17,412 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    261,178,397,475 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.61%)
S1       16     11,180,828,476 idle-cycles-backend       #    0.00% backend  cycles idle     (16.46%)
S1       16      3,429,736,622 L1-dcache-loads                                               (21.59%)
S1       16        169,488,713 L1-dcache-load-misses                                         (26.86%)
S1       16        180,447,635 L1-dcache-stores                                              (27.31%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.42%)
S1       16         89,223,571 L1-icache-load-misses                                         (27.43%)
S1       16        289,358,257 LLC-loads                                                     (11.10%)
S1       16        243,914,700 LLC-stores                                                    (10.97%)
S1       16    <not supported> LLC-prefetches          
S1       16      6,029,878,443 dTLB-loads                                                    (17.23%)
S1       16            118,978 dTLB-load-misses                                              (17.16%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,322,759,368 iTLB-loads                                                    (16.90%)
S1       16             79,546 iTLB-load-misses                                              (10.88%)
S1       16      1,278,541,070 branch-loads                                                  (16.44%)
S1       16         12,499,355 branch-load-misses                                            (21.83%)
S2       16        198,037,887 cache-misses                                                  (22.55%)
S2       16     51,924,151,162 cycles                    #    0.000 GHz                      (22.09%)
S2       16     14,514,087,058 instructions              #    0.00  insns per cycle          (27.15%)
S2       16             97,487 cs                                                            (100.00%)
S2       16             12,379 migrations                                                    (100.00%)
S2       16             14,374 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    247,030,051,968 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.20%)
S2       16     15,557,289,700 idle-cycles-backend       #    0.00% backend  cycles idle     (15.82%)
S2       16      5,929,968,849 L1-dcache-loads                                               (22.10%)
S2       16        245,583,746 L1-dcache-load-misses                                         (26.34%)
S2       16        267,388,011 L1-dcache-stores                                              (27.73%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.49%)
S2       16        224,313,725 L1-icache-load-misses                                         (26.22%)
S2       16        520,503,441 LLC-loads                                                     (12.20%)
S2       16        243,990,355 LLC-stores                                                    (11.24%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,739,447,323 dTLB-loads                                                    (17.30%)
S2       16             80,840 dTLB-load-misses                                              (17.53%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,995,447,299 iTLB-loads                                                    (16.24%)
S2       16             81,729 iTLB-load-misses                                              (11.11%)
S2       16      2,501,182,160 branch-loads                                                  (16.88%)
S2       16         24,420,276 branch-load-misses                                            (22.72%)
S3       16        283,648,460 cache-misses                                                  (22.16%)
S3       16     58,262,675,261 cycles                    #    0.000 GHz                      (22.41%)
S3       16     20,484,711,515 instructions              #    0.00  insns per cycle          (27.97%)
S3       16             46,701 cs                                                            (100.00%)
S3       16              1,496 migrations                                                    (100.00%)
S3       16             25,749 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    367,887,090,981 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.85%)
S3       16     18,245,339,837 idle-cycles-backend       #    0.00% backend  cycles idle     (16.50%)
S3       16     12,118,129,134 L1-dcache-loads                                               (21.87%)
S3       16        595,799,351 L1-dcache-load-misses                                         (27.48%)
S3       16        657,759,794 L1-dcache-stores                                              (27.51%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.37%)
S3       16        333,226,975 L1-icache-load-misses                                         (28.01%)
S3       16        736,217,276 LLC-loads                                                     (11.43%)
S3       16        227,405,377 LLC-stores                                                    (10.74%)
S3       16    <not supported> LLC-prefetches          
S3       16      8,514,345,216 dTLB-loads                                                    (16.68%)
S3       16            455,242 dTLB-load-misses                                              (16.90%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      5,571,598,382 iTLB-loads                                                    (16.77%)
S3       16            277,978 iTLB-load-misses                                              (10.87%)
S3       16      3,516,312,200 branch-loads                                                  (16.19%)
S3       16         96,489,970 branch-load-misses                                            (21.76%)

     344.539395016 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593012.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 831.366 CPU sec, 36.253 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.337 CPU sec, 27.447 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 865.056 CPU sec, 27.692 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 864.843 CPU sec, 27.856 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 868.529 CPU sec, 27.820 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 861.984 CPU sec, 27.581 real sec
[M::mem_process_seqs] Processed 2525154 reads in 700.973 CPU sec, 22.526 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.364 sec; CPU: 5876.968 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,205,264,261 cache-misses                                                  (20.14%)
S0       16  7,280,357,536,126 cycles                    #    0.000 GHz                      (22.25%)
S0       16  6,029,941,459,332 instructions              #   26.18  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.04%)
S0       16          4,627,301 cs                                                            (100.00%)
S0       16             33,943 migrations                                                    (100.00%)
S0       16            351,214 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    929,198,922,238 idle-cycles-frontend      #  403.36% frontend cycles idle     (20.00%)
S0       16  1,357,344,281,627 idle-cycles-backend       #  589.21% backend  cycles idle     (17.30%)
S0       16  1,858,591,016,963 L1-dcache-loads                                               (22.62%)
S0       16     24,854,686,078 L1-dcache-load-misses     #   42.98% of all L1-dcache hits    (28.14%)
S0       16     26,417,738,695 L1-dcache-stores                                              (28.36%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.10%)
S0       16      5,227,081,949 L1-icache-load-misses                                         (27.04%)
S0       16     32,915,357,661 LLC-loads                                                     (10.89%)
S0       16     19,493,867,836 LLC-stores                                                    (10.95%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,970,583,145,013 dTLB-loads                                                    (16.31%)
S0       16      3,849,960,557 dTLB-load-misses          #    6.40% of all dTLB cache hits   (16.23%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,393,381,684,543 iTLB-loads                                                    (16.20%)
S0       16        100,676,315 iTLB-load-misses          #    0.24% of all iTLB cache hits   (10.91%)
S0       16    526,143,966,580 branch-loads                                                  (16.18%)
S0       16     36,279,695,571 branch-load-misses                                            (21.57%)
S1       16      4,806,116,577 cache-misses                                                  (21.88%)
S1       16  7,385,804,091,817 cycles                    #    0.000 GHz                      (22.19%)
S1       16  5,906,406,362,478 instructions              #    0.00  insns per cycle          (27.94%)
S1       16          4,131,891 cs                                                            (100.00%)
S1       16             45,953 migrations                                                    (100.00%)
S1       16            744,236 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    815,334,347,902 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.23%)
S1       16  1,444,408,559,431 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S1       16  1,831,450,905,228 L1-dcache-loads                                               (22.66%)
S1       16     24,074,113,697 L1-dcache-load-misses                                         (28.07%)
S1       16     25,358,158,979 L1-dcache-stores                                              (27.75%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.59%)
S1       16      4,749,027,280 L1-icache-load-misses                                         (27.62%)
S1       16     29,852,580,265 LLC-loads                                                     (11.27%)
S1       16     18,004,596,502 LLC-stores                                                    (11.16%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,866,450,824,276 dTLB-loads                                                    (16.74%)
S1       16      3,716,639,031 dTLB-load-misses                                              (16.57%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,334,517,360,655 iTLB-loads                                                    (16.47%)
S1       16        105,516,098 iTLB-load-misses                                              (10.93%)
S1       16    503,623,495,785 branch-loads                                                  (16.34%)
S1       16     35,213,052,461 branch-load-misses                                            (21.74%)
S2       16        198,492,526 cache-misses                                                  (21.84%)
S2       16     39,143,228,826 cycles                    #    0.000 GHz                      (20.19%)
S2       16     10,564,133,823 instructions              #    0.00  insns per cycle          (26.76%)
S2       16             91,428 cs                                                            (100.00%)
S2       16              9,402 migrations                                                    (100.00%)
S2       16             11,386 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    260,365,415,818 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.84%)
S2       16     18,033,578,291 idle-cycles-backend       #    0.00% backend  cycles idle     (16.06%)
S2       16      5,633,941,775 L1-dcache-loads                                               (23.78%)
S2       16        304,927,174 L1-dcache-load-misses                                         (25.05%)
S2       16        312,071,832 L1-dcache-stores                                              (27.53%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.51%)
S2       16        177,461,074 L1-icache-load-misses                                         (28.73%)
S2       16        516,608,574 LLC-loads                                                     (15.74%)
S2       16        276,544,253 LLC-stores                                                    (10.98%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,271,591,501 dTLB-loads                                                    (17.66%)
S2       16             95,738 dTLB-load-misses                                              (17.82%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,102,551,112 iTLB-loads                                                    (16.16%)
S2       16             74,445 iTLB-load-misses                                              (10.75%)
S2       16      1,822,891,429 branch-loads                                                  (16.75%)
S2       16         19,582,821 branch-load-misses                                            (23.68%)
S3       16        191,311,606 cache-misses                                                  (20.97%)
S3       16     38,073,013,593 cycles                    #    0.000 GHz                      (21.30%)
S3       16     13,160,943,636 instructions              #    0.00  insns per cycle          (27.14%)
S3       16             36,016 cs                                                            (100.00%)
S3       16              3,160 migrations                                                    (100.00%)
S3       16             17,680 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    203,775,549,558 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.72%)
S3       16     12,926,811,313 idle-cycles-backend       #    0.00% backend  cycles idle     (16.74%)
S3       16      5,640,768,509 L1-dcache-loads                                               (23.73%)
S3       16        265,814,470 L1-dcache-load-misses                                         (28.93%)
S3       16        282,469,787 L1-dcache-stores                                              (29.75%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.85%)
S3       16        186,573,372 L1-icache-load-misses                                         (29.67%)
S3       16        668,444,785 LLC-loads                                                     (12.07%)
S3       16        164,949,413 LLC-stores                                                    (11.16%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,705,134,920 dTLB-loads                                                    (16.51%)
S3       16            489,886 dTLB-load-misses                                              (16.27%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,431,372,090 iTLB-loads                                                    (14.55%)
S3       16            337,937 iTLB-load-misses                                              (10.35%)
S3       16      2,138,603,982 branch-loads                                                  (15.78%)
S3       16         60,271,460 branch-load-misses                                            (21.38%)

     214.650190302 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593012.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1273.994 CPU sec, 36.960 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1263.839 CPU sec, 27.122 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1280.254 CPU sec, 27.305 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1273.860 CPU sec, 27.104 real sec
[M::mem_process_seqs] Processed 2525158 reads in 689.901 CPU sec, 14.739 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 162.626 sec; CPU: 5819.459 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,550,975,410 cache-misses                                                  (21.41%)
S0       16  4,954,964,357,098 cycles                    #    0.000 GHz                      (21.16%)
S0       16  3,989,986,761,620 instructions              #   17.42  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.13%)
S0       16          3,048,800 cs                                                            (100.00%)
S0       16             28,767 migrations                                                    (100.00%)
S0       16            569,044 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    705,631,736,362 idle-cycles-frontend      #  308.08% frontend cycles idle     (17.70%)
S0       16    906,777,394,815 idle-cycles-backend       #  395.90% backend  cycles idle     (17.04%)
S0       16  1,169,604,057,243 L1-dcache-loads                                               (24.73%)
S0       16     15,336,273,381 L1-dcache-load-misses     #   27.02% of all L1-dcache hits    (28.65%)
S0       16     16,409,307,488 L1-dcache-stores                                              (29.40%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.05%)
S0       16      3,326,992,354 L1-icache-load-misses                                         (28.63%)
S0       16     21,863,466,833 LLC-loads                                                     (12.66%)
S0       16     12,957,354,105 LLC-stores                                                    (10.58%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,327,333,830,418 dTLB-loads                                                    (16.63%)
S0       16      2,854,589,139 dTLB-load-misses          #    4.63% of all dTLB cache hits   (16.60%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    930,582,787,779 iTLB-loads                                                    (15.97%)
S0       16        141,965,531 iTLB-load-misses          #    0.32% of all iTLB cache hits   (10.54%)
S0       16    355,001,781,638 branch-loads                                                  (15.79%)
S0       16     24,400,843,153 branch-load-misses                                            (21.81%)
S1       16      3,545,226,425 cache-misses                                                  (22.35%)
S1       16  4,784,578,478,413 cycles                    #    0.000 GHz                      (22.56%)
S1       16  3,989,549,187,176 instructions              #    0.00  insns per cycle          (28.10%)
S1       16          2,859,311 cs                                                            (100.00%)
S1       16             28,969 migrations                                                    (100.00%)
S1       16            701,104 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    834,027,797,048 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.13%)
S1       16    934,451,369,350 idle-cycles-backend       #    0.00% backend  cycles idle     (17.36%)
S1       16  1,230,280,177,199 L1-dcache-loads                                               (23.04%)
S1       16     16,349,206,265 L1-dcache-load-misses                                         (28.76%)
S1       16     17,348,574,584 L1-dcache-stores                                              (28.83%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.45%)
S1       16      3,477,797,783 L1-icache-load-misses                                         (27.09%)
S1       16     22,053,155,985 LLC-loads                                                     (10.87%)
S1       16     13,102,110,186 LLC-stores                                                    (10.79%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,330,204,994,045 dTLB-loads                                                    (16.01%)
S1       16      2,880,650,675 dTLB-load-misses                                              (15.89%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    943,072,215,986 iTLB-loads                                                    (15.87%)
S1       16        143,133,850 iTLB-load-misses                                              (10.65%)
S1       16    352,928,478,730 branch-loads                                                  (16.08%)
S1       16     23,759,801,312 branch-load-misses                                            (21.84%)
S2       16      3,561,843,352 cache-misses                                                  (21.75%)
S2       16  4,877,841,211,673 cycles                    #    0.000 GHz                      (21.80%)
S2       16  4,010,396,708,286 instructions              #    0.00  insns per cycle          (27.87%)
S2       16          2,906,632 cs                                                            (100.00%)
S2       16             35,390 migrations                                                    (100.00%)
S2       16            320,236 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    753,761,967,105 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.28%)
S2       16    929,726,786,111 idle-cycles-backend       #    0.00% backend  cycles idle     (17.13%)
S2       16  1,226,576,374,370 L1-dcache-loads                                               (23.33%)
S2       16     16,161,069,662 L1-dcache-load-misses                                         (28.37%)
S2       16     16,969,255,081 L1-dcache-stores                                              (28.59%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.36%)
S2       16      3,403,814,659 L1-icache-load-misses                                         (27.52%)
S2       16     21,013,904,424 LLC-loads                                                     (11.84%)
S2       16     12,431,365,661 LLC-stores                                                    (12.12%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,287,413,136,555 dTLB-loads                                                    (17.18%)
S2       16      2,840,498,184 dTLB-load-misses                                              (16.43%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    930,701,976,195 iTLB-loads                                                    (15.99%)
S2       16        131,850,671 iTLB-load-misses                                              (10.79%)
S2       16    344,457,688,423 branch-loads                                                  (16.17%)
S2       16     23,862,647,303 branch-load-misses                                            (21.75%)
S3       16        165,054,568 cache-misses                                                  (19.14%)
S3       16     41,297,794,137 cycles                    #    0.000 GHz                      (19.98%)
S3       16     10,966,400,587 instructions              #    0.00  insns per cycle          (27.86%)
S3       16             42,445 cs                                                            (100.00%)
S3       16              4,141 migrations                                                    (100.00%)
S3       16             43,899 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    207,487,262,983 idle-cycles-frontend      #    0.00% frontend cycles idle     (21.38%)
S3       16     18,155,425,774 idle-cycles-backend       #    0.00% backend  cycles idle     (16.63%)
S3       16      5,890,917,335 L1-dcache-loads                                               (22.63%)
S3       16        291,417,144 L1-dcache-load-misses                                         (27.53%)
S3       16        330,600,412 L1-dcache-stores                                              (28.10%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.53%)
S3       16        163,006,422 L1-icache-load-misses                                         (27.23%)
S3       16        413,801,248 LLC-loads                                                     (13.57%)
S3       16        196,467,848 LLC-stores                                                    (12.86%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,077,417,369 dTLB-loads                                                    (18.96%)
S3       16            447,006 dTLB-load-misses                                              (17.06%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,426,592,842 iTLB-loads                                                    (15.45%)
S3       16            352,413 iTLB-load-misses                                              (10.17%)
S3       16      2,201,026,464 branch-loads                                                  (15.22%)
S3       16         51,385,400 branch-load-misses                                            (20.39%)

     163.032509289 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1747.254 CPU sec, 37.973 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1701.592 CPU sec, 27.460 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1708.243 CPU sec, 28.783 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 692.217 CPU sec, 11.214 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 145.035 sec; CPU: 5905.669 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,939,590,501 cache-misses                                                  (21.03%)
S0       16  3,807,131,705,282 cycles                    #    0.000 GHz                      (21.28%)
S0       16  3,001,563,271,347 instructions              #   12.64  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.20%)
S0       16          2,413,397 cs                                                            (100.00%)
S0       16             21,343 migrations                                                    (100.00%)
S0       16            389,972 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    727,507,655,500 idle-cycles-frontend      #  306.31% frontend cycles idle     (17.85%)
S0       16    738,335,325,964 idle-cycles-backend       #  310.86% backend  cycles idle     (17.51%)
S0       16    884,620,818,765 L1-dcache-loads                                               (24.11%)
S0       16     11,705,703,053 L1-dcache-load-misses     #   20.58% of all L1-dcache hits    (29.25%)
S0       16     12,323,439,871 L1-dcache-stores                                              (29.74%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.30%)
S0       16      2,674,050,403 L1-icache-load-misses                                         (29.11%)
S0       16     16,019,929,927 LLC-loads                                                     (12.18%)
S0       16      9,419,082,036 LLC-stores                                                    (10.80%)
S0       16    <not supported> LLC-prefetches          
S0       16    989,820,639,311 dTLB-loads                                                    (16.30%)
S0       16      2,532,799,595 dTLB-load-misses          #    4.08% of all dTLB cache hits   (15.76%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    721,976,781,633 iTLB-loads                                                    (15.41%)
S0       16        173,612,211 iTLB-load-misses          #    0.39% of all iTLB cache hits   (10.46%)
S0       16    270,029,524,728 branch-loads                                                  (15.39%)
S0       16     18,981,904,888 branch-load-misses                                            (20.80%)
S1       16      2,604,054,135 cache-misses                                                  (22.21%)
S1       16  3,745,059,927,934 cycles                    #    0.000 GHz                      (21.71%)
S1       16  2,996,889,559,495 instructions              #    0.00  insns per cycle          (28.26%)
S1       16          2,357,824 cs                                                            (100.00%)
S1       16             19,801 migrations                                                    (100.00%)
S1       16            266,503 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    729,768,475,551 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.57%)
S1       16    720,477,672,013 idle-cycles-backend       #    0.00% backend  cycles idle     (17.63%)
S1       16    897,318,027,966 L1-dcache-loads                                               (24.06%)
S1       16     11,679,762,998 L1-dcache-load-misses                                         (29.59%)
S1       16     12,298,846,100 L1-dcache-stores                                              (28.57%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.82%)
S1       16      2,524,025,947 L1-icache-load-misses                                         (28.24%)
S1       16     16,561,276,009 LLC-loads                                                     (11.26%)
S1       16      9,983,688,630 LLC-stores                                                    (10.83%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,033,681,580,131 dTLB-loads                                                    (16.30%)
S1       16      2,550,887,478 dTLB-load-misses                                              (15.30%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    717,290,158,932 iTLB-loads                                                    (15.77%)
S1       16        170,047,444 iTLB-load-misses                                              (10.66%)
S1       16    265,576,291,942 branch-loads                                                  (15.77%)
S1       16     18,646,151,375 branch-load-misses                                            (21.22%)
S2       16      2,701,520,564 cache-misses                                                  (21.64%)
S2       16  3,785,668,168,277 cycles                    #    0.000 GHz                      (20.72%)
S2       16  3,036,371,221,131 instructions              #    0.00  insns per cycle          (27.84%)
S2       16          2,345,280 cs                                                            (100.00%)
S2       16             23,607 migrations                                                    (100.00%)
S2       16            377,095 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    782,530,529,177 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.11%)
S2       16    716,827,742,335 idle-cycles-backend       #    0.00% backend  cycles idle     (17.72%)
S2       16    910,297,403,335 L1-dcache-loads                                               (24.14%)
S2       16     11,858,337,793 L1-dcache-load-misses                                         (28.76%)
S2       16     12,446,660,929 L1-dcache-stores                                              (29.21%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.66%)
S2       16      2,586,425,196 L1-icache-load-misses                                         (26.92%)
S2       16     16,089,883,577 LLC-loads                                                     (12.60%)
S2       16      9,387,182,904 LLC-stores                                                    (12.17%)
S2       16    <not supported> LLC-prefetches          
S2       16    983,563,330,624 dTLB-loads                                                    (17.74%)
S2       16      2,425,955,618 dTLB-load-misses                                              (17.07%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    707,136,645,619 iTLB-loads                                                    (15.94%)
S2       16        170,335,607 iTLB-load-misses                                              (10.46%)
S2       16    265,295,028,498 branch-loads                                                  (15.78%)
S2       16     18,755,428,713 branch-load-misses                                            (20.99%)
S3       16      3,326,114,758 cache-misses                                                  (21.24%)
S3       16  3,862,780,841,245 cycles                    #    0.000 GHz                      (21.89%)
S3       16  3,048,958,232,528 instructions              #    0.00  insns per cycle          (27.72%)
S3       16          2,484,633 cs                                                            (100.00%)
S3       16             21,108 migrations                                                    (100.00%)
S3       16          1,190,406 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    874,569,040,331 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.51%)
S3       16    808,833,188,135 idle-cycles-backend       #    0.00% backend  cycles idle     (17.24%)
S3       16    947,278,172,266 L1-dcache-loads                                               (22.79%)
S3       16     13,241,137,114 L1-dcache-load-misses                                         (28.35%)
S3       16     14,482,403,743 L1-dcache-stores                                              (28.20%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.04%)
S3       16      3,258,286,837 L1-icache-load-misses                                         (27.92%)
S3       16     17,913,811,441 LLC-loads                                                     (11.21%)
S3       16      9,971,416,160 LLC-stores                                                    (11.22%)
S3       16    <not supported> LLC-prefetches          
S3       16    969,769,328,348 dTLB-loads                                                    (16.74%)
S3       16      2,388,512,901 dTLB-load-misses                                              (16.74%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    692,688,859,798 iTLB-loads                                                    (16.45%)
S3       16        186,278,572 iTLB-load-misses                                              (10.57%)
S3       16    277,971,661,244 branch-loads                                                  (15.93%)
S3       16     18,335,808,970 branch-load-misses                                            (21.10%)

     145.464807522 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
