0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sim_1/new/ImageConvTB.sv,1751645495,systemVerilog,,,,ImageConvTB,,uvm,,,,,,
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/ImageConv.v,1751907000,verilog,,C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/MatrixMult.v,,ImageConv,,uvm,,,,,,
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/MatrixMult.v,1751644825,verilog,,C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/bramBuffer.v,,MatrixMult,,uvm,,,,,,
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/bramBuffer.v,1751907002,verilog,,C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/linebufferBRAM.v,,bramBuffer,,uvm,,,,,,
C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/linebufferBRAM.v,1751317492,verilog,,,,linebufferBRAM,,uvm,,,,,,
