INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.sim/sim_1/synth/timing/xsim/tdc_delayline_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc_delayline
INFO: [VRFC 10-311] analyzing module glbl
