5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param7.vcd -o param7.cdd -v param7.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param7.v 5 19 1
3 0 foo "main.a" param7.v 23 29 1
1 temp 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
3 0 bar "main.a.c" param7.v 33 39 1
2 1 37 160016 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 2 37 120012 0 1 400 0 0 a
2 3 37 120016 1 36 f006 1 2
1 temp 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
1 a 37 30012 1 0 1 0 2 33 a
4 3 3 3
3 0 goo "main.b" param7.v 43 47 1
3 0 foo "main.b.d" param7.v 23 29 1
1 temp 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
3 0 bar "main.b.d.c" param7.v 33 39 1
2 4 37 160016 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 5 37 120012 0 1 400 0 0 a
2 6 37 120016 1 36 f006 4 5
1 temp 0 80000 1 0 31 0 32 33 5 0 0 0 0 0 0 0
1 a 37 30012 1 0 2 0 3 33 2a
4 6 6 6
3 1 main.$u0 "main.$u0" param7.v 0 17 1
