$date
	Tue Feb 04 13:21:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! debug6 $end
$var wire 1 " debug5 $end
$var wire 4 # debug4 [3:0] $end
$var wire 3 $ debug3 [2:0] $end
$var wire 4 % debug2 [3:0] $end
$var wire 12 & debug [11:0] $end
$var wire 1 ' S $end
$var wire 4 ( F [3:0] $end
$var wire 3 ) E [2:0] $end
$var reg 12 * D [11:0] $end
$scope module fpcvt_ $end
$var wire 12 + D [11:0] $end
$var wire 12 , debug [11:0] $end
$var wire 4 - debug2 [3:0] $end
$var wire 3 . debug3 [2:0] $end
$var wire 4 / debug4 [3:0] $end
$var wire 1 " debug5 $end
$var wire 1 ! debug6 $end
$var wire 1 0 round_up $end
$var wire 12 1 mag [11:0] $end
$var wire 4 2 leading_zeros [3:0] $end
$var wire 1 3 fifth_bit $end
$var wire 1 ' S $end
$var wire 4 4 F_unrounded [3:0] $end
$var wire 4 5 F [3:0] $end
$var wire 3 6 E_raw [2:0] $end
$var wire 3 7 E [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 7
b0 6
b1 5
b1 4
03
b1011 2
b1 1
00
b1 /
b0 .
b1011 -
b1 ,
b1 +
b1 *
b0 )
b1 (
0'
b1 &
b1011 %
b0 $
b1 #
0"
0!
$end
#10000
b1 (
b1 5
b1 #
b1 /
b1 4
b1011 %
b1011 -
b1011 2
1'
b1 &
b1 ,
b1 1
b111111111111 *
b111111111111 +
#20000
