

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Thu Nov 27 09:35:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ctx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ctx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 5 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lshr_ln42_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %ctx_read, i32 3, i32 4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 6 'partselect' 'lshr_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %lshr_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 7 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i52 %head_ctx_ref, i64 0, i64 %zext_ln42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 8 'getelementptr' 'head_ctx_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 9 'load' 'head_ctx_ref_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i5 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 10 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 12 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 13 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln24 = specreset void @_ssdm_op_SpecReset, i1 %Q_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:24]   --->   Operation 14 'specreset' 'specreset_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln26 = specreset void @_ssdm_op_SpecReset, i1 %K_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:26]   --->   Operation 15 'specreset' 'specreset_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specreset_ln28 = specreset void @_ssdm_op_SpecReset, i1 %V_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:28]   --->   Operation 16 'specreset' 'specreset_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specreset_ln30 = specreset void @_ssdm_op_SpecReset, i1 %att_scores_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:30]   --->   Operation 17 'specreset' 'specreset_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specreset_ln32 = specreset void @_ssdm_op_SpecReset, i1 %val_scale_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 18 'specreset' 'specreset_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specreset_ln34 = specreset void @_ssdm_op_SpecReset, i1 %softmax_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 19 'specreset' 'specreset_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln36 = specreset void @_ssdm_op_SpecReset, i1 %att_value_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:36]   --->   Operation 20 'specreset' 'specreset_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 21 'load' 'head_ctx_ref_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln42, i3 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %shl_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 23 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.49ns)   --->   "%lshr_ln42 = lshr i52 %head_ctx_ref_load, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 24 'lshr' 'lshr_ln42' <Predicate = true> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %lshr_ln42, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i52 %lshr_ln42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 26 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp, i9 0, i42 %trunc_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 27 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.49ns)   --->   "%shl_ln43 = shl i52 %and_ln, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43]   --->   Operation 28 'shl' 'shl_ln43' <Predicate = true> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln43 = store i52 %shl_ln43, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43]   --->   Operation 29 'store' 'store_ln43' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i52 %lshr_ln42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 30 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.01ns)   --->   "%icmp_ln46 = icmp_eq  i32 %trunc_ln46, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 31 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%Q_started_load = load i1 %Q_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 32 'load' 'Q_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%K_started_load = load i1 %K_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 33 'load' 'K_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%V_started_load = load i1 %V_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 34 'load' 'V_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%att_scores_started_load = load i1 %att_scores_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 35 'load' 'att_scores_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%val_scale_started_load = load i1 %val_scale_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 36 'load' 'val_scale_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%softmax_started_load = load i1 %softmax_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 37 'load' 'softmax_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%att_value_started_load = load i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 38 'load' 'att_value_started_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %if.then, void %if.end2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.17>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i19.i32, i1 %tmp, i19 0, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 40 'bitconcatenate' 'or_ln6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.49ns)   --->   "%shl_ln11 = shl i52 %or_ln6, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 41 'shl' 'shl_ln11' <Predicate = (!icmp_ln46)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln11 = store i52 %shl_ln11, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 42 'store' 'store_ln11' <Predicate = (!icmp_ln46)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln59 = br void %if.end2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 43 'br' 'br_ln59' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%Q_started_flag_0 = phi i1 0, void %entry, i1 1, void %if.then"   --->   Operation 44 'phi' 'Q_started_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%Q_started_loc_0 = phi i1 %Q_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 45 'phi' 'Q_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%K_started_loc_0 = phi i1 %K_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 46 'phi' 'K_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%V_started_loc_0 = phi i1 %V_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 47 'phi' 'V_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%att_scores_started_loc_0 = phi i1 %att_scores_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 48 'phi' 'att_scores_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%val_scale_started_loc_0 = phi i1 %val_scale_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 49 'phi' 'val_scale_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%softmax_started_loc_0 = phi i1 %softmax_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 50 'phi' 'softmax_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%att_value_started_loc_0 = phi i1 %att_value_started_load, void %entry, i1 0, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 51 'phi' 'att_value_started_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = phi i52 %and_ln, void %entry, i52 %or_ln6, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 52 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i52.i32.i32, i52 %empty, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 53 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.76ns)   --->   "%switch_ln62 = switch i8 %trunc_ln1, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb7, i8 2, void %sw.bb18, i8 3, void %sw.bb31, i8 4, void %sw.bb33, i8 5, void %sw.bb35, i8 6, void %sw.bb48, i8 7, void %sw.bb50, i8 8, void %sw.bb52, i8 9, void %sw.bb54, i8 10, void %sw.bb67, i8 11, void %sw.bb80, i8 12, void %sw.bb93, i8 13, void %sw.bb106" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 54 'switch' 'switch_ln62' <Predicate = true> <Delay = 0.76>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 55 'bitselect' 'tmp_11' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%xor_ln158 = xor i1 %tmp_11, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 56 'xor' 'xor_ln158' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln158 = or i1 %att_value_started_loc_0, i1 %xor_ln158" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 57 'or' 'or_ln158' <Predicate = (trunc_ln1 == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %or_ln158, void %if.then96, void %if.else99" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 58 'br' 'br_ln158' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 59 'bitselect' 'tmp_26' <Predicate = (trunc_ln1 == 12 & or_ln158)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln162 = br i1 %tmp_26, void %sw.epilog, void %land.lhs.true101" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 60 'br' 'br_ln162' <Predicate = (trunc_ln1 == 12 & or_ln158)> <Delay = 0.48>
ST_3 : Operation 61 [1/1] (0.48ns)   --->   "%br_ln162 = br i1 %att_value_started_loc_0, void %sw.epilog, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 61 'br' 'br_ln162' <Predicate = (trunc_ln1 == 12 & or_ln158 & tmp_26)> <Delay = 0.48>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 62 'bitselect' 'tmp_10' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln148 = xor i1 %tmp_10, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 63 'xor' 'xor_ln148' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %softmax_started_loc_0, i1 %xor_ln148" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 64 'or' 'or_ln148' <Predicate = (trunc_ln1 == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %or_ln148, void %if.then83, void %if.else86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 65 'br' 'br_ln148' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 66 'bitselect' 'tmp_24' <Predicate = (trunc_ln1 == 11 & or_ln148)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.48ns)   --->   "%br_ln152 = br i1 %tmp_24, void %sw.epilog, void %land.lhs.true88" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 67 'br' 'br_ln152' <Predicate = (trunc_ln1 == 11 & or_ln148)> <Delay = 0.48>
ST_3 : Operation 68 [1/1] (0.48ns)   --->   "%br_ln152 = br i1 %softmax_started_loc_0, void %sw.epilog, void %if.then89" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 68 'br' 'br_ln152' <Predicate = (trunc_ln1 == 11 & or_ln148 & tmp_24)> <Delay = 0.48>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 69 'bitselect' 'tmp_9' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%xor_ln138 = xor i1 %tmp_9, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 70 'xor' 'xor_ln138' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln138 = or i1 %val_scale_started_loc_0, i1 %xor_ln138" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 71 'or' 'or_ln138' <Predicate = (trunc_ln1 == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %or_ln138, void %if.then70, void %if.else73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 72 'br' 'br_ln138' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 73 'bitselect' 'tmp_22' <Predicate = (trunc_ln1 == 10 & or_ln138)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.48ns)   --->   "%br_ln142 = br i1 %tmp_22, void %sw.epilog, void %land.lhs.true75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 74 'br' 'br_ln142' <Predicate = (trunc_ln1 == 10 & or_ln138)> <Delay = 0.48>
ST_3 : Operation 75 [1/1] (0.48ns)   --->   "%br_ln142 = br i1 %val_scale_started_loc_0, void %sw.epilog, void %if.then76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 75 'br' 'br_ln142' <Predicate = (trunc_ln1 == 10 & or_ln138 & tmp_22)> <Delay = 0.48>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln128)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 76 'bitselect' 'tmp_7' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln128)   --->   "%xor_ln128 = xor i1 %tmp_7, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 77 'xor' 'xor_ln128' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln128 = or i1 %att_scores_started_loc_0, i1 %xor_ln128" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 78 'or' 'or_ln128' <Predicate = (trunc_ln1 == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %or_ln128, void %if.then57, void %if.else60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 79 'br' 'br_ln128' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 80 'bitselect' 'tmp_20' <Predicate = (trunc_ln1 == 9 & or_ln128)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.48ns)   --->   "%br_ln132 = br i1 %tmp_20, void %sw.epilog, void %land.lhs.true62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 81 'br' 'br_ln132' <Predicate = (trunc_ln1 == 9 & or_ln128)> <Delay = 0.48>
ST_3 : Operation 82 [1/1] (0.48ns)   --->   "%br_ln132 = br i1 %att_scores_started_loc_0, void %sw.epilog, void %if.then63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 82 'br' 'br_ln132' <Predicate = (trunc_ln1 == 9 & or_ln128 & tmp_20)> <Delay = 0.48>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 83 'bitselect' 'tmp_3' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %tmp_3, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 84 'xor' 'xor_ln108' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %V_started_loc_0, i1 %xor_ln108" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 85 'or' 'or_ln108' <Predicate = (trunc_ln1 == 5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then38, void %if.else41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 86 'br' 'br_ln108' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 87 'bitselect' 'tmp_18' <Predicate = (trunc_ln1 == 5 & or_ln108)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.48ns)   --->   "%br_ln113 = br i1 %tmp_18, void %sw.epilog, void %land.lhs.true43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 88 'br' 'br_ln113' <Predicate = (trunc_ln1 == 5 & or_ln108)> <Delay = 0.48>
ST_3 : Operation 89 [1/1] (0.48ns)   --->   "%br_ln113 = br i1 %V_started_loc_0, void %sw.epilog, void %if.then44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 89 'br' 'br_ln113' <Predicate = (trunc_ln1 == 5 & or_ln108 & tmp_18)> <Delay = 0.48>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln91)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 90 'bitselect' 'tmp_2' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln91)   --->   "%xor_ln91 = xor i1 %tmp_2, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 91 'xor' 'xor_ln91' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln91 = or i1 %K_started_loc_0, i1 %xor_ln91" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 92 'or' 'or_ln91' <Predicate = (trunc_ln1 == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %or_ln91, void %if.then21, void %if.else24" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 93 'br' 'br_ln91' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 94 'bitselect' 'tmp_16' <Predicate = (trunc_ln1 == 2 & or_ln91)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.48ns)   --->   "%br_ln96 = br i1 %tmp_16, void %sw.epilog, void %land.lhs.true26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 95 'br' 'br_ln96' <Predicate = (trunc_ln1 == 2 & or_ln91)> <Delay = 0.48>
ST_3 : Operation 96 [1/1] (0.48ns)   --->   "%br_ln96 = br i1 %K_started_loc_0, void %sw.epilog, void %if.then27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 96 'br' 'br_ln96' <Predicate = (trunc_ln1 == 2 & or_ln91 & tmp_16)> <Delay = 0.48>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 97 'bitselect' 'tmp_1' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%xor_ln80 = xor i1 %tmp_1, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 98 'xor' 'xor_ln80' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln80 = or i1 %Q_started_loc_0, i1 %xor_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 99 'or' 'or_ln80' <Predicate = (trunc_ln1 == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %or_ln80, void %if.then9, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 100 'br' 'br_ln80' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 101 'bitselect' 'tmp_14' <Predicate = (trunc_ln1 == 1 & or_ln80)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%br_ln85 = br i1 %tmp_14, void %sw.epilog, void %land.lhs.true13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 102 'br' 'br_ln85' <Predicate = (trunc_ln1 == 1 & or_ln80)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%br_ln85 = br i1 %Q_started_loc_0, void %sw.epilog, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 103 'br' 'br_ln85' <Predicate = (trunc_ln1 == 1 & or_ln80 & tmp_14)> <Delay = 0.48>
ST_3 : Operation 104 [1/1] (0.48ns)   --->   "%br_ln64 = br i1 %start_read, void %sw.epilog, void %if.then3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:64]   --->   Operation 104 'br' 'br_ln64' <Predicate = (trunc_ln1 == 0)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.17>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 105 'partselect' 'tmp_12' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 106 'trunc' 'trunc_ln168' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_12, i8 14, i32 %trunc_ln168" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 107 'bitconcatenate' 'or_ln5' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.49ns)   --->   "%shl_ln168 = shl i52 %or_ln5, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 108 'shl' 'shl_ln168' <Predicate = (trunc_ln1 == 13)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln168 = store i52 %shl_ln168, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 109 'store' 'store_ln168' <Predicate = (trunc_ln1 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 110 [1/1] (0.48ns)   --->   "%br_ln169 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 110 'br' 'br_ln169' <Predicate = (trunc_ln1 == 13)> <Delay = 0.48>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:159]   --->   Operation 111 'bitselect' 'tmp_27' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:159]   --->   Operation 112 'trunc' 'trunc_ln159' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_27, i9 15, i42 %trunc_ln159" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 113 'bitconcatenate' 'or_ln14' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.49ns)   --->   "%shl_ln160 = shl i52 %or_ln14, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 114 'shl' 'shl_ln160' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln160 = store i52 %shl_ln160, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 115 'store' 'store_ln160' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 116 [1/1] (0.48ns)   --->   "%br_ln162 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 116 'br' 'br_ln162' <Predicate = (trunc_ln1 == 12 & !or_ln158)> <Delay = 0.48>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 117 'partselect' 'tmp_34' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 118 'trunc' 'trunc_ln163' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_34, i8 13, i32 %trunc_ln163" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 119 'bitconcatenate' 'or_ln21' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.49ns)   --->   "%shl_ln163 = shl i52 %or_ln21, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 120 'shl' 'shl_ln163' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln163 = store i52 %shl_ln163, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 121 'store' 'store_ln163' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 122 [1/1] (0.48ns)   --->   "%br_ln165 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 122 'br' 'br_ln165' <Predicate = (trunc_ln1 == 12 & or_ln158 & att_value_started_loc_0 & tmp_26)> <Delay = 0.48>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 123 'bitselect' 'tmp_25' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 124 'trunc' 'trunc_ln149' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_25, i9 13, i42 %trunc_ln149" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:150]   --->   Operation 125 'bitconcatenate' 'or_ln13' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.49ns)   --->   "%shl_ln150 = shl i52 %or_ln13, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:150]   --->   Operation 126 'shl' 'shl_ln150' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln150 = store i52 %shl_ln150, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:150]   --->   Operation 127 'store' 'store_ln150' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 128 [1/1] (0.48ns)   --->   "%br_ln152 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 128 'br' 'br_ln152' <Predicate = (trunc_ln1 == 11 & !or_ln148)> <Delay = 0.48>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 129 'partselect' 'tmp_33' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 130 'trunc' 'trunc_ln153' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_33, i8 12, i32 %trunc_ln153" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 131 'bitconcatenate' 'or_ln20' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.49ns)   --->   "%shl_ln153 = shl i52 %or_ln20, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 132 'shl' 'shl_ln153' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln153 = store i52 %shl_ln153, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 133 'store' 'store_ln153' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 134 [1/1] (0.48ns)   --->   "%br_ln155 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:155]   --->   Operation 134 'br' 'br_ln155' <Predicate = (trunc_ln1 == 11 & or_ln148 & softmax_started_loc_0 & tmp_24)> <Delay = 0.48>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 135 'bitselect' 'tmp_23' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 136 'trunc' 'trunc_ln139' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_23, i9 11, i42 %trunc_ln139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140]   --->   Operation 137 'bitconcatenate' 'or_ln12' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.49ns)   --->   "%shl_ln140 = shl i52 %or_ln12, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140]   --->   Operation 138 'shl' 'shl_ln140' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln140 = store i52 %shl_ln140, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140]   --->   Operation 139 'store' 'store_ln140' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 140 [1/1] (0.48ns)   --->   "%br_ln142 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 140 'br' 'br_ln142' <Predicate = (trunc_ln1 == 10 & !or_ln138)> <Delay = 0.48>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 141 'partselect' 'tmp_32' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 142 'trunc' 'trunc_ln143' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_32, i8 11, i32 %trunc_ln143" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 143 'bitconcatenate' 'or_ln19' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.49ns)   --->   "%shl_ln143 = shl i52 %or_ln19, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 144 'shl' 'shl_ln143' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln143 = store i52 %shl_ln143, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 145 'store' 'store_ln143' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln145 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 146 'br' 'br_ln145' <Predicate = (trunc_ln1 == 10 & or_ln138 & val_scale_started_loc_0 & tmp_22)> <Delay = 0.48>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 147 'bitselect' 'tmp_21' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 148 'trunc' 'trunc_ln129' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_21, i9 9, i42 %trunc_ln129" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 149 'bitconcatenate' 'or_ln11' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.49ns)   --->   "%shl_ln130 = shl i52 %or_ln11, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 150 'shl' 'shl_ln130' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln130 = store i52 %shl_ln130, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 151 'store' 'store_ln130' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 152 [1/1] (0.48ns)   --->   "%br_ln132 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 152 'br' 'br_ln132' <Predicate = (trunc_ln1 == 9 & !or_ln128)> <Delay = 0.48>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 153 'partselect' 'tmp_31' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 154 'trunc' 'trunc_ln133' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_31, i8 10, i32 %trunc_ln133" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 155 'bitconcatenate' 'or_ln18' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.49ns)   --->   "%shl_ln133 = shl i52 %or_ln18, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 156 'shl' 'shl_ln133' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln133 = store i52 %shl_ln133, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 157 'store' 'store_ln133' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 158 [1/1] (0.48ns)   --->   "%br_ln135 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 158 'br' 'br_ln135' <Predicate = (trunc_ln1 == 9 & or_ln128 & att_scores_started_loc_0 & tmp_20)> <Delay = 0.48>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 159 'partselect' 'tmp_5' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 160 'trunc' 'trunc_ln125' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_5, i8 9, i32 %trunc_ln125" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 161 'bitconcatenate' 'or_ln4' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.49ns)   --->   "%shl_ln125 = shl i52 %or_ln4, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 162 'shl' 'shl_ln125' <Predicate = (trunc_ln1 == 8)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln125 = store i52 %shl_ln125, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 163 'store' 'store_ln125' <Predicate = (trunc_ln1 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 164 [1/1] (0.48ns)   --->   "%br_ln126 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 164 'br' 'br_ln126' <Predicate = (trunc_ln1 == 8)> <Delay = 0.48>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 165 'partselect' 'tmp_s' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 166 'trunc' 'trunc_ln122' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_s, i8 8, i32 %trunc_ln122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 167 'bitconcatenate' 'or_ln3' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.49ns)   --->   "%shl_ln122 = shl i52 %or_ln3, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 168 'shl' 'shl_ln122' <Predicate = (trunc_ln1 == 7)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln122 = store i52 %shl_ln122, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 169 'store' 'store_ln122' <Predicate = (trunc_ln1 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 170 [1/1] (0.48ns)   --->   "%br_ln123 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 170 'br' 'br_ln123' <Predicate = (trunc_ln1 == 7)> <Delay = 0.48>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 171 'partselect' 'tmp_8' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 172 'trunc' 'trunc_ln119' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_8, i8 7, i32 %trunc_ln119" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 173 'bitconcatenate' 'or_ln2' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.49ns)   --->   "%shl_ln119 = shl i52 %or_ln2, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 174 'shl' 'shl_ln119' <Predicate = (trunc_ln1 == 6)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln119 = store i52 %shl_ln119, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 175 'store' 'store_ln119' <Predicate = (trunc_ln1 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 176 [1/1] (0.48ns)   --->   "%br_ln120 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:120]   --->   Operation 176 'br' 'br_ln120' <Predicate = (trunc_ln1 == 6)> <Delay = 0.48>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 177 'bitselect' 'tmp_19' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 178 'trunc' 'trunc_ln109' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_19, i9 7, i42 %trunc_ln109" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:110]   --->   Operation 179 'bitconcatenate' 'or_ln10' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.49ns)   --->   "%shl_ln110 = shl i52 %or_ln10, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:110]   --->   Operation 180 'shl' 'shl_ln110' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln110 = store i52 %shl_ln110, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:110]   --->   Operation 181 'store' 'store_ln110' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 182 [1/1] (0.48ns)   --->   "%br_ln112 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 182 'br' 'br_ln112' <Predicate = (trunc_ln1 == 5 & !or_ln108)> <Delay = 0.48>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 183 'partselect' 'tmp_30' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 184 'trunc' 'trunc_ln114' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_30, i8 6, i32 %trunc_ln114" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 185 'bitconcatenate' 'or_ln17' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.49ns)   --->   "%shl_ln114 = shl i52 %or_ln17, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 186 'shl' 'shl_ln114' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln114 = store i52 %shl_ln114, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 187 'store' 'store_ln114' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 188 [1/1] (0.48ns)   --->   "%br_ln116 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116]   --->   Operation 188 'br' 'br_ln116' <Predicate = (trunc_ln1 == 5 & or_ln108 & V_started_loc_0 & tmp_18)> <Delay = 0.48>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 189 'partselect' 'tmp_6' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 190 'trunc' 'trunc_ln105' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_6, i8 5, i32 %trunc_ln105" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 191 'bitconcatenate' 'or_ln1' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.49ns)   --->   "%shl_ln105 = shl i52 %or_ln1, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 192 'shl' 'shl_ln105' <Predicate = (trunc_ln1 == 4)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln105 = store i52 %shl_ln105, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 193 'store' 'store_ln105' <Predicate = (trunc_ln1 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 194 [1/1] (0.48ns)   --->   "%br_ln106 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 194 'br' 'br_ln106' <Predicate = (trunc_ln1 == 4)> <Delay = 0.48>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 195 'partselect' 'tmp_4' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 196 'trunc' 'trunc_ln102' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_4, i8 4, i32 %trunc_ln102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 197 'bitconcatenate' 'or_ln' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.49ns)   --->   "%shl_ln102 = shl i52 %or_ln, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 198 'shl' 'shl_ln102' <Predicate = (trunc_ln1 == 3)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln102 = store i52 %shl_ln102, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 199 'store' 'store_ln102' <Predicate = (trunc_ln1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 200 [1/1] (0.48ns)   --->   "%br_ln103 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 200 'br' 'br_ln103' <Predicate = (trunc_ln1 == 3)> <Delay = 0.48>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 201 'bitselect' 'tmp_17' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 202 'trunc' 'trunc_ln92' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_17, i9 5, i42 %trunc_ln92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:93]   --->   Operation 203 'bitconcatenate' 'or_ln9' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.49ns)   --->   "%shl_ln93 = shl i52 %or_ln9, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:93]   --->   Operation 204 'shl' 'shl_ln93' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln93 = store i52 %shl_ln93, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:93]   --->   Operation 205 'store' 'store_ln93' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 206 [1/1] (0.48ns)   --->   "%br_ln95 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 206 'br' 'br_ln95' <Predicate = (trunc_ln1 == 2 & !or_ln91)> <Delay = 0.48>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 207 'partselect' 'tmp_29' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 208 'trunc' 'trunc_ln97' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_29, i8 3, i32 %trunc_ln97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 209 'bitconcatenate' 'or_ln16' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.49ns)   --->   "%shl_ln97 = shl i52 %or_ln16, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 210 'shl' 'shl_ln97' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln97 = store i52 %shl_ln97, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 211 'store' 'store_ln97' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 212 [1/1] (0.48ns)   --->   "%br_ln99 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 212 'br' 'br_ln99' <Predicate = (trunc_ln1 == 2 & or_ln91 & K_started_loc_0 & tmp_16)> <Delay = 0.48>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:81]   --->   Operation 213 'bitselect' 'tmp_15' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:81]   --->   Operation 214 'trunc' 'trunc_ln81' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i9.i42, i1 %tmp_15, i9 3, i42 %trunc_ln81" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 215 'bitconcatenate' 'or_ln8' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.49ns)   --->   "%shl_ln82 = shl i52 %or_ln8, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 216 'shl' 'shl_ln82' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln82 = store i52 %shl_ln82, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 217 'store' 'store_ln82' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 218 [1/1] (0.48ns)   --->   "%br_ln84 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:84]   --->   Operation 218 'br' 'br_ln84' <Predicate = (trunc_ln1 == 1 & !or_ln80)> <Delay = 0.48>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i12 @_ssdm_op_PartSelect.i12.i52.i32.i32, i52 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 219 'partselect' 'tmp_28' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 220 'trunc' 'trunc_ln86' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %tmp_28, i8 2, i32 %trunc_ln86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 221 'bitconcatenate' 'or_ln15' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (1.49ns)   --->   "%shl_ln86 = shl i52 %or_ln15, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 222 'shl' 'shl_ln86' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln86 = store i52 %shl_ln86, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 223 'store' 'store_ln86' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 224 [1/1] (0.48ns)   --->   "%br_ln88 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 224 'br' 'br_ln88' <Predicate = (trunc_ln1 == 1 & or_ln80 & Q_started_loc_0 & tmp_14)> <Delay = 0.48>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i9 @_ssdm_op_PartSelect.i9.i52.i32.i32, i52 %empty, i32 43, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 225 'partselect' 'tmp_13' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i52 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 226 'trunc' 'trunc_ln66' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i9.i11.i32, i9 %tmp_13, i11 1, i32 %trunc_ln66" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:76]   --->   Operation 227 'bitconcatenate' 'or_ln7' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (1.49ns)   --->   "%shl_ln76 = shl i52 %or_ln7, i52 %zext_ln42_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:76]   --->   Operation 228 'shl' 'shl_ln76' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln76 = store i52 %shl_ln76, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:76]   --->   Operation 229 'store' 'store_ln76' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_4 : Operation 230 [1/1] (0.48ns)   --->   "%br_ln77 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:77]   --->   Operation 230 'br' 'br_ln77' <Predicate = (trunc_ln1 == 0 & start_read)> <Delay = 0.48>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%Q_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 1, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 1, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 231 'phi' 'Q_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%Q_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 1, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 232 'phi' 'Q_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%K_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 1, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 1, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 233 'phi' 'K_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%K_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 1, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 234 'phi' 'K_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%V_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 1, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 1, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 235 'phi' 'V_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%V_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 1, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 236 'phi' 'V_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%att_scores_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 1, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 1, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 237 'phi' 'att_scores_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%att_scores_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 1, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 238 'phi' 'att_scores_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%val_scale_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 1, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 1, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 239 'phi' 'val_scale_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%val_scale_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 1, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 240 'phi' 'val_scale_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%softmax_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 %Q_started_flag_0, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 %Q_started_flag_0, void %if.then96, i1 1, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 1, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 241 'phi' 'softmax_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%softmax_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 1, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 242 'phi' 'softmax_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%att_value_started_flag_1 = phi i1 %Q_started_flag_0, void %if.end2, i1 %Q_started_flag_0, void %sw.bb106, i1 1, void %if.then102, i1 %Q_started_flag_0, void %land.lhs.true101, i1 %Q_started_flag_0, void %if.else99, i1 1, void %if.then96, i1 %Q_started_flag_0, void %if.then89, i1 %Q_started_flag_0, void %land.lhs.true88, i1 %Q_started_flag_0, void %if.else86, i1 %Q_started_flag_0, void %if.then83, i1 %Q_started_flag_0, void %if.then76, i1 %Q_started_flag_0, void %land.lhs.true75, i1 %Q_started_flag_0, void %if.else73, i1 %Q_started_flag_0, void %if.then70, i1 %Q_started_flag_0, void %if.then63, i1 %Q_started_flag_0, void %land.lhs.true62, i1 %Q_started_flag_0, void %if.else60, i1 %Q_started_flag_0, void %if.then57, i1 %Q_started_flag_0, void %sw.bb52, i1 %Q_started_flag_0, void %sw.bb50, i1 %Q_started_flag_0, void %sw.bb48, i1 %Q_started_flag_0, void %if.then44, i1 %Q_started_flag_0, void %land.lhs.true43, i1 %Q_started_flag_0, void %if.else41, i1 %Q_started_flag_0, void %if.then38, i1 %Q_started_flag_0, void %sw.bb33, i1 %Q_started_flag_0, void %sw.bb31, i1 %Q_started_flag_0, void %if.then27, i1 %Q_started_flag_0, void %land.lhs.true26, i1 %Q_started_flag_0, void %if.else24, i1 %Q_started_flag_0, void %if.then21, i1 %Q_started_flag_0, void %if.then14, i1 %Q_started_flag_0, void %land.lhs.true13, i1 %Q_started_flag_0, void %if.else, i1 %Q_started_flag_0, void %if.then9, i1 1, void %if.then3, i1 %Q_started_flag_0, void %sw.bb"   --->   Operation 243 'phi' 'att_value_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%att_value_started_new_1 = phi i1 0, void %if.end2, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 1, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 244 'phi' 'att_value_started_new_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node finished)   --->   "%empty_13 = phi i8 %trunc_ln1, void %if.end2, i8 14, void %sw.bb106, i8 13, void %if.then102, i8 12, void %land.lhs.true101, i8 12, void %if.else99, i8 12, void %if.then96, i8 12, void %if.then89, i8 11, void %land.lhs.true88, i8 11, void %if.else86, i8 11, void %if.then83, i8 11, void %if.then76, i8 10, void %land.lhs.true75, i8 10, void %if.else73, i8 10, void %if.then70, i8 10, void %if.then63, i8 9, void %land.lhs.true62, i8 9, void %if.else60, i8 9, void %if.then57, i8 9, void %sw.bb52, i8 8, void %sw.bb50, i8 7, void %sw.bb48, i8 6, void %if.then44, i8 5, void %land.lhs.true43, i8 5, void %if.else41, i8 5, void %if.then38, i8 5, void %sw.bb33, i8 4, void %sw.bb31, i8 3, void %if.then27, i8 2, void %land.lhs.true26, i8 2, void %if.else24, i8 2, void %if.then21, i8 2, void %if.then14, i8 1, void %land.lhs.true13, i8 1, void %if.else, i8 1, void %if.then9, i8 1, void %if.then3, i8 0, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 245 'phi' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.76ns) (out node of the LUT)   --->   "%finished = icmp_eq  i8 %empty_13, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 246 'icmp' 'finished' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %att_value_started_flag_1, void %sw.epilog.new12, void %mergeST11"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %att_value_started_new_1, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 248 'store' 'store_ln58' <Predicate = (att_value_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new12"   --->   Operation 249 'br' 'br_ln0' <Predicate = (att_value_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %softmax_started_flag_1, void %sw.epilog.new10, void %mergeST9"   --->   Operation 250 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln57 = store i1 %softmax_started_new_1, i1 %softmax_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 251 'store' 'store_ln57' <Predicate = (softmax_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new10"   --->   Operation 252 'br' 'br_ln0' <Predicate = (softmax_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %val_scale_started_flag_1, void %sw.epilog.new8, void %mergeST7"   --->   Operation 253 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 %val_scale_started_new_1, i1 %val_scale_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 254 'store' 'store_ln56' <Predicate = (val_scale_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new8"   --->   Operation 255 'br' 'br_ln0' <Predicate = (val_scale_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %att_scores_started_flag_1, void %sw.epilog.new6, void %mergeST5"   --->   Operation 256 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln55 = store i1 %att_scores_started_new_1, i1 %att_scores_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 257 'store' 'store_ln55' <Predicate = (att_scores_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new6"   --->   Operation 258 'br' 'br_ln0' <Predicate = (att_scores_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %V_started_flag_1, void %sw.epilog.new4, void %mergeST3"   --->   Operation 259 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln54 = store i1 %V_started_new_1, i1 %V_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:54]   --->   Operation 260 'store' 'store_ln54' <Predicate = (V_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new4"   --->   Operation 261 'br' 'br_ln0' <Predicate = (V_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %K_started_flag_1, void %sw.epilog.new2, void %mergeST1"   --->   Operation 262 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln53 = store i1 %K_started_new_1, i1 %K_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 263 'store' 'store_ln53' <Predicate = (K_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 264 'br' 'br_ln0' <Predicate = (K_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %Q_started_flag_1, void %sw.epilog.new, void %mergeST"   --->   Operation 265 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %Q_started_new_1, i1 %Q_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:52]   --->   Operation 266 'store' 'store_ln52' <Predicate = (Q_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new"   --->   Operation 267 'br' 'br_ln0' <Predicate = (Q_started_flag_1)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln176 = ret i1 %finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:176]   --->   Operation 268 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	wire read operation ('ctx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) on port 'ctx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) [15]  (0.000 ns)
	'getelementptr' operation 2 bit ('head_ctx_ref_addr', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42) [25]  (0.000 ns)
	'load' operation 52 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42) on array 'head_ctx_ref' [26]  (0.677 ns)

 <State 2>: 4.352ns
The critical path consists of the following:
	'load' operation 52 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42) on array 'head_ctx_ref' [26]  (0.677 ns)
	'lshr' operation 52 bit ('lshr_ln42', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42) [30]  (1.499 ns)
	'shl' operation 52 bit ('shl_ln43', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43) [34]  (1.499 ns)
	'store' operation 0 bit ('store_ln43', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43) of variable 'shl_ln43', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43 on array 'head_ctx_ref' [35]  (0.677 ns)

 <State 3>: 2.176ns
The critical path consists of the following:
	'shl' operation 52 bit ('shl_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) [48]  (1.499 ns)
	'store' operation 0 bit ('store_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) of variable 'shl_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47 on array 'head_ctx_ref' [49]  (0.677 ns)

 <State 4>: 2.176ns
The critical path consists of the following:
	'shl' operation 52 bit ('shl_ln97', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97) [246]  (1.499 ns)
	'store' operation 0 bit ('store_ln97', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97) of variable 'shl_ln97', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97 on array 'head_ctx_ref' [247]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
