D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\glib_gbt_example_design.ngc 1468569869
../../../../../dtc_fe_gbt/dtc_3.0/cicbram.ngc 1462442873
../../../../../dtc_fe_gbt/dtc_3.0/dtc_buff.ngc 1462443063
ipcore_dir/dtcfetop_chipscope_ila.ngc 1466879477
../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc 1468331674
ipcore_dir/Txbram.ngc 1466831410
../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc 1464790791
ipcore_dir/Rxbram.ngc 1466831627
../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc 1468501138
OK
