var group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ac9ba863c5215ba3668d3641b36406db0", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#aafe5c219ad2f6e8cd17353f60090e3bb", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga31d6f7ee40a5f7ce938097059851f4ed", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga06d2817d066ad818cb749088d5d6a475", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga74cc8272fbae376c2715c4df6cb776a1", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga4204bd360bb27763c2413ad224ce5658", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga4b727ad16c9a8500a99aa1d1e4160cc7", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga892cf8da723e5a8616c5f057aba16739", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gaf0b18712205b7c05865fdb2aa0fea285", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga62dc7b46f9f55b78924a635c5ede982b", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga8438a0bc54ef916e6fd79957c4c83bc0", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga9c114c20b673f38684fc7e10f3e16ab6", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga98c5dccf3e7dd72af81fdd3a8e0d8850", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga6939815750aa53750ca931541dfe8f4b", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gad9d8ea0f3894c82ebbd3ea8e31ef10bf", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gabdb7943a7a9200ada25aa2111cc200e3", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gac8881103de2c6fa365b65b89c67df16c", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga787bf3737ff2cfff86bd52ee215678a6", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga4e5c9a919c1ecc3c639f02112c9ee352", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gabf99a2897ae0bc6d67642ebe4a7c47c0", null ],
    [ "ALT_PINMUX_FPGA_EMAC1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga6597ae8a234c199fe28e4c4ecf7b2e33", null ]
];