//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.09
//Created Time: Fri Mar 10 15:01:14 2023

`timescale 100 ps/100 ps
module Gowin_PicoRV32_Top(
	ser_rx,
	jtag_TDI,
	jtag_TCK,
	jtag_TMS,
	clk_in,
	resetn_in,
	ser_tx,
	jtag_TDO
);
input ser_rx;
input jtag_TDI;
input jtag_TCK;
input jtag_TMS;
input clk_in;
input resetn_in;
output ser_tx;
output jtag_TDO;
wire GND;
wire VCC;
wire [0:0] cleardebint_r;
wire clk_in;
wire clk_in_d;
wire [2:0] cmt_dcause_Z;
wire cmt_dcause_ena_Z;
wire [31:1] cmt_dpc_Z;
wire cmt_dpc_ena;
wire dbg_irq;
wire dbg_mode_Z;
wire dbg_step_r;
wire [8:6] dcsr_r;
wire [3:3] dcsr_r_30;
wire [12:12] dcsr_r_31;
wire [5:5] dcsr_r_32;
wire [31:1] dpc_r;
wire [31:0] dscratch_r;
wire [31:0] dtcm_rdata;
wire dtcm_ready;
wire dtcm_valid;
wire [4:4] irq_reg;
wire [4:4] irq_reg_1;
wire [4:4] irq_reg_2;
wire [31:0] itcm_rdata;
wire itcm_ready;
wire itcm_valid;
wire itcm_valid_6;
wire itcm_valid_7;
wire itcm_valid_9;
wire jtag_TCK;
wire jtag_TCK_d;
wire jtag_TDI;
wire jtag_TDI_d;
wire jtag_TDO;
wire jtag_TDO_d;
wire jtag_TMS;
wire jtag_TMS_d;
wire [31:2] mem_addr_Z;
wire [31:16] mem_rdata;
wire mem_rdata_16_4;
wire mem_rdata_16_6;
wire mem_rdata_16_8;
wire mem_rdata_17_10;
wire mem_rdata_17_12;
wire mem_rdata_17_14;
wire mem_rdata_17_5;
wire mem_rdata_17_7;
wire mem_rdata_17_8;
wire mem_rdata_17_9;
wire mem_rdata_18_4;
wire mem_rdata_18_5;
wire mem_rdata_18_6;
wire mem_rdata_18_7;
wire mem_rdata_18_8;
wire mem_rdata_19_4;
wire mem_rdata_19_5;
wire mem_rdata_19_6;
wire mem_rdata_19_7;
wire mem_rdata_19_8;
wire mem_rdata_19_9;
wire mem_rdata_20_4;
wire mem_rdata_20_5;
wire mem_rdata_20_6;
wire mem_rdata_20_7;
wire mem_rdata_20_8;
wire mem_rdata_21_10;
wire mem_rdata_21_12;
wire mem_rdata_21_5;
wire mem_rdata_21_6;
wire mem_rdata_21_7;
wire mem_rdata_21_8;
wire mem_rdata_21_9;
wire mem_rdata_22_10;
wire mem_rdata_22_11;
wire mem_rdata_22_12;
wire mem_rdata_22_13;
wire mem_rdata_22_4;
wire mem_rdata_22_5;
wire mem_rdata_22_6;
wire mem_rdata_22_7;
wire mem_rdata_22_8;
wire mem_rdata_22_9;
wire mem_rdata_23_10;
wire mem_rdata_23_4;
wire mem_rdata_23_5;
wire mem_rdata_23_6;
wire mem_rdata_23_7;
wire mem_rdata_23_8;
wire mem_rdata_23_9;
wire mem_rdata_24_10;
wire mem_rdata_24_4;
wire mem_rdata_24_5;
wire mem_rdata_24_6;
wire mem_rdata_24_7;
wire mem_rdata_24_8;
wire mem_rdata_24_9;
wire mem_rdata_25_10;
wire mem_rdata_25_4;
wire mem_rdata_25_5;
wire mem_rdata_25_6;
wire mem_rdata_25_7;
wire mem_rdata_25_8;
wire mem_rdata_25_9;
wire mem_rdata_26_4;
wire mem_rdata_26_5;
wire mem_rdata_26_6;
wire mem_rdata_26_7;
wire mem_rdata_26_8;
wire mem_rdata_27_10;
wire mem_rdata_27_11;
wire mem_rdata_27_12;
wire mem_rdata_27_14;
wire mem_rdata_27_4;
wire mem_rdata_27_6;
wire mem_rdata_27_7;
wire mem_rdata_27_8;
wire mem_rdata_27_9;
wire mem_rdata_28_10;
wire mem_rdata_28_12;
wire mem_rdata_28_4;
wire mem_rdata_28_5;
wire mem_rdata_28_6;
wire mem_rdata_28_7;
wire mem_rdata_28_8;
wire mem_rdata_29_10;
wire mem_rdata_29_11;
wire mem_rdata_29_12;
wire mem_rdata_29_4;
wire mem_rdata_29_5;
wire mem_rdata_29_6;
wire mem_rdata_29_7;
wire mem_rdata_29_8;
wire mem_rdata_29_9;
wire mem_rdata_30_10;
wire mem_rdata_30_11;
wire mem_rdata_30_12;
wire mem_rdata_30_14;
wire mem_rdata_30_15;
wire mem_rdata_30_16;
wire mem_rdata_30_17;
wire mem_rdata_30_18;
wire mem_rdata_30_19;
wire mem_rdata_30_20;
wire mem_rdata_30_21;
wire mem_rdata_30_22;
wire mem_rdata_30_24;
wire mem_rdata_30_4;
wire mem_rdata_30_5;
wire mem_rdata_30_6;
wire mem_rdata_30_7;
wire mem_rdata_30_8;
wire mem_rdata_30_9;
wire mem_rdata_31_4;
wire mem_rdata_31_5;
wire mem_rdata_31_6;
wire mem_rdata_31_7;
wire mem_rdata_31_8;
wire mem_rdata_31_9;
wire mem_valid_Z;
wire [31:0] mem_wdata_Z;
wire [3:0] mem_wstrb_Z;
wire memory_0_13;
wire n1134_7;
wire n1135_7;
wire n1136_7;
wire n1137_7;
wire n41_5;
wire n519_5;
wire [31:0] ram_dout;
wire [7:0] recv_buf_data;
wire recv_buf_valid;
wire recv_buf_valid_10;
wire recv_buf_valid_9;
wire resetn_in;
wire resetn_in_d;
wire [15:0] rstdly;
wire send_dummy;
wire send_dummy_9;
wire send_pattern_8_9;
wire ser_rx;
wire ser_rx_d;
wire ser_tx;
wire ser_tx_d;
wire [0:0] sethaltnot_r;
wire [31:0] simpleuart_reg_div_do;
wire vld_set_4;
wire vld_set_6;
wire wr_cleardebint_ena_4;
wire wr_cleardebint_ena_6;
wire wr_cleardebint_ena_7;
wire [31:0] wr_csr_nxt;
wire wr_dcsr_ena_Z;
wire wr_dpc_ena_Z;
wire wr_dscratch_ena_Z;
wire \core/n11918_123 ;
wire \core/n11918_124 ;
wire \core/n11918_125 ;
wire \core/n11918_126 ;
wire \core/n11918_127 ;
wire \core/n11918_128 ;
wire \core/n11918_129 ;
wire \core/n11918_130 ;
wire \core/n11918_131 ;
wire \core/n11918_132 ;
wire \core/n11918_133 ;
wire \core/n11918_134 ;
wire \core/n11918_135 ;
wire \core/n11918_136 ;
wire \core/n11918_137 ;
wire \core/n11918_138 ;
wire \core/n11918_139 ;
wire \core/n11919_123 ;
wire \core/n11919_124 ;
wire \core/n11919_125 ;
wire \core/n11919_126 ;
wire \core/n11919_127 ;
wire \core/n11919_128 ;
wire \core/n11919_129 ;
wire \core/n11919_130 ;
wire \core/n11919_131 ;
wire \core/n11919_132 ;
wire \core/n11919_133 ;
wire \core/n11919_134 ;
wire \core/n11919_135 ;
wire \core/n11919_136 ;
wire \core/n11919_137 ;
wire \core/n11919_138 ;
wire \core/n11919_139 ;
wire \core/n11920_123 ;
wire \core/n11920_124 ;
wire \core/n11920_125 ;
wire \core/n11920_126 ;
wire \core/n11920_127 ;
wire \core/n11920_128 ;
wire \core/n11920_129 ;
wire \core/n11920_130 ;
wire \core/n11920_131 ;
wire \core/n11920_132 ;
wire \core/n11920_133 ;
wire \core/n11920_134 ;
wire \core/n11920_135 ;
wire \core/n11920_136 ;
wire \core/n11920_137 ;
wire \core/n11920_138 ;
wire \core/n11920_139 ;
wire \core/n11921_123 ;
wire \core/n11921_124 ;
wire \core/n11921_125 ;
wire \core/n11921_126 ;
wire \core/n11921_127 ;
wire \core/n11921_128 ;
wire \core/n11921_129 ;
wire \core/n11921_130 ;
wire \core/n11921_131 ;
wire \core/n11921_132 ;
wire \core/n11921_133 ;
wire \core/n11921_134 ;
wire \core/n11921_135 ;
wire \core/n11921_136 ;
wire \core/n11921_137 ;
wire \core/n11921_138 ;
wire \core/n11921_139 ;
wire \core/n11922_123 ;
wire \core/n11922_124 ;
wire \core/n11922_125 ;
wire \core/n11922_126 ;
wire \core/n11922_127 ;
wire \core/n11922_128 ;
wire \core/n11922_129 ;
wire \core/n11922_130 ;
wire \core/n11922_131 ;
wire \core/n11922_132 ;
wire \core/n11922_133 ;
wire \core/n11922_134 ;
wire \core/n11922_135 ;
wire \core/n11922_136 ;
wire \core/n11922_137 ;
wire \core/n11922_138 ;
wire \core/n11922_139 ;
wire \core/n11923_123 ;
wire \core/n11923_124 ;
wire \core/n11923_125 ;
wire \core/n11923_126 ;
wire \core/n11923_127 ;
wire \core/n11923_128 ;
wire \core/n11923_129 ;
wire \core/n11923_130 ;
wire \core/n11923_131 ;
wire \core/n11923_132 ;
wire \core/n11923_133 ;
wire \core/n11923_134 ;
wire \core/n11923_135 ;
wire \core/n11923_136 ;
wire \core/n11923_137 ;
wire \core/n11923_138 ;
wire \core/n11923_139 ;
wire \core/n11924_123 ;
wire \core/n11924_124 ;
wire \core/n11924_125 ;
wire \core/n11924_126 ;
wire \core/n11924_127 ;
wire \core/n11924_128 ;
wire \core/n11924_129 ;
wire \core/n11924_130 ;
wire \core/n11924_131 ;
wire \core/n11924_132 ;
wire \core/n11924_133 ;
wire \core/n11924_134 ;
wire \core/n11924_135 ;
wire \core/n11924_136 ;
wire \core/n11924_137 ;
wire \core/n11924_138 ;
wire \core/n11924_139 ;
wire \core/n11925_123 ;
wire \core/n11925_124 ;
wire \core/n11925_125 ;
wire \core/n11925_126 ;
wire \core/n11925_127 ;
wire \core/n11925_128 ;
wire \core/n11925_129 ;
wire \core/n11925_130 ;
wire \core/n11925_131 ;
wire \core/n11925_132 ;
wire \core/n11925_133 ;
wire \core/n11925_134 ;
wire \core/n11925_135 ;
wire \core/n11925_136 ;
wire \core/n11925_137 ;
wire \core/n11925_138 ;
wire \core/n11925_139 ;
wire \core/n11926_123 ;
wire \core/n11926_124 ;
wire \core/n11926_125 ;
wire \core/n11926_126 ;
wire \core/n11926_127 ;
wire \core/n11926_128 ;
wire \core/n11926_129 ;
wire \core/n11926_130 ;
wire \core/n11926_131 ;
wire \core/n11926_132 ;
wire \core/n11926_133 ;
wire \core/n11926_134 ;
wire \core/n11926_135 ;
wire \core/n11926_136 ;
wire \core/n11926_137 ;
wire \core/n11926_138 ;
wire \core/n11926_139 ;
wire \core/n11927_123 ;
wire \core/n11927_124 ;
wire \core/n11927_125 ;
wire \core/n11927_126 ;
wire \core/n11927_127 ;
wire \core/n11927_128 ;
wire \core/n11927_129 ;
wire \core/n11927_130 ;
wire \core/n11927_131 ;
wire \core/n11927_132 ;
wire \core/n11927_133 ;
wire \core/n11927_134 ;
wire \core/n11927_135 ;
wire \core/n11927_136 ;
wire \core/n11927_137 ;
wire \core/n11927_138 ;
wire \core/n11927_139 ;
wire \core/n11928_123 ;
wire \core/n11928_124 ;
wire \core/n11928_125 ;
wire \core/n11928_126 ;
wire \core/n11928_127 ;
wire \core/n11928_128 ;
wire \core/n11928_129 ;
wire \core/n11928_130 ;
wire \core/n11928_131 ;
wire \core/n11928_132 ;
wire \core/n11928_133 ;
wire \core/n11928_134 ;
wire \core/n11928_135 ;
wire \core/n11928_136 ;
wire \core/n11928_137 ;
wire \core/n11928_138 ;
wire \core/n11928_139 ;
wire \core/n11929_123 ;
wire \core/n11929_124 ;
wire \core/n11929_125 ;
wire \core/n11929_126 ;
wire \core/n11929_127 ;
wire \core/n11929_128 ;
wire \core/n11929_129 ;
wire \core/n11929_130 ;
wire \core/n11929_131 ;
wire \core/n11929_132 ;
wire \core/n11929_133 ;
wire \core/n11929_134 ;
wire \core/n11929_135 ;
wire \core/n11929_136 ;
wire \core/n11929_137 ;
wire \core/n11929_138 ;
wire \core/n11929_139 ;
wire \core/n11930_123 ;
wire \core/n11930_124 ;
wire \core/n11930_125 ;
wire \core/n11930_126 ;
wire \core/n11930_127 ;
wire \core/n11930_128 ;
wire \core/n11930_129 ;
wire \core/n11930_130 ;
wire \core/n11930_131 ;
wire \core/n11930_132 ;
wire \core/n11930_133 ;
wire \core/n11930_134 ;
wire \core/n11930_135 ;
wire \core/n11930_136 ;
wire \core/n11930_137 ;
wire \core/n11930_138 ;
wire \core/n11930_139 ;
wire \core/n11931_123 ;
wire \core/n11931_124 ;
wire \core/n11931_125 ;
wire \core/n11931_126 ;
wire \core/n11931_127 ;
wire \core/n11931_128 ;
wire \core/n11931_129 ;
wire \core/n11931_130 ;
wire \core/n11931_131 ;
wire \core/n11931_132 ;
wire \core/n11931_133 ;
wire \core/n11931_134 ;
wire \core/n11931_135 ;
wire \core/n11931_136 ;
wire \core/n11931_137 ;
wire \core/n11931_138 ;
wire \core/n11931_139 ;
wire \core/n11932_123 ;
wire \core/n11932_124 ;
wire \core/n11932_125 ;
wire \core/n11932_126 ;
wire \core/n11932_127 ;
wire \core/n11932_128 ;
wire \core/n11932_129 ;
wire \core/n11932_130 ;
wire \core/n11932_131 ;
wire \core/n11932_132 ;
wire \core/n11932_133 ;
wire \core/n11932_134 ;
wire \core/n11932_135 ;
wire \core/n11932_136 ;
wire \core/n11932_137 ;
wire \core/n11932_138 ;
wire \core/n11932_139 ;
wire \core/n11933_123 ;
wire \core/n11933_124 ;
wire \core/n11933_125 ;
wire \core/n11933_126 ;
wire \core/n11933_127 ;
wire \core/n11933_128 ;
wire \core/n11933_129 ;
wire \core/n11933_130 ;
wire \core/n11933_131 ;
wire \core/n11933_132 ;
wire \core/n11933_133 ;
wire \core/n11933_134 ;
wire \core/n11933_135 ;
wire \core/n11933_136 ;
wire \core/n11933_137 ;
wire \core/n11933_138 ;
wire \core/n11933_139 ;
wire \core/n11934_123 ;
wire \core/n11934_124 ;
wire \core/n11934_125 ;
wire \core/n11934_126 ;
wire \core/n11934_127 ;
wire \core/n11934_128 ;
wire \core/n11934_129 ;
wire \core/n11934_130 ;
wire \core/n11934_131 ;
wire \core/n11934_132 ;
wire \core/n11934_133 ;
wire \core/n11934_134 ;
wire \core/n11934_135 ;
wire \core/n11934_136 ;
wire \core/n11934_137 ;
wire \core/n11934_138 ;
wire \core/n11934_139 ;
wire \core/n11935_123 ;
wire \core/n11935_124 ;
wire \core/n11935_125 ;
wire \core/n11935_126 ;
wire \core/n11935_127 ;
wire \core/n11935_128 ;
wire \core/n11935_129 ;
wire \core/n11935_130 ;
wire \core/n11935_131 ;
wire \core/n11935_132 ;
wire \core/n11935_133 ;
wire \core/n11935_134 ;
wire \core/n11935_135 ;
wire \core/n11935_136 ;
wire \core/n11935_137 ;
wire \core/n11935_138 ;
wire \core/n11935_139 ;
wire \core/n11936_123 ;
wire \core/n11936_124 ;
wire \core/n11936_125 ;
wire \core/n11936_126 ;
wire \core/n11936_127 ;
wire \core/n11936_128 ;
wire \core/n11936_129 ;
wire \core/n11936_130 ;
wire \core/n11936_131 ;
wire \core/n11936_132 ;
wire \core/n11936_133 ;
wire \core/n11936_134 ;
wire \core/n11936_135 ;
wire \core/n11936_136 ;
wire \core/n11936_137 ;
wire \core/n11936_138 ;
wire \core/n11936_139 ;
wire \core/n11937_123 ;
wire \core/n11937_124 ;
wire \core/n11937_125 ;
wire \core/n11937_126 ;
wire \core/n11937_127 ;
wire \core/n11937_128 ;
wire \core/n11937_129 ;
wire \core/n11937_130 ;
wire \core/n11937_131 ;
wire \core/n11937_132 ;
wire \core/n11937_133 ;
wire \core/n11937_134 ;
wire \core/n11937_135 ;
wire \core/n11937_136 ;
wire \core/n11937_137 ;
wire \core/n11937_138 ;
wire \core/n11937_139 ;
wire \core/n11938_123 ;
wire \core/n11938_124 ;
wire \core/n11938_125 ;
wire \core/n11938_126 ;
wire \core/n11938_127 ;
wire \core/n11938_128 ;
wire \core/n11938_129 ;
wire \core/n11938_130 ;
wire \core/n11938_131 ;
wire \core/n11938_132 ;
wire \core/n11938_133 ;
wire \core/n11938_134 ;
wire \core/n11938_135 ;
wire \core/n11938_136 ;
wire \core/n11938_137 ;
wire \core/n11938_138 ;
wire \core/n11938_139 ;
wire \core/n11939_123 ;
wire \core/n11939_124 ;
wire \core/n11939_125 ;
wire \core/n11939_126 ;
wire \core/n11939_127 ;
wire \core/n11939_128 ;
wire \core/n11939_129 ;
wire \core/n11939_130 ;
wire \core/n11939_131 ;
wire \core/n11939_132 ;
wire \core/n11939_133 ;
wire \core/n11939_134 ;
wire \core/n11939_135 ;
wire \core/n11939_136 ;
wire \core/n11939_137 ;
wire \core/n11939_138 ;
wire \core/n11939_139 ;
wire \core/n11940_123 ;
wire \core/n11940_124 ;
wire \core/n11940_125 ;
wire \core/n11940_126 ;
wire \core/n11940_127 ;
wire \core/n11940_128 ;
wire \core/n11940_129 ;
wire \core/n11940_130 ;
wire \core/n11940_131 ;
wire \core/n11940_132 ;
wire \core/n11940_133 ;
wire \core/n11940_134 ;
wire \core/n11940_135 ;
wire \core/n11940_136 ;
wire \core/n11940_137 ;
wire \core/n11940_138 ;
wire \core/n11940_139 ;
wire \core/n11941_123 ;
wire \core/n11941_124 ;
wire \core/n11941_125 ;
wire \core/n11941_126 ;
wire \core/n11941_127 ;
wire \core/n11941_128 ;
wire \core/n11941_129 ;
wire \core/n11941_130 ;
wire \core/n11941_131 ;
wire \core/n11941_132 ;
wire \core/n11941_133 ;
wire \core/n11941_134 ;
wire \core/n11941_135 ;
wire \core/n11941_136 ;
wire \core/n11941_137 ;
wire \core/n11941_138 ;
wire \core/n11941_139 ;
wire \core/n11942_123 ;
wire \core/n11942_124 ;
wire \core/n11942_125 ;
wire \core/n11942_126 ;
wire \core/n11942_127 ;
wire \core/n11942_128 ;
wire \core/n11942_129 ;
wire \core/n11942_130 ;
wire \core/n11942_131 ;
wire \core/n11942_132 ;
wire \core/n11942_133 ;
wire \core/n11942_134 ;
wire \core/n11942_135 ;
wire \core/n11942_136 ;
wire \core/n11942_137 ;
wire \core/n11942_138 ;
wire \core/n11942_139 ;
wire \core/n11943_123 ;
wire \core/n11943_124 ;
wire \core/n11943_125 ;
wire \core/n11943_126 ;
wire \core/n11943_127 ;
wire \core/n11943_128 ;
wire \core/n11943_129 ;
wire \core/n11943_130 ;
wire \core/n11943_131 ;
wire \core/n11943_132 ;
wire \core/n11943_133 ;
wire \core/n11943_134 ;
wire \core/n11943_135 ;
wire \core/n11943_136 ;
wire \core/n11943_137 ;
wire \core/n11943_138 ;
wire \core/n11943_139 ;
wire \core/n11944_123 ;
wire \core/n11944_124 ;
wire \core/n11944_125 ;
wire \core/n11944_126 ;
wire \core/n11944_127 ;
wire \core/n11944_128 ;
wire \core/n11944_129 ;
wire \core/n11944_130 ;
wire \core/n11944_131 ;
wire \core/n11944_132 ;
wire \core/n11944_133 ;
wire \core/n11944_134 ;
wire \core/n11944_135 ;
wire \core/n11944_136 ;
wire \core/n11944_137 ;
wire \core/n11944_138 ;
wire \core/n11944_139 ;
wire \core/n11945_123 ;
wire \core/n11945_124 ;
wire \core/n11945_125 ;
wire \core/n11945_126 ;
wire \core/n11945_127 ;
wire \core/n11945_128 ;
wire \core/n11945_129 ;
wire \core/n11945_130 ;
wire \core/n11945_131 ;
wire \core/n11945_132 ;
wire \core/n11945_133 ;
wire \core/n11945_134 ;
wire \core/n11945_135 ;
wire \core/n11945_136 ;
wire \core/n11945_137 ;
wire \core/n11945_138 ;
wire \core/n11945_139 ;
wire \core/n11946_123 ;
wire \core/n11946_124 ;
wire \core/n11946_125 ;
wire \core/n11946_126 ;
wire \core/n11946_127 ;
wire \core/n11946_128 ;
wire \core/n11946_129 ;
wire \core/n11946_130 ;
wire \core/n11946_131 ;
wire \core/n11946_132 ;
wire \core/n11946_133 ;
wire \core/n11946_134 ;
wire \core/n11946_135 ;
wire \core/n11946_136 ;
wire \core/n11946_137 ;
wire \core/n11946_138 ;
wire \core/n11946_139 ;
wire \core/n11947_123 ;
wire \core/n11947_124 ;
wire \core/n11947_125 ;
wire \core/n11947_126 ;
wire \core/n11947_127 ;
wire \core/n11947_128 ;
wire \core/n11947_129 ;
wire \core/n11947_130 ;
wire \core/n11947_131 ;
wire \core/n11947_132 ;
wire \core/n11947_133 ;
wire \core/n11947_134 ;
wire \core/n11947_135 ;
wire \core/n11947_136 ;
wire \core/n11947_137 ;
wire \core/n11947_138 ;
wire \core/n11947_139 ;
wire \core/n11948_123 ;
wire \core/n11948_124 ;
wire \core/n11948_125 ;
wire \core/n11948_126 ;
wire \core/n11948_127 ;
wire \core/n11948_128 ;
wire \core/n11948_129 ;
wire \core/n11948_130 ;
wire \core/n11948_131 ;
wire \core/n11948_132 ;
wire \core/n11948_133 ;
wire \core/n11948_134 ;
wire \core/n11948_135 ;
wire \core/n11948_136 ;
wire \core/n11948_137 ;
wire \core/n11948_138 ;
wire \core/n11948_139 ;
wire \core/n11949_123 ;
wire \core/n11949_124 ;
wire \core/n11949_125 ;
wire \core/n11949_126 ;
wire \core/n11949_127 ;
wire \core/n11949_128 ;
wire \core/n11949_129 ;
wire \core/n11949_130 ;
wire \core/n11949_131 ;
wire \core/n11949_132 ;
wire \core/n11949_133 ;
wire \core/n11949_134 ;
wire \core/n11949_135 ;
wire \core/n11949_136 ;
wire \core/n11949_137 ;
wire \core/n11949_138 ;
wire \core/n11949_139 ;
wire \core/mem_la_firstword ;
wire \core/mem_xfer ;
wire \core/n1742_3 ;
wire \core/n19690_3 ;
wire \core/n1860_3 ;
wire \core/n1861_3 ;
wire \core/n1862_3 ;
wire \core/n1863_3 ;
wire \core/n1864_3 ;
wire \core/n1952_7 ;
wire \core/n2203_3 ;
wire \core/n2204_3 ;
wire \core/n2205_3 ;
wire \core/n2206_3 ;
wire \core/n2207_3 ;
wire \core/n2208_3 ;
wire \core/n2209_3 ;
wire \core/n2210_3 ;
wire \core/n2211_3 ;
wire \core/n2212_3 ;
wire \core/n2213_3 ;
wire \core/n2214_3 ;
wire \core/n2220_3 ;
wire \core/n2221_3 ;
wire \core/n2222_3 ;
wire \core/n2226_5 ;
wire \core/n2227_5 ;
wire \core/n2314_3 ;
wire \core/n2315_3 ;
wire \core/n2316_3 ;
wire \core/n2317_3 ;
wire \core/n2421_3 ;
wire \core/n19817_3 ;
wire \core/n5300_3 ;
wire \core/n5301_3 ;
wire \core/n5302_3 ;
wire \core/n5303_3 ;
wire \core/n5304_3 ;
wire \core/n5305_3 ;
wire \core/n5306_3 ;
wire \core/n5332_3 ;
wire \core/n5346_3 ;
wire \core/n5359_3 ;
wire \core/n5706_3 ;
wire \core/n5707_3 ;
wire \core/n5708_3 ;
wire \core/n5709_3 ;
wire \core/n5710_3 ;
wire \core/n5712_3 ;
wire \core/n5713_3 ;
wire \core/n5714_3 ;
wire \core/n5715_3 ;
wire \core/n5716_3 ;
wire \core/n5718_3 ;
wire \core/n5719_3 ;
wire \core/n5720_3 ;
wire \core/n5721_3 ;
wire \core/n5735_3 ;
wire \core/n5748_3 ;
wire \core/n5750_3 ;
wire \core/n5751_3 ;
wire \core/n5752_3 ;
wire \core/n5753_3 ;
wire \core/n5755_3 ;
wire \core/n5756_3 ;
wire \core/n5757_3 ;
wire \core/n5758_3 ;
wire \core/n5759_3 ;
wire \core/n5760_3 ;
wire \core/n5761_3 ;
wire \core/n5762_3 ;
wire \core/n5763_3 ;
wire \core/n5764_3 ;
wire \core/n5765_3 ;
wire \core/n5851_3 ;
wire \core/n5856_3 ;
wire \core/n5859_3 ;
wire \core/n5863_3 ;
wire \core/n5867_3 ;
wire \core/n5872_3 ;
wire \core/n5877_3 ;
wire \core/n5880_3 ;
wire \core/n5883_3 ;
wire \core/n5887_3 ;
wire \core/n5892_3 ;
wire \core/n5895_3 ;
wire \core/n5900_3 ;
wire \core/n5907_3 ;
wire \core/n5911_3 ;
wire \core/n5921_3 ;
wire \core/n5927_3 ;
wire \core/n5934_3 ;
wire \core/n5943_3 ;
wire \core/n5948_3 ;
wire \core/n5953_3 ;
wire \core/n5959_3 ;
wire \core/n5964_3 ;
wire \core/n5970_3 ;
wire \core/n5977_3 ;
wire \core/n5983_3 ;
wire \core/n5990_3 ;
wire \core/n6005_3 ;
wire \core/n6015_3 ;
wire \core/n6026_3 ;
wire \core/n6035_3 ;
wire \core/n6045_3 ;
wire \core/n6054_3 ;
wire \core/n6064_3 ;
wire \core/n6070_3 ;
wire \core/n6077_3 ;
wire \core/n6085_3 ;
wire \core/n6093_3 ;
wire \core/n6110_3 ;
wire \core/n6128_3 ;
wire \core/n6145_3 ;
wire \core/n21220_3 ;
wire \core/n21252_3 ;
wire \core/n21284_3 ;
wire \core/n21316_3 ;
wire \core/n21348_3 ;
wire \core/n21380_3 ;
wire \core/n21412_3 ;
wire \core/n21444_3 ;
wire \core/n21476_3 ;
wire \core/n21508_3 ;
wire \core/n21540_3 ;
wire \core/n21572_3 ;
wire \core/n21604_3 ;
wire \core/n21636_3 ;
wire \core/n21668_3 ;
wire \core/n21700_3 ;
wire \core/n21732_3 ;
wire \core/n21764_3 ;
wire \core/n21796_3 ;
wire \core/n21828_3 ;
wire \core/n21860_3 ;
wire \core/n21892_3 ;
wire \core/n21924_3 ;
wire \core/n21956_3 ;
wire \core/n21988_3 ;
wire \core/n22020_3 ;
wire \core/n22052_3 ;
wire \core/n22084_3 ;
wire \core/n22116_3 ;
wire \core/n22148_3 ;
wire \core/n22180_3 ;
wire \core/n22212_3 ;
wire \core/n22244_3 ;
wire \core/n22276_3 ;
wire \core/n22308_3 ;
wire \core/n11077_3 ;
wire \core/n11111_3 ;
wire \core/n11117_3 ;
wire \core/n11118_3 ;
wire \core/n11119_3 ;
wire \core/n11120_3 ;
wire \core/n11121_3 ;
wire \core/n11122_3 ;
wire \core/n11123_3 ;
wire \core/n11124_3 ;
wire \core/n11125_3 ;
wire \core/n11126_3 ;
wire \core/n11127_3 ;
wire \core/n11128_3 ;
wire \core/n11129_3 ;
wire \core/n11130_3 ;
wire \core/n11131_3 ;
wire \core/n11132_3 ;
wire \core/n11133_3 ;
wire \core/n11134_3 ;
wire \core/n11135_3 ;
wire \core/n11136_3 ;
wire \core/n11137_3 ;
wire \core/n11138_3 ;
wire \core/n11139_3 ;
wire \core/n11140_3 ;
wire \core/n11141_3 ;
wire \core/n11142_3 ;
wire \core/n11143_3 ;
wire \core/n11144_3 ;
wire \core/n11145_3 ;
wire \core/n11146_3 ;
wire \core/n11147_3 ;
wire \core/n11225_3 ;
wire \core/n11234_3 ;
wire \core/n11244_3 ;
wire \core/n11326_3 ;
wire \core/n11340_3 ;
wire \core/n11341_3 ;
wire \core/n11342_3 ;
wire \core/n11343_3 ;
wire \core/n11344_3 ;
wire \core/n11345_3 ;
wire \core/n11346_3 ;
wire \core/n11347_3 ;
wire \core/n11348_3 ;
wire \core/n11349_3 ;
wire \core/n11350_3 ;
wire \core/n11351_3 ;
wire \core/n11352_3 ;
wire \core/n11353_3 ;
wire \core/n11354_3 ;
wire \core/n11355_3 ;
wire \core/n11356_3 ;
wire \core/n11357_3 ;
wire \core/n11358_3 ;
wire \core/n11359_3 ;
wire \core/n11360_3 ;
wire \core/n11361_3 ;
wire \core/n11362_3 ;
wire \core/n11363_3 ;
wire \core/n11364_3 ;
wire \core/n11365_3 ;
wire \core/n11366_3 ;
wire \core/n11367_3 ;
wire \core/n11368_3 ;
wire \core/n11369_3 ;
wire \core/n11370_3 ;
wire \core/n11539_3 ;
wire \core/n11540_3 ;
wire \core/n11581_3 ;
wire \core/n11639_4 ;
wire \core/n11640_4 ;
wire \core/n11641_4 ;
wire \core/n11642_4 ;
wire \core/n11643_4 ;
wire \core/n11644_4 ;
wire \core/n11645_4 ;
wire \core/n11646_4 ;
wire \core/n11647_4 ;
wire \core/n11648_4 ;
wire \core/n11649_4 ;
wire \core/n11650_4 ;
wire \core/n11651_4 ;
wire \core/n11652_4 ;
wire \core/n11653_4 ;
wire \core/n11654_4 ;
wire \core/n11655_4 ;
wire \core/n11656_4 ;
wire \core/n11657_4 ;
wire \core/n11658_4 ;
wire \core/n11659_4 ;
wire \core/n11660_4 ;
wire \core/n11661_4 ;
wire \core/n11662_4 ;
wire \core/n11663_4 ;
wire \core/n11664_4 ;
wire \core/n11665_4 ;
wire \core/n11666_4 ;
wire \core/n11667_4 ;
wire \core/n11668_4 ;
wire \core/n11669_4 ;
wire \core/n11670_4 ;
wire \core/n12232_3 ;
wire \core/n12470_3 ;
wire \core/n12471_3 ;
wire \core/n12472_3 ;
wire \core/n12473_3 ;
wire \core/n12474_3 ;
wire \core/n12475_3 ;
wire \core/n12476_3 ;
wire \core/n12477_3 ;
wire \core/n12478_3 ;
wire \core/n12479_3 ;
wire \core/n12480_3 ;
wire \core/n12481_3 ;
wire \core/n12482_3 ;
wire \core/n12483_3 ;
wire \core/n12484_3 ;
wire \core/n12485_3 ;
wire \core/n12486_3 ;
wire \core/n12487_3 ;
wire \core/n12488_3 ;
wire \core/n12489_3 ;
wire \core/n12490_3 ;
wire \core/n12491_3 ;
wire \core/n12492_3 ;
wire \core/n12493_3 ;
wire \core/n12494_3 ;
wire \core/n12496_3 ;
wire \core/n12497_3 ;
wire \core/n12498_3 ;
wire \core/n12499_3 ;
wire \core/n12500_3 ;
wire \core/n15183_3 ;
wire \core/n13133_3 ;
wire \core/n14521_3 ;
wire \core/n19816_3 ;
wire \core/n23222_3 ;
wire \core/n23284_3 ;
wire \core/n23488_3 ;
wire \core/n16226_3 ;
wire \core/n23456_3 ;
wire \core/n5416_5 ;
wire \core/prefetched_high_word_6 ;
wire \core/n2528_10 ;
wire \core/n5772_6 ;
wire \core/n5767_5 ;
wire \core/wr_dcsr_ena_4 ;
wire \core/n16062_5 ;
wire \core/mem_16bit_buffer_15_7 ;
wire \core/csr_mcause_0_7 ;
wire \core/csr_mtval_31_8 ;
wire \core/timer_31_8 ;
wire \core/n15254_12 ;
wire \core/n15250_17 ;
wire \core/reg_op1_31_9 ;
wire \core/irq_active_9 ;
wire \core/dbg_active_9 ;
wire \core/n6160_9 ;
wire \core/n6163_9 ;
wire \core/n6166_9 ;
wire \core/n6169_9 ;
wire \core/n6172_9 ;
wire \core/n6175_9 ;
wire \core/n6178_9 ;
wire \core/n6181_9 ;
wire \core/n6184_9 ;
wire \core/n6187_9 ;
wire \core/n6190_9 ;
wire \core/n6193_9 ;
wire \core/n6196_9 ;
wire \core/n6199_9 ;
wire \core/n6202_9 ;
wire \core/n6205_9 ;
wire \core/n6208_9 ;
wire \core/n6211_9 ;
wire \core/n6214_9 ;
wire \core/n6217_9 ;
wire \core/n6238_10 ;
wire \core/n6241_10 ;
wire \core/n6244_10 ;
wire \core/n6247_10 ;
wire \core/n6249_10 ;
wire \core/n12726_9 ;
wire \core/n12728_9 ;
wire \core/n12730_9 ;
wire \core/n12732_9 ;
wire \core/n12734_9 ;
wire \core/n12736_9 ;
wire \core/n12738_9 ;
wire \core/n12740_9 ;
wire \core/n12742_9 ;
wire \core/n12744_9 ;
wire \core/n12746_9 ;
wire \core/n12748_9 ;
wire \core/n12750_9 ;
wire \core/n12752_9 ;
wire \core/n12754_9 ;
wire \core/n12756_9 ;
wire \core/n12758_9 ;
wire \core/n12760_9 ;
wire \core/n12762_9 ;
wire \core/n12764_9 ;
wire \core/n12766_9 ;
wire \core/n12768_9 ;
wire \core/n12770_9 ;
wire \core/n12772_9 ;
wire \core/n12774_9 ;
wire \core/n12776_9 ;
wire \core/n12778_9 ;
wire \core/n12780_9 ;
wire \core/n12782_9 ;
wire \core/n12784_9 ;
wire \core/n12786_9 ;
wire \core/n15179_8 ;
wire \core/n15182_8 ;
wire \core/n15288_11 ;
wire \core/n15289_11 ;
wire \core/n15290_11 ;
wire \core/n15291_11 ;
wire \core/n15292_11 ;
wire \core/n15293_11 ;
wire \core/n15294_11 ;
wire \core/n15295_11 ;
wire \core/n15296_11 ;
wire \core/n15297_11 ;
wire \core/n15298_11 ;
wire \core/n15299_11 ;
wire \core/n15300_11 ;
wire \core/n15301_11 ;
wire \core/n15302_11 ;
wire \core/n15303_11 ;
wire \core/n15304_11 ;
wire \core/n15305_11 ;
wire \core/n15306_11 ;
wire \core/n15307_11 ;
wire \core/n15308_11 ;
wire \core/n15309_11 ;
wire \core/n15310_11 ;
wire \core/n15311_11 ;
wire \core/n15312_11 ;
wire \core/n15313_11 ;
wire \core/n15314_11 ;
wire \core/n15315_11 ;
wire \core/n15316_11 ;
wire \core/n15317_11 ;
wire \core/n15318_11 ;
wire \core/n15319_11 ;
wire \core/n15619_8 ;
wire \core/n15620_8 ;
wire \core/n15621_8 ;
wire \core/n15622_9 ;
wire \core/n15623_9 ;
wire \core/n15254_14 ;
wire \core/n15149_12 ;
wire \core/n15147_12 ;
wire \core/n15250_19 ;
wire \core/n15262_13 ;
wire \core/n15272_18 ;
wire \core/n15397_16 ;
wire \core/n15399_16 ;
wire \core/n15401_16 ;
wire \core/n15403_16 ;
wire \core/n15405_16 ;
wire \core/n15407_16 ;
wire \core/n15409_16 ;
wire \core/n15411_16 ;
wire \core/n15413_16 ;
wire \core/n15415_16 ;
wire \core/n15417_16 ;
wire \core/n15419_16 ;
wire \core/n15421_16 ;
wire \core/n15423_16 ;
wire \core/n15425_16 ;
wire \core/n15427_16 ;
wire \core/n15429_16 ;
wire \core/n15431_16 ;
wire \core/n15433_16 ;
wire \core/n15435_16 ;
wire \core/n15437_16 ;
wire \core/n15439_16 ;
wire \core/n15441_16 ;
wire \core/n15443_16 ;
wire \core/n15445_16 ;
wire \core/n15447_16 ;
wire \core/n15449_16 ;
wire \core/n15451_16 ;
wire \core/n15453_16 ;
wire \core/n15455_16 ;
wire \core/n15457_16 ;
wire \core/n15459_16 ;
wire \core/n15390_27 ;
wire \core/n15391_25 ;
wire \core/n15392_24 ;
wire \core/n15393_24 ;
wire \core/n15394_24 ;
wire \core/n15395_25 ;
wire \core/n14520_24 ;
wire \core/n6157_10 ;
wire \core/n6220_10 ;
wire \core/n6223_10 ;
wire \core/n6226_10 ;
wire \core/n6229_10 ;
wire \core/n6232_10 ;
wire \core/n6235_10 ;
wire \core/n15111_15 ;
wire \core/n15113_15 ;
wire \core/n15461_11 ;
wire \core/n15463_11 ;
wire \core/n15465_11 ;
wire \core/n15467_11 ;
wire \core/n15469_11 ;
wire \core/n15471_11 ;
wire \core/n15473_11 ;
wire \core/n15475_11 ;
wire \core/n15477_11 ;
wire \core/n15479_11 ;
wire \core/n15481_11 ;
wire \core/n15483_11 ;
wire \core/n15485_11 ;
wire \core/n15487_11 ;
wire \core/n15489_11 ;
wire \core/n15491_11 ;
wire \core/n15493_11 ;
wire \core/n15495_11 ;
wire \core/n15497_11 ;
wire \core/n15499_11 ;
wire \core/n15501_11 ;
wire \core/n15503_11 ;
wire \core/n15505_11 ;
wire \core/n15507_11 ;
wire \core/n15509_11 ;
wire \core/n15511_11 ;
wire \core/n15513_11 ;
wire \core/n15515_11 ;
wire \core/n15517_11 ;
wire \core/n15519_11 ;
wire \core/n15521_11 ;
wire \core/n15523_11 ;
wire \core/n15625_11 ;
wire \core/n15627_11 ;
wire \core/n15629_11 ;
wire \core/n15631_11 ;
wire \core/n15633_11 ;
wire \core/n15635_11 ;
wire \core/n15637_11 ;
wire \core/n15639_11 ;
wire \core/n15641_11 ;
wire \core/n15643_11 ;
wire \core/n15645_11 ;
wire \core/n15647_11 ;
wire \core/n15649_11 ;
wire \core/n15651_11 ;
wire \core/n15653_11 ;
wire \core/n15655_11 ;
wire \core/n15657_11 ;
wire \core/n15659_11 ;
wire \core/n15661_11 ;
wire \core/n15663_11 ;
wire \core/n15665_11 ;
wire \core/n15667_11 ;
wire \core/n15669_11 ;
wire \core/n15671_11 ;
wire \core/n15673_11 ;
wire \core/n15675_11 ;
wire \core/n15677_11 ;
wire \core/n15679_11 ;
wire \core/n15681_11 ;
wire \core/n15683_11 ;
wire \core/n15685_11 ;
wire \core/n15687_11 ;
wire \core/mem_valid_7 ;
wire \core/n2534_9 ;
wire \core/n2533_9 ;
wire \core/n2532_9 ;
wire \core/n15177_5 ;
wire \core/n16014_5 ;
wire \core/n11092_6 ;
wire \core/n16005_5 ;
wire \core/n16230_5 ;
wire \core/n16228_5 ;
wire \core/n16227_5 ;
wire \core/n11502_5 ;
wire \core/n11499_5 ;
wire \core/n11498_5 ;
wire \core/n11497_5 ;
wire \core/n11496_5 ;
wire \core/n11495_5 ;
wire \core/n11494_5 ;
wire \core/n11493_5 ;
wire \core/n11492_5 ;
wire \core/n11491_5 ;
wire \core/n11490_5 ;
wire \core/n11489_5 ;
wire \core/n11488_5 ;
wire \core/n11487_5 ;
wire \core/n11486_5 ;
wire \core/n11485_5 ;
wire \core/n11484_5 ;
wire \core/n11483_5 ;
wire \core/n11482_5 ;
wire \core/n11481_5 ;
wire \core/n11480_5 ;
wire \core/n11479_5 ;
wire \core/n11478_5 ;
wire \core/n11477_5 ;
wire \core/n11476_5 ;
wire \core/n11475_5 ;
wire \core/n11474_5 ;
wire \core/csrregs_write ;
wire \core/n5768_6 ;
wire \core/n5766_6 ;
wire \core/n5770_6 ;
wire \core/n16006_5 ;
wire \core/n5408_5 ;
wire \core/n11473_15 ;
wire \core/n11509_15 ;
wire \core/latched_stalu_9 ;
wire \core/latched_is_lu_9 ;
wire \core/next_irq_pending_2_8 ;
wire \core/n15055_5 ;
wire \core/n15054_5 ;
wire \core/n15053_5 ;
wire \core/n11501_11 ;
wire \core/mem_la_firstword_4 ;
wire \core/mem_la_firstword_5 ;
wire \core/mem_xfer_4 ;
wire \core/mem_xfer_5 ;
wire \core/mem_la_read_4 ;
wire \core/mem_la_addr_31_4 ;
wire \core/mem_la_addr_31_5 ;
wire \core/mem_la_addr_31_6 ;
wire \core/mem_la_addr_30_5 ;
wire \core/mem_la_addr_29_4 ;
wire \core/mem_la_addr_28_5 ;
wire \core/mem_la_addr_27_5 ;
wire \core/mem_la_addr_26_5 ;
wire \core/mem_la_addr_25_4 ;
wire \core/mem_la_addr_24_4 ;
wire \core/mem_la_addr_23_4 ;
wire \core/mem_la_addr_20_5 ;
wire \core/mem_la_addr_19_5 ;
wire \core/mem_la_addr_18_4 ;
wire \core/mem_la_addr_16_5 ;
wire \core/mem_la_addr_15_4 ;
wire \core/mem_la_addr_14_4 ;
wire \core/mem_la_addr_13_5 ;
wire \core/mem_la_addr_12_5 ;
wire \core/mem_la_addr_9_4 ;
wire \core/mem_la_addr_8_4 ;
wire \core/mem_la_addr_7_5 ;
wire \core/mem_la_addr_6_5 ;
wire \core/mem_la_addr_4_5 ;
wire \core/mem_la_addr_3_5 ;
wire \core/mem_la_addr_2_4 ;
wire \core/mem_rdata_latched_31_4 ;
wire \core/mem_rdata_latched_30_4 ;
wire \core/mem_rdata_latched_30_5 ;
wire \core/mem_rdata_latched_29_4 ;
wire \core/mem_rdata_latched_28_5 ;
wire \core/mem_rdata_latched_27_4 ;
wire \core/mem_rdata_latched_27_5 ;
wire \core/mem_rdata_latched_26_4 ;
wire \core/mem_rdata_latched_26_5 ;
wire \core/mem_rdata_latched_25_5 ;
wire \core/mem_rdata_latched_23_4 ;
wire \core/mem_rdata_latched_23_5 ;
wire \core/mem_rdata_latched_22_4 ;
wire \core/mem_rdata_latched_22_5 ;
wire \core/mem_rdata_latched_21_4 ;
wire \core/mem_rdata_latched_21_5 ;
wire \core/mem_rdata_latched_20_4 ;
wire \core/mem_rdata_latched_20_5 ;
wire \core/mem_rdata_latched_12_5 ;
wire \core/mem_rdata_latched_12_6 ;
wire \core/mem_rdata_latched_12_7 ;
wire \core/mem_rdata_latched_11_6 ;
wire \core/mem_rdata_latched_11_7 ;
wire \core/mem_rdata_latched_10_5 ;
wire \core/mem_rdata_latched_10_6 ;
wire \core/mem_rdata_latched_10_7 ;
wire \core/mem_rdata_latched_6_5 ;
wire \core/mem_rdata_latched_6_6 ;
wire \core/mem_rdata_latched_6_7 ;
wire \core/mem_rdata_latched_5_5 ;
wire \core/mem_rdata_latched_5_6 ;
wire \core/mem_rdata_latched_4_5 ;
wire \core/mem_rdata_latched_4_6 ;
wire \core/mem_rdata_latched_4_7 ;
wire \core/mem_rdata_latched_3_6 ;
wire \core/mem_rdata_latched_3_7 ;
wire \core/mem_rdata_latched_3_8 ;
wire \core/mem_rdata_latched_2_5 ;
wire \core/mem_rdata_latched_2_6 ;
wire \core/mem_rdata_latched_2_7 ;
wire \core/mem_rdata_latched_1_5 ;
wire \core/mem_rdata_latched_0_5 ;
wire \core/n1860_4 ;
wire \core/n1861_4 ;
wire \core/n1862_4 ;
wire \core/n1863_4 ;
wire \core/n1864_4 ;
wire \core/n1952_8 ;
wire \core/n1952_9 ;
wire \core/n2203_4 ;
wire \core/n2203_6 ;
wire \core/n2203_7 ;
wire \core/n2204_4 ;
wire \core/n2204_5 ;
wire \core/n2204_6 ;
wire \core/n2205_4 ;
wire \core/n2205_5 ;
wire \core/n2205_6 ;
wire \core/n2206_4 ;
wire \core/n2206_5 ;
wire \core/n2206_6 ;
wire \core/n2206_7 ;
wire \core/n2207_4 ;
wire \core/n2207_5 ;
wire \core/n2207_6 ;
wire \core/n2207_7 ;
wire \core/n2208_4 ;
wire \core/n2208_5 ;
wire \core/n2208_6 ;
wire \core/n2209_4 ;
wire \core/n2209_5 ;
wire \core/n2209_6 ;
wire \core/n2209_7 ;
wire \core/n2210_4 ;
wire \core/n2210_5 ;
wire \core/n2210_6 ;
wire \core/n2210_7 ;
wire \core/n2211_4 ;
wire \core/n2211_5 ;
wire \core/n2211_6 ;
wire \core/n2212_4 ;
wire \core/n2212_5 ;
wire \core/n2212_6 ;
wire \core/n2213_4 ;
wire \core/n2213_5 ;
wire \core/n2213_6 ;
wire \core/n2214_4 ;
wire \core/n2214_6 ;
wire \core/n2220_5 ;
wire \core/n2220_6 ;
wire \core/n2220_7 ;
wire \core/n2221_4 ;
wire \core/n2221_5 ;
wire \core/n2222_4 ;
wire \core/n2222_5 ;
wire \core/n2222_6 ;
wire \core/n2222_7 ;
wire \core/n2226_8 ;
wire \core/n2226_9 ;
wire \core/n2227_6 ;
wire \core/n2314_4 ;
wire \core/n2315_4 ;
wire \core/n2316_4 ;
wire \core/n2316_5 ;
wire \core/n2421_4 ;
wire \core/n2421_5 ;
wire \core/n5301_4 ;
wire \core/n5305_4 ;
wire \core/n5306_4 ;
wire \core/n5312_4 ;
wire \core/n5317_4 ;
wire \core/n5346_4 ;
wire \core/n5359_4 ;
wire \core/n5376_4 ;
wire \core/n5706_5 ;
wire \core/n5707_4 ;
wire \core/n5707_6 ;
wire \core/n5708_4 ;
wire \core/n5710_4 ;
wire \core/n5710_5 ;
wire \core/n5710_6 ;
wire \core/n5712_4 ;
wire \core/n5712_5 ;
wire \core/n5712_6 ;
wire \core/n5713_4 ;
wire \core/n5713_5 ;
wire \core/n5713_6 ;
wire \core/n5714_4 ;
wire \core/n5714_5 ;
wire \core/n5714_6 ;
wire \core/n5715_4 ;
wire \core/n5715_5 ;
wire \core/n5715_6 ;
wire \core/n5715_7 ;
wire \core/n5716_4 ;
wire \core/n5716_6 ;
wire \core/n5718_4 ;
wire \core/n5718_5 ;
wire \core/n5719_4 ;
wire \core/n5720_4 ;
wire \core/n5752_4 ;
wire \core/n5765_4 ;
wire \core/n5765_6 ;
wire \core/n5853_4 ;
wire \core/n5904_4 ;
wire \core/n5921_4 ;
wire \core/n5934_4 ;
wire \core/n5938_4 ;
wire \core/n5943_4 ;
wire \core/n6005_4 ;
wire \core/n6005_5 ;
wire \core/n6005_6 ;
wire \core/n6005_7 ;
wire \core/n6015_4 ;
wire \core/n6070_4 ;
wire \core/n6093_4 ;
wire \core/n6093_5 ;
wire \core/n6110_4 ;
wire \core/n22212_4 ;
wire \core/n11111_5 ;
wire \core/n11117_4 ;
wire \core/n11225_4 ;
wire \core/n11234_4 ;
wire \core/n11244_4 ;
wire \core/n11340_4 ;
wire \core/n11539_5 ;
wire \core/n11539_6 ;
wire \core/n11540_4 ;
wire \core/n11540_5 ;
wire \core/n11581_4 ;
wire \core/n11639_5 ;
wire \core/n11639_6 ;
wire \core/n11640_5 ;
wire \core/n11641_5 ;
wire \core/n11642_5 ;
wire \core/n11643_5 ;
wire \core/n11644_5 ;
wire \core/n11645_5 ;
wire \core/n11646_5 ;
wire \core/n11647_5 ;
wire \core/n11648_5 ;
wire \core/n11649_5 ;
wire \core/n11650_5 ;
wire \core/n11651_5 ;
wire \core/n11652_5 ;
wire \core/n11653_5 ;
wire \core/n11654_5 ;
wire \core/n11655_5 ;
wire \core/n11656_5 ;
wire \core/n11657_5 ;
wire \core/n11658_5 ;
wire \core/n11659_5 ;
wire \core/n11660_5 ;
wire \core/n11661_5 ;
wire \core/n11662_5 ;
wire \core/n11663_5 ;
wire \core/n11664_5 ;
wire \core/n11665_5 ;
wire \core/n11666_5 ;
wire \core/n11667_5 ;
wire \core/n11668_5 ;
wire \core/n11669_5 ;
wire \core/n11670_5 ;
wire \core/n12232_4 ;
wire \core/n12232_5 ;
wire \core/n12232_6 ;
wire \core/n12470_5 ;
wire \core/n12471_4 ;
wire \core/n12472_4 ;
wire \core/n12473_4 ;
wire \core/n12474_4 ;
wire \core/n12475_4 ;
wire \core/n12476_4 ;
wire \core/n12477_4 ;
wire \core/n12478_4 ;
wire \core/n12479_4 ;
wire \core/n12480_4 ;
wire \core/n12481_4 ;
wire \core/n12482_4 ;
wire \core/n12483_4 ;
wire \core/n12484_4 ;
wire \core/n12485_4 ;
wire \core/n12487_4 ;
wire \core/n12490_4 ;
wire \core/n12493_4 ;
wire \core/n12494_4 ;
wire \core/n12495_4 ;
wire \core/n12496_4 ;
wire \core/n12497_4 ;
wire \core/n12497_5 ;
wire \core/n12498_4 ;
wire \core/n12499_4 ;
wire \core/n12500_4 ;
wire \core/n15183_4 ;
wire \core/n13527_6 ;
wire \core/n13528_5 ;
wire \core/n13529_5 ;
wire \core/n13530_5 ;
wire \core/n13531_5 ;
wire \core/n13532_5 ;
wire \core/n13533_5 ;
wire \core/n13534_5 ;
wire \core/n13535_5 ;
wire \core/n13536_5 ;
wire \core/n13537_5 ;
wire \core/n13538_5 ;
wire \core/n13539_5 ;
wire \core/n13540_5 ;
wire \core/n13541_5 ;
wire \core/n13542_5 ;
wire \core/n13543_5 ;
wire \core/n13544_5 ;
wire \core/n13545_5 ;
wire \core/n13546_5 ;
wire \core/n13547_5 ;
wire \core/n13548_5 ;
wire \core/n13549_5 ;
wire \core/n13550_5 ;
wire \core/n13551_5 ;
wire \core/n13552_5 ;
wire \core/n13553_5 ;
wire \core/n13554_5 ;
wire \core/n13555_5 ;
wire \core/n13556_5 ;
wire \core/n13557_5 ;
wire \core/n23497_4 ;
wire \core/n23088_4 ;
wire \core/n23122_4 ;
wire \core/n23122_5 ;
wire \core/n23284_4 ;
wire \core/n23488_5 ;
wire \core/n16226_4 ;
wire \core/n16226_5 ;
wire \core/mem_la_wdata_31_11 ;
wire \core/mem_la_wdata_30_11 ;
wire \core/mem_la_wdata_29_11 ;
wire \core/mem_la_wdata_28_11 ;
wire \core/mem_la_wdata_27_11 ;
wire \core/mem_la_wdata_26_11 ;
wire \core/mem_la_wdata_25_11 ;
wire \core/mem_la_wdata_24_11 ;
wire \core/n5416_6 ;
wire \core/n2528_11 ;
wire \core/n5772_7 ;
wire \core/n5771_6 ;
wire \core/n5767_6 ;
wire \core/wr_dcsr_ena_5 ;
wire \core/n16062_8 ;
wire \core/mem_16bit_buffer_15_8 ;
wire \core/csr_mepc_31_9 ;
wire \core/timer_31_9 ;
wire \core/n15250_20 ;
wire \core/mem_wordsize_1_8 ;
wire \core/irq_active_10 ;
wire \core/dbg_active_10 ;
wire \core/n6160_10 ;
wire \core/n6193_10 ;
wire \core/n6196_10 ;
wire \core/n6199_10 ;
wire \core/n6202_10 ;
wire \core/n6205_10 ;
wire \core/n6208_10 ;
wire \core/n6211_10 ;
wire \core/n6214_10 ;
wire \core/n6217_10 ;
wire \core/n6217_11 ;
wire \core/n6238_11 ;
wire \core/n6241_11 ;
wire \core/n6244_11 ;
wire \core/n6247_11 ;
wire \core/n6249_11 ;
wire \core/alu_out_31_12 ;
wire \core/alu_out_31_13 ;
wire \core/alu_out_30_12 ;
wire \core/alu_out_30_13 ;
wire \core/alu_out_29_12 ;
wire \core/alu_out_29_13 ;
wire \core/alu_out_28_12 ;
wire \core/alu_out_28_13 ;
wire \core/alu_out_27_12 ;
wire \core/alu_out_27_13 ;
wire \core/alu_out_26_12 ;
wire \core/alu_out_26_13 ;
wire \core/alu_out_25_12 ;
wire \core/alu_out_25_13 ;
wire \core/alu_out_24_12 ;
wire \core/alu_out_24_13 ;
wire \core/alu_out_23_12 ;
wire \core/alu_out_23_13 ;
wire \core/alu_out_22_12 ;
wire \core/alu_out_22_13 ;
wire \core/alu_out_21_12 ;
wire \core/alu_out_21_13 ;
wire \core/alu_out_20_12 ;
wire \core/alu_out_20_13 ;
wire \core/alu_out_19_12 ;
wire \core/alu_out_19_13 ;
wire \core/alu_out_18_12 ;
wire \core/alu_out_18_13 ;
wire \core/alu_out_17_12 ;
wire \core/alu_out_17_13 ;
wire \core/alu_out_16_12 ;
wire \core/alu_out_16_13 ;
wire \core/alu_out_15_12 ;
wire \core/alu_out_15_13 ;
wire \core/alu_out_14_12 ;
wire \core/alu_out_14_13 ;
wire \core/alu_out_13_12 ;
wire \core/alu_out_13_13 ;
wire \core/alu_out_12_12 ;
wire \core/alu_out_12_13 ;
wire \core/alu_out_11_12 ;
wire \core/alu_out_11_13 ;
wire \core/alu_out_10_12 ;
wire \core/alu_out_10_13 ;
wire \core/alu_out_9_12 ;
wire \core/alu_out_9_13 ;
wire \core/alu_out_8_12 ;
wire \core/alu_out_8_13 ;
wire \core/alu_out_7_12 ;
wire \core/alu_out_7_13 ;
wire \core/alu_out_6_12 ;
wire \core/alu_out_6_13 ;
wire \core/alu_out_5_12 ;
wire \core/alu_out_5_13 ;
wire \core/alu_out_4_12 ;
wire \core/alu_out_4_13 ;
wire \core/alu_out_3_12 ;
wire \core/alu_out_3_13 ;
wire \core/alu_out_2_12 ;
wire \core/alu_out_2_13 ;
wire \core/alu_out_1_12 ;
wire \core/alu_out_1_13 ;
wire \core/alu_out_0_12 ;
wire \core/alu_out_0_13 ;
wire \core/alu_out_0_14 ;
wire \core/cpuregs_wrdata_31_10 ;
wire \core/cpuregs_wrdata_31_11 ;
wire \core/cpuregs_wrdata_30_10 ;
wire \core/cpuregs_wrdata_30_11 ;
wire \core/cpuregs_wrdata_29_10 ;
wire \core/cpuregs_wrdata_29_11 ;
wire \core/cpuregs_wrdata_28_10 ;
wire \core/cpuregs_wrdata_28_11 ;
wire \core/cpuregs_wrdata_27_10 ;
wire \core/cpuregs_wrdata_27_11 ;
wire \core/cpuregs_wrdata_26_10 ;
wire \core/cpuregs_wrdata_26_11 ;
wire \core/cpuregs_wrdata_25_10 ;
wire \core/cpuregs_wrdata_25_11 ;
wire \core/cpuregs_wrdata_24_10 ;
wire \core/cpuregs_wrdata_24_11 ;
wire \core/cpuregs_wrdata_23_10 ;
wire \core/cpuregs_wrdata_23_11 ;
wire \core/cpuregs_wrdata_23_12 ;
wire \core/cpuregs_wrdata_22_10 ;
wire \core/cpuregs_wrdata_22_11 ;
wire \core/cpuregs_wrdata_21_10 ;
wire \core/cpuregs_wrdata_21_11 ;
wire \core/cpuregs_wrdata_20_10 ;
wire \core/cpuregs_wrdata_20_11 ;
wire \core/cpuregs_wrdata_19_10 ;
wire \core/cpuregs_wrdata_19_11 ;
wire \core/cpuregs_wrdata_18_10 ;
wire \core/cpuregs_wrdata_18_11 ;
wire \core/cpuregs_wrdata_17_10 ;
wire \core/cpuregs_wrdata_17_11 ;
wire \core/cpuregs_wrdata_16_10 ;
wire \core/cpuregs_wrdata_16_11 ;
wire \core/cpuregs_wrdata_15_10 ;
wire \core/cpuregs_wrdata_15_11 ;
wire \core/cpuregs_wrdata_14_10 ;
wire \core/cpuregs_wrdata_14_11 ;
wire \core/cpuregs_wrdata_13_10 ;
wire \core/cpuregs_wrdata_13_11 ;
wire \core/cpuregs_wrdata_12_10 ;
wire \core/cpuregs_wrdata_12_11 ;
wire \core/cpuregs_wrdata_11_10 ;
wire \core/cpuregs_wrdata_11_11 ;
wire \core/cpuregs_wrdata_10_10 ;
wire \core/cpuregs_wrdata_10_11 ;
wire \core/cpuregs_wrdata_9_10 ;
wire \core/cpuregs_wrdata_9_11 ;
wire \core/cpuregs_wrdata_8_10 ;
wire \core/cpuregs_wrdata_8_11 ;
wire \core/cpuregs_wrdata_7_10 ;
wire \core/cpuregs_wrdata_7_11 ;
wire \core/cpuregs_wrdata_6_10 ;
wire \core/cpuregs_wrdata_6_11 ;
wire \core/cpuregs_wrdata_5_10 ;
wire \core/cpuregs_wrdata_5_11 ;
wire \core/cpuregs_wrdata_4_10 ;
wire \core/cpuregs_wrdata_4_11 ;
wire \core/cpuregs_wrdata_3_10 ;
wire \core/cpuregs_wrdata_3_11 ;
wire \core/cpuregs_wrdata_3_12 ;
wire \core/cpuregs_wrdata_2_10 ;
wire \core/cpuregs_wrdata_2_11 ;
wire \core/cpuregs_wrdata_2_12 ;
wire \core/cpuregs_wrdata_1_10 ;
wire \core/cpuregs_wrdata_1_11 ;
wire \core/cpuregs_wrdata_0_10 ;
wire \core/cpuregs_wrdata_0_11 ;
wire \core/n12726_10 ;
wire \core/n12726_11 ;
wire \core/n12728_10 ;
wire \core/n12730_10 ;
wire \core/n12732_10 ;
wire \core/n12734_10 ;
wire \core/n12736_10 ;
wire \core/n12738_10 ;
wire \core/n12740_10 ;
wire \core/n12742_10 ;
wire \core/n12744_10 ;
wire \core/n12746_10 ;
wire \core/n12748_10 ;
wire \core/n12750_10 ;
wire \core/n12752_10 ;
wire \core/n12754_10 ;
wire \core/n12756_10 ;
wire \core/n12758_10 ;
wire \core/n12760_10 ;
wire \core/n12762_10 ;
wire \core/n12764_10 ;
wire \core/n12766_10 ;
wire \core/n12768_10 ;
wire \core/n12770_10 ;
wire \core/n12772_10 ;
wire \core/n12774_10 ;
wire \core/n12776_10 ;
wire \core/n12778_10 ;
wire \core/n12780_10 ;
wire \core/n12782_10 ;
wire \core/n12784_10 ;
wire \core/n12786_10 ;
wire \core/n15179_9 ;
wire \core/n15179_10 ;
wire \core/n15182_9 ;
wire \core/n15182_10 ;
wire \core/n15288_12 ;
wire \core/n15288_13 ;
wire \core/n15288_14 ;
wire \core/n15288_15 ;
wire \core/n15289_12 ;
wire \core/n15289_13 ;
wire \core/n15289_14 ;
wire \core/n15289_15 ;
wire \core/n15290_12 ;
wire \core/n15290_13 ;
wire \core/n15290_14 ;
wire \core/n15290_15 ;
wire \core/n15291_12 ;
wire \core/n15291_13 ;
wire \core/n15291_14 ;
wire \core/n15291_15 ;
wire \core/n15292_12 ;
wire \core/n15292_13 ;
wire \core/n15292_14 ;
wire \core/n15292_15 ;
wire \core/n15293_12 ;
wire \core/n15293_13 ;
wire \core/n15294_12 ;
wire \core/n15294_13 ;
wire \core/n15294_14 ;
wire \core/n15294_15 ;
wire \core/n15295_12 ;
wire \core/n15295_13 ;
wire \core/n15295_14 ;
wire \core/n15295_15 ;
wire \core/n15296_12 ;
wire \core/n15296_13 ;
wire \core/n15296_14 ;
wire \core/n15296_15 ;
wire \core/n15297_12 ;
wire \core/n15297_13 ;
wire \core/n15297_14 ;
wire \core/n15297_15 ;
wire \core/n15298_12 ;
wire \core/n15298_13 ;
wire \core/n15299_12 ;
wire \core/n15299_13 ;
wire \core/n15300_12 ;
wire \core/n15300_13 ;
wire \core/n15300_14 ;
wire \core/n15300_15 ;
wire \core/n15301_12 ;
wire \core/n15301_13 ;
wire \core/n15301_14 ;
wire \core/n15301_15 ;
wire \core/n15302_12 ;
wire \core/n15302_13 ;
wire \core/n15303_12 ;
wire \core/n15303_13 ;
wire \core/n15303_14 ;
wire \core/n15303_15 ;
wire \core/n15304_12 ;
wire \core/n15304_13 ;
wire \core/n15304_14 ;
wire \core/n15304_15 ;
wire \core/n15305_12 ;
wire \core/n15305_13 ;
wire \core/n15306_12 ;
wire \core/n15306_13 ;
wire \core/n15307_12 ;
wire \core/n15307_13 ;
wire \core/n15307_14 ;
wire \core/n15307_15 ;
wire \core/n15308_12 ;
wire \core/n15308_13 ;
wire \core/n15308_14 ;
wire \core/n15308_15 ;
wire \core/n15309_12 ;
wire \core/n15309_13 ;
wire \core/n15310_12 ;
wire \core/n15310_13 ;
wire \core/n15311_12 ;
wire \core/n15311_13 ;
wire \core/n15311_14 ;
wire \core/n15311_15 ;
wire \core/n15312_12 ;
wire \core/n15312_13 ;
wire \core/n15313_12 ;
wire \core/n15314_12 ;
wire \core/n15314_13 ;
wire \core/n15314_14 ;
wire \core/n15315_12 ;
wire \core/n15315_13 ;
wire \core/n15315_14 ;
wire \core/n15316_12 ;
wire \core/n15316_13 ;
wire \core/n15316_14 ;
wire \core/n15317_12 ;
wire \core/n15317_13 ;
wire \core/n15317_14 ;
wire \core/n15318_12 ;
wire \core/n15318_13 ;
wire \core/n15318_14 ;
wire \core/n15319_12 ;
wire \core/n15319_13 ;
wire \core/n15319_14 ;
wire \core/n15619_9 ;
wire \core/n15620_9 ;
wire \core/n15621_9 ;
wire \core/n15622_10 ;
wire \core/n15622_11 ;
wire \core/n15623_10 ;
wire \core/n15254_15 ;
wire \core/n15254_16 ;
wire \core/n15250_22 ;
wire \core/n15262_14 ;
wire \core/n15397_18 ;
wire \core/n15399_19 ;
wire \core/n15401_17 ;
wire \core/n15403_17 ;
wire \core/n15405_17 ;
wire \core/n15407_17 ;
wire \core/n15409_17 ;
wire \core/n15411_17 ;
wire \core/n15413_17 ;
wire \core/n15415_17 ;
wire \core/n15417_17 ;
wire \core/n15419_17 ;
wire \core/n15421_17 ;
wire \core/n15423_17 ;
wire \core/n15425_17 ;
wire \core/n15427_17 ;
wire \core/n15429_17 ;
wire \core/n15431_17 ;
wire \core/n15433_17 ;
wire \core/n15435_17 ;
wire \core/n15437_17 ;
wire \core/n15439_17 ;
wire \core/n15441_17 ;
wire \core/n15443_17 ;
wire \core/n15445_17 ;
wire \core/n15447_17 ;
wire \core/n15449_17 ;
wire \core/n15451_17 ;
wire \core/n15453_17 ;
wire \core/n15455_17 ;
wire \core/n15457_17 ;
wire \core/n15459_18 ;
wire \core/n15459_19 ;
wire \core/n15390_28 ;
wire \core/n15391_26 ;
wire \core/n15391_27 ;
wire \core/n15391_28 ;
wire \core/n15392_25 ;
wire \core/n15392_26 ;
wire \core/n15393_25 ;
wire \core/n15393_26 ;
wire \core/n15394_25 ;
wire \core/n15395_26 ;
wire \core/n6220_11 ;
wire \core/n15111_16 ;
wire \core/n15111_17 ;
wire \core/n15113_16 ;
wire \core/n15461_12 ;
wire \core/n15463_12 ;
wire \core/n15465_12 ;
wire \core/n15467_12 ;
wire \core/n15469_12 ;
wire \core/n15471_12 ;
wire \core/n15473_12 ;
wire \core/n15475_12 ;
wire \core/n15477_12 ;
wire \core/n15479_12 ;
wire \core/n15481_12 ;
wire \core/n15483_12 ;
wire \core/n15485_12 ;
wire \core/n15487_12 ;
wire \core/n15489_12 ;
wire \core/n15491_12 ;
wire \core/n15493_12 ;
wire \core/n15495_12 ;
wire \core/n15497_12 ;
wire \core/n15499_12 ;
wire \core/n15503_12 ;
wire \core/n15505_12 ;
wire \core/n15507_12 ;
wire \core/n15509_12 ;
wire \core/n15511_12 ;
wire \core/n15513_12 ;
wire \core/n15515_12 ;
wire \core/n15517_12 ;
wire \core/n15519_12 ;
wire \core/n15521_12 ;
wire \core/n15523_12 ;
wire \core/n15625_12 ;
wire \core/n15625_13 ;
wire \core/n15627_12 ;
wire \core/n15627_13 ;
wire \core/n15629_12 ;
wire \core/n15629_13 ;
wire \core/n15631_12 ;
wire \core/n15631_13 ;
wire \core/n15633_12 ;
wire \core/n15633_13 ;
wire \core/n15635_12 ;
wire \core/n15635_13 ;
wire \core/n15637_12 ;
wire \core/n15637_13 ;
wire \core/n15639_12 ;
wire \core/n15639_13 ;
wire \core/n15641_12 ;
wire \core/n15641_13 ;
wire \core/n15643_12 ;
wire \core/n15643_13 ;
wire \core/n15645_12 ;
wire \core/n15645_13 ;
wire \core/n15647_12 ;
wire \core/n15647_13 ;
wire \core/n15649_12 ;
wire \core/n15649_13 ;
wire \core/n15651_12 ;
wire \core/n15651_13 ;
wire \core/n15653_12 ;
wire \core/n15653_13 ;
wire \core/n15655_12 ;
wire \core/n15655_13 ;
wire \core/n15657_12 ;
wire \core/n15657_13 ;
wire \core/n15659_12 ;
wire \core/n15659_13 ;
wire \core/n15661_12 ;
wire \core/n15661_13 ;
wire \core/n15663_12 ;
wire \core/n15663_13 ;
wire \core/n15665_12 ;
wire \core/n15665_13 ;
wire \core/n15667_12 ;
wire \core/n15667_13 ;
wire \core/n15669_12 ;
wire \core/n15669_13 ;
wire \core/n15671_12 ;
wire \core/n15671_13 ;
wire \core/n15673_12 ;
wire \core/n15673_13 ;
wire \core/n15675_12 ;
wire \core/n15675_13 ;
wire \core/n15677_12 ;
wire \core/n15677_13 ;
wire \core/n15679_12 ;
wire \core/n15679_13 ;
wire \core/n15681_12 ;
wire \core/n15681_13 ;
wire \core/n15683_12 ;
wire \core/n15683_13 ;
wire \core/n15685_12 ;
wire \core/n15685_13 ;
wire \core/n15687_12 ;
wire \core/n15687_13 ;
wire \core/mem_state_1_11 ;
wire \core/mem_state_1_12 ;
wire \core/mem_valid_8 ;
wire \core/n2534_10 ;
wire \core/n2533_10 ;
wire \core/n2532_10 ;
wire \core/n15177_6 ;
wire \core/n16014_6 ;
wire \core/n16014_7 ;
wire \core/n16005_6 ;
wire \core/cpuregs_rs1_0_6 ;
wire \core/cpuregs_rs1_0_7 ;
wire \core/cpuregs_rs1_0_8 ;
wire \core/cpuregs_rs1_2_6 ;
wire \core/cpuregs_rs1_3_6 ;
wire \core/cpuregs_rs1_5_6 ;
wire \core/cpuregs_rs1_6_6 ;
wire \core/cpuregs_rs1_7_6 ;
wire \core/cpuregs_rs1_8_6 ;
wire \core/cpuregs_rs1_9_6 ;
wire \core/cpuregs_rs1_10_6 ;
wire \core/cpuregs_rs1_11_6 ;
wire \core/cpuregs_rs1_12_6 ;
wire \core/cpuregs_rs1_13_6 ;
wire \core/cpuregs_rs1_14_6 ;
wire \core/cpuregs_rs1_15_6 ;
wire \core/cpuregs_rs1_16_6 ;
wire \core/cpuregs_rs1_17_6 ;
wire \core/cpuregs_rs1_18_6 ;
wire \core/cpuregs_rs1_19_6 ;
wire \core/cpuregs_rs1_20_6 ;
wire \core/cpuregs_rs1_21_6 ;
wire \core/cpuregs_rs1_22_6 ;
wire \core/cpuregs_rs1_23_6 ;
wire \core/cpuregs_rs1_24_6 ;
wire \core/cpuregs_rs1_25_6 ;
wire \core/cpuregs_rs1_26_6 ;
wire \core/cpuregs_rs1_27_6 ;
wire \core/cpuregs_rs1_28_6 ;
wire \core/cpuregs_rs1_29_6 ;
wire \core/cpuregs_rs1_30_6 ;
wire \core/cpuregs_rs1_31_6 ;
wire \core/n5768_8 ;
wire \core/n5768_9 ;
wire \core/n5766_7 ;
wire \core/n5770_7 ;
wire \core/n16006_6 ;
wire \core/n16006_7 ;
wire \core/n16006_8 ;
wire \core/n11509_16 ;
wire \core/mem_xfer_6 ;
wire \core/mem_xfer_8 ;
wire \core/mem_la_read_5 ;
wire \core/mem_la_addr_28_6 ;
wire \core/mem_la_addr_28_7 ;
wire \core/mem_la_addr_24_6 ;
wire \core/mem_la_addr_24_7 ;
wire \core/mem_la_addr_24_8 ;
wire \core/mem_la_addr_16_6 ;
wire \core/mem_la_addr_11_6 ;
wire \core/mem_la_addr_9_5 ;
wire \core/mem_la_addr_8_5 ;
wire \core/mem_la_addr_5_6 ;
wire \core/mem_rdata_latched_31_5 ;
wire \core/mem_rdata_latched_30_7 ;
wire \core/mem_rdata_latched_30_8 ;
wire \core/mem_rdata_latched_29_5 ;
wire \core/mem_rdata_latched_28_6 ;
wire \core/mem_rdata_latched_28_7 ;
wire \core/mem_rdata_latched_27_6 ;
wire \core/mem_rdata_latched_26_6 ;
wire \core/mem_rdata_latched_26_7 ;
wire \core/mem_rdata_latched_25_6 ;
wire \core/mem_rdata_latched_25_7 ;
wire \core/mem_rdata_latched_24_6 ;
wire \core/mem_rdata_latched_23_6 ;
wire \core/mem_rdata_latched_21_6 ;
wire \core/mem_rdata_latched_20_6 ;
wire \core/mem_rdata_latched_11_8 ;
wire \core/mem_rdata_latched_11_9 ;
wire \core/mem_rdata_latched_10_8 ;
wire \core/mem_rdata_latched_10_9 ;
wire \core/mem_rdata_latched_6_8 ;
wire \core/mem_rdata_latched_6_9 ;
wire \core/mem_rdata_latched_6_10 ;
wire \core/mem_rdata_latched_6_11 ;
wire \core/mem_rdata_latched_5_7 ;
wire \core/mem_rdata_latched_5_8 ;
wire \core/mem_rdata_latched_4_8 ;
wire \core/mem_rdata_latched_3_9 ;
wire \core/mem_rdata_latched_3_10 ;
wire \core/mem_rdata_latched_3_11 ;
wire \core/mem_rdata_latched_3_13 ;
wire \core/mem_rdata_latched_3_14 ;
wire \core/mem_rdata_latched_3_15 ;
wire \core/mem_rdata_latched_2_8 ;
wire \core/mem_rdata_latched_2_9 ;
wire \core/mem_rdata_latched_1_6 ;
wire \core/mem_rdata_latched_0_6 ;
wire \core/n1860_6 ;
wire \core/n1860_7 ;
wire \core/n1860_8 ;
wire \core/n1860_9 ;
wire \core/n1861_5 ;
wire \core/n1862_5 ;
wire \core/n1863_5 ;
wire \core/n1864_5 ;
wire \core/n1864_6 ;
wire \core/n1952_12 ;
wire \core/n1952_13 ;
wire \core/n2203_8 ;
wire \core/n2203_10 ;
wire \core/n2204_7 ;
wire \core/n2204_8 ;
wire \core/n2204_9 ;
wire \core/n2205_9 ;
wire \core/n2205_10 ;
wire \core/n2206_8 ;
wire \core/n2206_12 ;
wire \core/n2206_13 ;
wire \core/n2206_14 ;
wire \core/n2207_8 ;
wire \core/n2207_11 ;
wire \core/n2207_12 ;
wire \core/n2207_14 ;
wire \core/n2208_7 ;
wire \core/n2208_8 ;
wire \core/n2208_11 ;
wire \core/n2209_8 ;
wire \core/n2209_9 ;
wire \core/n2209_10 ;
wire \core/n2210_8 ;
wire \core/n2210_9 ;
wire \core/n2210_10 ;
wire \core/n2210_11 ;
wire \core/n2210_12 ;
wire \core/n2211_8 ;
wire \core/n2211_11 ;
wire \core/n2212_9 ;
wire \core/n2213_7 ;
wire \core/n2213_9 ;
wire \core/n2213_10 ;
wire \core/n2213_11 ;
wire \core/n2214_8 ;
wire \core/n2214_11 ;
wire \core/n2220_8 ;
wire \core/n2220_9 ;
wire \core/n2220_10 ;
wire \core/n2221_7 ;
wire \core/n2222_8 ;
wire \core/n2222_11 ;
wire \core/n2222_13 ;
wire \core/n2226_11 ;
wire \core/n2226_12 ;
wire \core/n2226_13 ;
wire \core/n2227_7 ;
wire \core/n2227_8 ;
wire \core/n2421_6 ;
wire \core/n2421_7 ;
wire \core/n2421_8 ;
wire \core/n2421_9 ;
wire \core/n2421_10 ;
wire \core/n2421_11 ;
wire \core/n5324_6 ;
wire \core/n5324_7 ;
wire \core/n5332_6 ;
wire \core/n5346_5 ;
wire \core/n5359_6 ;
wire \core/n5359_8 ;
wire \core/n5706_6 ;
wire \core/n5706_7 ;
wire \core/n5706_8 ;
wire \core/n5710_7 ;
wire \core/n5710_8 ;
wire \core/n5712_7 ;
wire \core/n5712_8 ;
wire \core/n5712_10 ;
wire \core/n5712_11 ;
wire \core/n5713_7 ;
wire \core/n5713_8 ;
wire \core/n5715_8 ;
wire \core/n5715_9 ;
wire \core/n5715_10 ;
wire \core/n5718_8 ;
wire \core/n5718_9 ;
wire \core/n5719_5 ;
wire \core/n5720_5 ;
wire \core/n5752_5 ;
wire \core/n5752_6 ;
wire \core/n5765_8 ;
wire \core/n5765_9 ;
wire \core/n5921_5 ;
wire \core/n6005_8 ;
wire \core/n6005_9 ;
wire \core/n6005_10 ;
wire \core/n6015_5 ;
wire \core/n6093_6 ;
wire \core/n22212_5 ;
wire \core/n11111_6 ;
wire \core/n11111_7 ;
wire \core/n11234_5 ;
wire \core/n11244_5 ;
wire \core/n11539_7 ;
wire \core/n12232_7 ;
wire \core/n12232_8 ;
wire \core/n12232_9 ;
wire \core/n12232_10 ;
wire \core/n12232_11 ;
wire \core/n12232_12 ;
wire \core/n12232_13 ;
wire \core/n12471_5 ;
wire \core/n12472_5 ;
wire \core/n12489_5 ;
wire \core/n12497_6 ;
wire \core/n12500_5 ;
wire \core/n15183_5 ;
wire \core/n15183_6 ;
wire \core/n13527_7 ;
wire \core/n13527_8 ;
wire \core/n23497_5 ;
wire \core/n23497_6 ;
wire \core/n23122_6 ;
wire \core/n23122_7 ;
wire \core/n23122_8 ;
wire \core/n23122_9 ;
wire \core/n23122_10 ;
wire \core/n23122_11 ;
wire \core/n23122_12 ;
wire \core/n23122_13 ;
wire \core/n23284_5 ;
wire \core/n23284_6 ;
wire \core/n16226_6 ;
wire \core/n5769_7 ;
wire \core/wr_dcsr_ena_6 ;
wire \core/wr_dcsr_ena_7 ;
wire \core/csr_mepc_31_10 ;
wire \core/n6238_12 ;
wire \core/n6241_12 ;
wire \core/n6244_12 ;
wire \core/n6247_12 ;
wire \core/alu_out_31_14 ;
wire \core/alu_out_31_15 ;
wire \core/alu_out_31_16 ;
wire \core/alu_out_31_17 ;
wire \core/alu_out_0_15 ;
wire \core/cpuregs_wrdata_0_12 ;
wire \core/n12726_12 ;
wire \core/n12780_11 ;
wire \core/n12786_11 ;
wire \core/n15179_11 ;
wire \core/n15288_16 ;
wire \core/n15288_17 ;
wire \core/n15288_18 ;
wire \core/n15288_19 ;
wire \core/n15288_20 ;
wire \core/n15289_16 ;
wire \core/n15289_17 ;
wire \core/n15290_16 ;
wire \core/n15290_17 ;
wire \core/n15291_16 ;
wire \core/n15291_17 ;
wire \core/n15292_16 ;
wire \core/n15292_17 ;
wire \core/n15293_14 ;
wire \core/n15293_15 ;
wire \core/n15294_16 ;
wire \core/n15294_17 ;
wire \core/n15295_16 ;
wire \core/n15295_17 ;
wire \core/n15296_16 ;
wire \core/n15296_17 ;
wire \core/n15297_16 ;
wire \core/n15297_17 ;
wire \core/n15298_14 ;
wire \core/n15298_15 ;
wire \core/n15299_14 ;
wire \core/n15299_15 ;
wire \core/n15300_16 ;
wire \core/n15300_17 ;
wire \core/n15301_16 ;
wire \core/n15301_17 ;
wire \core/n15302_14 ;
wire \core/n15302_15 ;
wire \core/n15303_16 ;
wire \core/n15303_17 ;
wire \core/n15304_16 ;
wire \core/n15304_17 ;
wire \core/n15304_18 ;
wire \core/n15305_14 ;
wire \core/n15305_15 ;
wire \core/n15305_16 ;
wire \core/n15306_14 ;
wire \core/n15306_15 ;
wire \core/n15306_16 ;
wire \core/n15307_16 ;
wire \core/n15307_17 ;
wire \core/n15307_18 ;
wire \core/n15308_16 ;
wire \core/n15308_17 ;
wire \core/n15308_18 ;
wire \core/n15309_14 ;
wire \core/n15309_15 ;
wire \core/n15309_16 ;
wire \core/n15310_14 ;
wire \core/n15310_15 ;
wire \core/n15310_16 ;
wire \core/n15311_16 ;
wire \core/n15311_17 ;
wire \core/n15311_18 ;
wire \core/n15312_14 ;
wire \core/n15312_15 ;
wire \core/n15312_16 ;
wire \core/n15312_17 ;
wire \core/n15312_18 ;
wire \core/n15312_19 ;
wire \core/n15313_13 ;
wire \core/n15313_14 ;
wire \core/n15313_15 ;
wire \core/n15314_15 ;
wire \core/n15314_16 ;
wire \core/n15314_17 ;
wire \core/n15314_18 ;
wire \core/n15315_15 ;
wire \core/n15315_16 ;
wire \core/n15315_17 ;
wire \core/n15315_18 ;
wire \core/n15315_19 ;
wire \core/n15316_15 ;
wire \core/n15316_16 ;
wire \core/n15316_17 ;
wire \core/n15317_15 ;
wire \core/n15317_16 ;
wire \core/n15317_17 ;
wire \core/n15318_15 ;
wire \core/n15318_16 ;
wire \core/n15318_17 ;
wire \core/n15318_18 ;
wire \core/n15318_19 ;
wire \core/n15319_15 ;
wire \core/n15319_16 ;
wire \core/n15319_17 ;
wire \core/n15619_10 ;
wire \core/n15620_10 ;
wire \core/n15621_10 ;
wire \core/n15254_17 ;
wire \core/n15250_24 ;
wire \core/n15250_25 ;
wire \core/n15397_19 ;
wire \core/n15397_20 ;
wire \core/n15397_21 ;
wire \core/n15399_21 ;
wire \core/n15401_18 ;
wire \core/n15403_18 ;
wire \core/n15405_18 ;
wire \core/n15407_18 ;
wire \core/n15409_18 ;
wire \core/n15411_18 ;
wire \core/n15413_18 ;
wire \core/n15415_18 ;
wire \core/n15417_18 ;
wire \core/n15419_18 ;
wire \core/n15421_18 ;
wire \core/n15423_18 ;
wire \core/n15425_18 ;
wire \core/n15427_18 ;
wire \core/n15429_18 ;
wire \core/n15431_18 ;
wire \core/n15433_18 ;
wire \core/n15435_18 ;
wire \core/n15437_18 ;
wire \core/n15439_18 ;
wire \core/n15441_18 ;
wire \core/n15443_18 ;
wire \core/n15445_18 ;
wire \core/n15447_18 ;
wire \core/n15449_18 ;
wire \core/n15451_18 ;
wire \core/n15453_18 ;
wire \core/n15455_18 ;
wire \core/n15457_18 ;
wire \core/n15459_20 ;
wire \core/n15459_21 ;
wire \core/n15391_29 ;
wire \core/n15391_31 ;
wire \core/n15392_27 ;
wire \core/n15392_28 ;
wire \core/n15111_19 ;
wire \core/n15113_17 ;
wire \core/n15461_13 ;
wire \core/n15461_14 ;
wire \core/n15463_13 ;
wire \core/n15465_13 ;
wire \core/n15467_13 ;
wire \core/n15469_13 ;
wire \core/n15471_13 ;
wire \core/n15473_13 ;
wire \core/n15475_13 ;
wire \core/n15477_13 ;
wire \core/n15479_13 ;
wire \core/n15481_13 ;
wire \core/n15483_13 ;
wire \core/n15485_13 ;
wire \core/n15487_13 ;
wire \core/n15489_13 ;
wire \core/n15491_13 ;
wire \core/n15493_13 ;
wire \core/n15495_13 ;
wire \core/n15497_13 ;
wire \core/n15499_13 ;
wire \core/n15501_13 ;
wire \core/n15503_13 ;
wire \core/n15505_13 ;
wire \core/n15507_13 ;
wire \core/n15509_13 ;
wire \core/n15511_13 ;
wire \core/n15513_13 ;
wire \core/n15515_13 ;
wire \core/n15517_13 ;
wire \core/n15519_13 ;
wire \core/n15521_13 ;
wire \core/n15523_13 ;
wire \core/n15625_14 ;
wire \core/n15625_15 ;
wire \core/n15625_16 ;
wire \core/n15625_17 ;
wire \core/n15625_18 ;
wire \core/n15627_14 ;
wire \core/n15627_15 ;
wire \core/n15629_14 ;
wire \core/n15629_15 ;
wire \core/n15631_14 ;
wire \core/n15631_15 ;
wire \core/n15633_14 ;
wire \core/n15633_15 ;
wire \core/n15635_14 ;
wire \core/n15635_15 ;
wire \core/n15637_14 ;
wire \core/n15637_15 ;
wire \core/n15639_14 ;
wire \core/n15639_15 ;
wire \core/n15641_14 ;
wire \core/n15641_15 ;
wire \core/n15643_14 ;
wire \core/n15643_15 ;
wire \core/n15645_14 ;
wire \core/n15645_15 ;
wire \core/n15647_14 ;
wire \core/n15647_15 ;
wire \core/n15649_14 ;
wire \core/n15649_15 ;
wire \core/n15651_14 ;
wire \core/n15651_15 ;
wire \core/n15653_14 ;
wire \core/n15653_15 ;
wire \core/n15655_14 ;
wire \core/n15655_15 ;
wire \core/n15657_14 ;
wire \core/n15657_15 ;
wire \core/n15659_14 ;
wire \core/n15659_15 ;
wire \core/n15661_14 ;
wire \core/n15661_15 ;
wire \core/n15663_14 ;
wire \core/n15663_15 ;
wire \core/n15665_14 ;
wire \core/n15665_15 ;
wire \core/n15667_14 ;
wire \core/n15667_15 ;
wire \core/n15669_14 ;
wire \core/n15669_15 ;
wire \core/n15671_14 ;
wire \core/n15671_15 ;
wire \core/n15673_14 ;
wire \core/n15673_15 ;
wire \core/n15675_14 ;
wire \core/n15675_15 ;
wire \core/n15677_14 ;
wire \core/n15677_15 ;
wire \core/n15679_14 ;
wire \core/n15679_15 ;
wire \core/n15681_14 ;
wire \core/n15681_15 ;
wire \core/n15683_14 ;
wire \core/n15683_15 ;
wire \core/n15685_14 ;
wire \core/n15685_15 ;
wire \core/n15687_14 ;
wire \core/n15687_15 ;
wire \core/mem_state_1_13 ;
wire \core/n16014_8 ;
wire \core/n16014_9 ;
wire \core/n16014_10 ;
wire \core/cpuregs_rs1_0_10 ;
wire \core/n5768_10 ;
wire \core/mem_xfer_9 ;
wire \core/mem_la_addr_24_9 ;
wire \core/mem_la_addr_24_10 ;
wire \core/mem_la_addr_8_7 ;
wire \core/mem_la_addr_5_7 ;
wire \core/mem_rdata_latched_31_6 ;
wire \core/mem_rdata_latched_31_7 ;
wire \core/mem_rdata_latched_31_8 ;
wire \core/mem_rdata_latched_30_9 ;
wire \core/mem_rdata_latched_30_10 ;
wire \core/mem_rdata_latched_30_11 ;
wire \core/mem_rdata_latched_29_6 ;
wire \core/mem_rdata_latched_29_7 ;
wire \core/mem_rdata_latched_29_8 ;
wire \core/mem_rdata_latched_28_8 ;
wire \core/mem_rdata_latched_28_9 ;
wire \core/mem_rdata_latched_28_10 ;
wire \core/mem_rdata_latched_27_7 ;
wire \core/mem_rdata_latched_27_8 ;
wire \core/mem_rdata_latched_27_9 ;
wire \core/mem_rdata_latched_26_9 ;
wire \core/mem_rdata_latched_26_10 ;
wire \core/mem_rdata_latched_25_8 ;
wire \core/mem_rdata_latched_25_9 ;
wire \core/mem_rdata_latched_25_10 ;
wire \core/mem_rdata_latched_24_7 ;
wire \core/mem_rdata_latched_24_8 ;
wire \core/mem_rdata_latched_23_7 ;
wire \core/mem_rdata_latched_23_8 ;
wire \core/mem_rdata_latched_23_10 ;
wire \core/mem_rdata_latched_21_7 ;
wire \core/mem_rdata_latched_21_8 ;
wire \core/mem_rdata_latched_21_9 ;
wire \core/mem_rdata_latched_21_10 ;
wire \core/mem_rdata_latched_20_7 ;
wire \core/mem_rdata_latched_20_8 ;
wire \core/mem_rdata_latched_20_9 ;
wire \core/mem_rdata_latched_20_10 ;
wire \core/mem_rdata_latched_12_9 ;
wire \core/mem_rdata_latched_10_10 ;
wire \core/mem_rdata_latched_6_12 ;
wire \core/mem_rdata_latched_6_13 ;
wire \core/mem_rdata_latched_6_14 ;
wire \core/mem_rdata_latched_6_15 ;
wire \core/mem_rdata_latched_3_16 ;
wire \core/mem_rdata_latched_3_17 ;
wire \core/mem_rdata_latched_3_19 ;
wire \core/mem_rdata_latched_2_10 ;
wire \core/mem_rdata_latched_2_11 ;
wire \core/mem_rdata_latched_2_12 ;
wire \core/mem_rdata_latched_1_7 ;
wire \core/mem_rdata_latched_0_7 ;
wire \core/n1864_7 ;
wire \core/n1952_14 ;
wire \core/n2203_12 ;
wire \core/n2205_13 ;
wire \core/n2206_17 ;
wire \core/n2207_15 ;
wire \core/n2207_16 ;
wire \core/n2208_15 ;
wire \core/n2208_16 ;
wire \core/n2208_17 ;
wire \core/n2209_13 ;
wire \core/n2209_14 ;
wire \core/n2209_15 ;
wire \core/n2210_15 ;
wire \core/n2210_16 ;
wire \core/n2211_12 ;
wire \core/n2221_9 ;
wire \core/n2221_10 ;
wire \core/n2222_14 ;
wire \core/n2227_9 ;
wire \core/n2421_12 ;
wire \core/n2421_13 ;
wire \core/n2421_14 ;
wire \core/n2421_15 ;
wire \core/n5359_9 ;
wire \core/n5359_10 ;
wire \core/n5706_9 ;
wire \core/n5710_10 ;
wire \core/n5718_10 ;
wire \core/n6005_11 ;
wire \core/n6005_12 ;
wire \core/n11234_6 ;
wire \core/n15183_7 ;
wire \core/n15183_8 ;
wire \core/n23284_7 ;
wire \core/n23284_8 ;
wire \core/n23284_9 ;
wire \core/alu_out_0_17 ;
wire \core/alu_out_0_18 ;
wire \core/n15288_21 ;
wire \core/n15289_18 ;
wire \core/n15290_18 ;
wire \core/n15291_18 ;
wire \core/n15292_18 ;
wire \core/n15293_16 ;
wire \core/n15293_17 ;
wire \core/n15294_18 ;
wire \core/n15295_18 ;
wire \core/n15296_18 ;
wire \core/n15297_18 ;
wire \core/n15298_16 ;
wire \core/n15298_17 ;
wire \core/n15299_16 ;
wire \core/n15299_17 ;
wire \core/n15300_18 ;
wire \core/n15301_18 ;
wire \core/n15302_16 ;
wire \core/n15302_17 ;
wire \core/n15303_18 ;
wire \core/n15304_19 ;
wire \core/n15304_20 ;
wire \core/n15305_17 ;
wire \core/n15305_18 ;
wire \core/n15306_17 ;
wire \core/n15306_18 ;
wire \core/n15307_19 ;
wire \core/n15308_19 ;
wire \core/n15309_17 ;
wire \core/n15309_18 ;
wire \core/n15310_17 ;
wire \core/n15310_18 ;
wire \core/n15311_19 ;
wire \core/n15312_20 ;
wire \core/n15312_21 ;
wire \core/n15312_22 ;
wire \core/n15313_16 ;
wire \core/n15313_17 ;
wire \core/n15314_19 ;
wire \core/n15314_20 ;
wire \core/n15315_20 ;
wire \core/n15316_18 ;
wire \core/n15316_19 ;
wire \core/n15317_18 ;
wire \core/n15317_19 ;
wire \core/n15318_20 ;
wire \core/n15319_18 ;
wire \core/n15319_19 ;
wire \core/n15319_20 ;
wire \core/n15619_11 ;
wire \core/n15250_26 ;
wire \core/n15397_22 ;
wire \core/n15397_23 ;
wire \core/n15397_24 ;
wire \core/n15399_24 ;
wire \core/n15401_19 ;
wire \core/n15401_20 ;
wire \core/n15403_19 ;
wire \core/n15403_20 ;
wire \core/n15405_19 ;
wire \core/n15405_20 ;
wire \core/n15407_19 ;
wire \core/n15407_20 ;
wire \core/n15409_19 ;
wire \core/n15409_20 ;
wire \core/n15411_19 ;
wire \core/n15411_20 ;
wire \core/n15413_19 ;
wire \core/n15413_20 ;
wire \core/n15415_19 ;
wire \core/n15415_20 ;
wire \core/n15417_19 ;
wire \core/n15417_20 ;
wire \core/n15419_19 ;
wire \core/n15419_20 ;
wire \core/n15421_19 ;
wire \core/n15421_20 ;
wire \core/n15423_19 ;
wire \core/n15423_20 ;
wire \core/n15425_19 ;
wire \core/n15425_20 ;
wire \core/n15427_19 ;
wire \core/n15427_20 ;
wire \core/n15429_19 ;
wire \core/n15429_20 ;
wire \core/n15431_19 ;
wire \core/n15431_20 ;
wire \core/n15433_19 ;
wire \core/n15433_20 ;
wire \core/n15435_19 ;
wire \core/n15435_20 ;
wire \core/n15437_19 ;
wire \core/n15437_20 ;
wire \core/n15439_19 ;
wire \core/n15439_20 ;
wire \core/n15441_19 ;
wire \core/n15441_20 ;
wire \core/n15443_19 ;
wire \core/n15443_20 ;
wire \core/n15445_19 ;
wire \core/n15445_20 ;
wire \core/n15447_19 ;
wire \core/n15447_20 ;
wire \core/n15449_19 ;
wire \core/n15449_20 ;
wire \core/n15451_19 ;
wire \core/n15451_20 ;
wire \core/n15453_19 ;
wire \core/n15453_20 ;
wire \core/n15455_19 ;
wire \core/n15455_20 ;
wire \core/n15457_19 ;
wire \core/n15457_20 ;
wire \core/n15459_22 ;
wire \core/n15459_23 ;
wire \core/n15391_33 ;
wire \core/n15391_34 ;
wire \core/n15461_16 ;
wire \core/n15461_17 ;
wire \core/n15463_14 ;
wire \core/n15463_15 ;
wire \core/n15463_16 ;
wire \core/n15463_17 ;
wire \core/n15465_15 ;
wire \core/n15465_16 ;
wire \core/n15467_14 ;
wire \core/n15467_15 ;
wire \core/n15467_16 ;
wire \core/n15469_14 ;
wire \core/n15469_15 ;
wire \core/n15471_14 ;
wire \core/n15471_15 ;
wire \core/n15471_16 ;
wire \core/n15473_14 ;
wire \core/n15473_15 ;
wire \core/n15473_16 ;
wire \core/n15473_17 ;
wire \core/n15475_14 ;
wire \core/n15475_15 ;
wire \core/n15475_16 ;
wire \core/n15475_17 ;
wire \core/n15477_14 ;
wire \core/n15477_15 ;
wire \core/n15479_14 ;
wire \core/n15481_14 ;
wire \core/n15481_15 ;
wire \core/n15483_14 ;
wire \core/n15483_15 ;
wire \core/n15485_14 ;
wire \core/n15485_15 ;
wire \core/n15487_14 ;
wire \core/n15487_15 ;
wire \core/n15487_16 ;
wire \core/n15487_17 ;
wire \core/n15489_14 ;
wire \core/n15491_14 ;
wire \core/n15493_14 ;
wire \core/n15493_15 ;
wire \core/n15495_14 ;
wire \core/n15495_15 ;
wire \core/n15495_16 ;
wire \core/n15495_17 ;
wire \core/n15497_14 ;
wire \core/n15497_15 ;
wire \core/n15497_16 ;
wire \core/n15497_17 ;
wire \core/n15499_14 ;
wire \core/n15499_15 ;
wire \core/n15499_16 ;
wire \core/n15499_17 ;
wire \core/n15501_14 ;
wire \core/n15501_15 ;
wire \core/n15503_14 ;
wire \core/n15503_15 ;
wire \core/n15503_16 ;
wire \core/n15505_14 ;
wire \core/n15507_14 ;
wire \core/n15507_15 ;
wire \core/n15507_16 ;
wire \core/n15509_14 ;
wire \core/n15509_15 ;
wire \core/n15509_16 ;
wire \core/n15509_17 ;
wire \core/n15511_14 ;
wire \core/n15511_15 ;
wire \core/n15511_16 ;
wire \core/n15513_14 ;
wire \core/n15513_15 ;
wire \core/n15513_16 ;
wire \core/n15513_17 ;
wire \core/n15515_14 ;
wire \core/n15515_15 ;
wire \core/n15515_16 ;
wire \core/n15515_17 ;
wire \core/n15517_14 ;
wire \core/n15517_15 ;
wire \core/n15517_16 ;
wire \core/n15517_17 ;
wire \core/n15519_14 ;
wire \core/n15519_15 ;
wire \core/n15519_16 ;
wire \core/n15519_17 ;
wire \core/n15521_14 ;
wire \core/n15521_15 ;
wire \core/n15523_14 ;
wire \core/n15523_15 ;
wire \core/n15523_16 ;
wire \core/n16014_11 ;
wire \core/n16014_12 ;
wire \core/n16014_13 ;
wire \core/n16006_10 ;
wire \core/mem_la_addr_24_11 ;
wire \core/mem_rdata_latched_30_12 ;
wire \core/mem_rdata_latched_30_13 ;
wire \core/mem_rdata_latched_29_9 ;
wire \core/mem_rdata_latched_29_10 ;
wire \core/mem_rdata_latched_28_11 ;
wire \core/mem_rdata_latched_28_12 ;
wire \core/mem_rdata_latched_27_10 ;
wire \core/mem_rdata_latched_27_11 ;
wire \core/mem_rdata_latched_27_12 ;
wire \core/mem_rdata_latched_26_11 ;
wire \core/mem_rdata_latched_26_12 ;
wire \core/mem_rdata_latched_25_11 ;
wire \core/mem_rdata_latched_24_9 ;
wire \core/mem_rdata_latched_23_11 ;
wire \core/mem_rdata_latched_23_12 ;
wire \core/mem_rdata_latched_21_11 ;
wire \core/mem_rdata_latched_21_12 ;
wire \core/mem_rdata_latched_21_13 ;
wire \core/mem_rdata_latched_20_11 ;
wire \core/mem_rdata_latched_20_12 ;
wire \core/mem_rdata_latched_20_13 ;
wire \core/mem_rdata_latched_20_14 ;
wire \core/mem_rdata_latched_20_15 ;
wire \core/mem_rdata_latched_6_16 ;
wire \core/mem_rdata_latched_6_17 ;
wire \core/mem_rdata_latched_6_18 ;
wire \core/mem_rdata_latched_3_20 ;
wire \core/mem_rdata_latched_2_13 ;
wire \core/mem_rdata_latched_2_14 ;
wire \core/mem_rdata_latched_2_15 ;
wire \core/mem_rdata_latched_2_16 ;
wire \core/mem_rdata_latched_2_17 ;
wire \core/n1952_15 ;
wire \core/n2421_16 ;
wire \core/n2421_17 ;
wire \core/n5706_10 ;
wire \core/n15183_9 ;
wire \core/n15183_10 ;
wire \core/n15183_11 ;
wire \core/n23284_11 ;
wire \core/alu_out_0_19 ;
wire \core/alu_out_0_20 ;
wire \core/n15293_18 ;
wire \core/n15298_18 ;
wire \core/n15299_18 ;
wire \core/n15302_18 ;
wire \core/n15305_19 ;
wire \core/n15306_19 ;
wire \core/n15309_19 ;
wire \core/n15310_19 ;
wire \core/n15313_18 ;
wire \core/n15313_19 ;
wire \core/n15314_21 ;
wire \core/n15316_20 ;
wire \core/n15317_20 ;
wire \core/n15397_25 ;
wire \core/n15397_26 ;
wire \core/n15399_25 ;
wire \core/n15399_26 ;
wire \core/n15401_21 ;
wire \core/n15401_22 ;
wire \core/n15401_23 ;
wire \core/n15403_21 ;
wire \core/n15403_22 ;
wire \core/n15405_21 ;
wire \core/n15407_21 ;
wire \core/n15409_21 ;
wire \core/n15411_21 ;
wire \core/n15413_21 ;
wire \core/n15415_21 ;
wire \core/n15417_21 ;
wire \core/n15419_21 ;
wire \core/n15421_21 ;
wire \core/n15423_21 ;
wire \core/n15425_21 ;
wire \core/n15427_21 ;
wire \core/n15429_21 ;
wire \core/n15431_21 ;
wire \core/n15433_21 ;
wire \core/n15435_21 ;
wire \core/n15437_21 ;
wire \core/n15439_21 ;
wire \core/n15441_21 ;
wire \core/n15443_21 ;
wire \core/n15445_21 ;
wire \core/n15447_21 ;
wire \core/n15449_21 ;
wire \core/n15451_21 ;
wire \core/n15453_21 ;
wire \core/n15453_22 ;
wire \core/n15455_21 ;
wire \core/n15455_22 ;
wire \core/n15457_21 ;
wire \core/n15457_22 ;
wire \core/n15459_24 ;
wire \core/n15459_25 ;
wire \core/n15459_26 ;
wire \core/n15459_27 ;
wire \core/n15461_18 ;
wire \core/n15461_19 ;
wire \core/n15461_20 ;
wire \core/n15461_21 ;
wire \core/n15461_22 ;
wire \core/n15463_18 ;
wire \core/n15463_19 ;
wire \core/n15463_20 ;
wire \core/n15463_21 ;
wire \core/n15465_17 ;
wire \core/n15465_18 ;
wire \core/n15465_19 ;
wire \core/n15465_20 ;
wire \core/n15465_21 ;
wire \core/n15467_17 ;
wire \core/n15467_18 ;
wire \core/n15467_19 ;
wire \core/n15467_20 ;
wire \core/n15467_21 ;
wire \core/n15469_16 ;
wire \core/n15469_17 ;
wire \core/n15469_18 ;
wire \core/n15469_19 ;
wire \core/n15471_17 ;
wire \core/n15471_18 ;
wire \core/n15471_19 ;
wire \core/n15471_20 ;
wire \core/n15473_18 ;
wire \core/n15473_19 ;
wire \core/n15473_20 ;
wire \core/n15473_21 ;
wire \core/n15473_22 ;
wire \core/n15475_18 ;
wire \core/n15475_19 ;
wire \core/n15475_20 ;
wire \core/n15475_21 ;
wire \core/n15477_16 ;
wire \core/n15477_17 ;
wire \core/n15477_18 ;
wire \core/n15477_19 ;
wire \core/n15479_15 ;
wire \core/n15479_16 ;
wire \core/n15481_16 ;
wire \core/n15481_17 ;
wire \core/n15481_18 ;
wire \core/n15481_19 ;
wire \core/n15483_16 ;
wire \core/n15483_17 ;
wire \core/n15483_18 ;
wire \core/n15483_19 ;
wire \core/n15485_16 ;
wire \core/n15485_17 ;
wire \core/n15485_18 ;
wire \core/n15485_19 ;
wire \core/n15487_18 ;
wire \core/n15487_19 ;
wire \core/n15489_15 ;
wire \core/n15489_16 ;
wire \core/n15491_15 ;
wire \core/n15491_16 ;
wire \core/n15493_16 ;
wire \core/n15493_17 ;
wire \core/n15495_18 ;
wire \core/n15495_19 ;
wire \core/n15497_18 ;
wire \core/n15497_19 ;
wire \core/n15499_18 ;
wire \core/n15499_19 ;
wire \core/n15501_16 ;
wire \core/n15501_17 ;
wire \core/n15501_18 ;
wire \core/n15503_17 ;
wire \core/n15503_18 ;
wire \core/n15503_19 ;
wire \core/n15505_15 ;
wire \core/n15505_16 ;
wire \core/n15507_17 ;
wire \core/n15507_18 ;
wire \core/n15507_19 ;
wire \core/n15507_20 ;
wire \core/n15507_21 ;
wire \core/n15509_18 ;
wire \core/n15509_19 ;
wire \core/n15509_20 ;
wire \core/n15509_21 ;
wire \core/n15511_17 ;
wire \core/n15511_18 ;
wire \core/n15511_19 ;
wire \core/n15513_18 ;
wire \core/n15513_19 ;
wire \core/n15515_18 ;
wire \core/n15515_19 ;
wire \core/n15517_18 ;
wire \core/n15517_19 ;
wire \core/n15517_20 ;
wire \core/n15517_21 ;
wire \core/n15519_18 ;
wire \core/n15519_19 ;
wire \core/n15519_20 ;
wire \core/n15521_16 ;
wire \core/n15521_17 ;
wire \core/n15521_18 ;
wire \core/n15523_17 ;
wire \core/n15523_18 ;
wire \core/mem_rdata_latched_28_13 ;
wire \core/mem_rdata_latched_26_13 ;
wire \core/mem_rdata_latched_25_12 ;
wire \core/mem_rdata_latched_23_13 ;
wire \core/mem_rdata_latched_21_14 ;
wire \core/mem_rdata_latched_21_15 ;
wire \core/mem_rdata_latched_20_16 ;
wire \core/mem_rdata_latched_20_17 ;
wire \core/mem_rdata_latched_20_18 ;
wire \core/mem_rdata_latched_6_19 ;
wire \core/mem_rdata_latched_6_20 ;
wire \core/mem_rdata_latched_2_18 ;
wire \core/mem_rdata_latched_2_19 ;
wire \core/mem_rdata_latched_2_20 ;
wire \core/n23284_12 ;
wire \core/n15313_20 ;
wire \core/n15457_23 ;
wire \core/n15461_23 ;
wire \core/n15461_24 ;
wire \core/n15479_17 ;
wire \core/n15479_18 ;
wire \core/n15489_17 ;
wire \core/n15489_18 ;
wire \core/n15489_19 ;
wire \core/n15491_17 ;
wire \core/n15491_18 ;
wire \core/n15493_18 ;
wire \core/n15493_19 ;
wire \core/n15499_20 ;
wire \core/n15501_19 ;
wire \core/n15501_20 ;
wire \core/n15501_21 ;
wire \core/n15503_20 ;
wire \core/n15505_17 ;
wire \core/n15505_18 ;
wire \core/n15509_22 ;
wire \core/n15511_20 ;
wire \core/n15511_21 ;
wire \core/n15521_19 ;
wire \core/n15479_19 ;
wire \core/n15491_19 ;
wire \core/n15501_22 ;
wire \core/n15505_19 ;
wire \core/mem_la_addr_17_7 ;
wire \core/mem_rdata_latched_25_14 ;
wire \core/mem_rdata_latched_28_15 ;
wire \core/mem_rdata_latched_3_22 ;
wire \core/n12470_7 ;
wire \core/n15390_32 ;
wire \core/n15501_24 ;
wire \core/n16062_10 ;
wire \core/n5768_12 ;
wire \core/n5312_8 ;
wire \core/n5407_5 ;
wire \core/n12726_15 ;
wire \core/mem_la_addr_21_7 ;
wire \core/n12492_6 ;
wire \core/n12489_7 ;
wire \core/csr_mepc_31_12 ;
wire \core/n11114_5 ;
wire \core/n15461_26 ;
wire \core/n23488_8 ;
wire \core/n5376_6 ;
wire \core/n5312_10 ;
wire \core/n5324_9 ;
wire \core/n2222_16 ;
wire \core/wr_dscratch_ena_6 ;
wire \core/mem_rdata_latched_3_24 ;
wire \core/mem_16bit_buffer_15_11 ;
wire \core/mem_xfer_11 ;
wire \core/n5718_12 ;
wire \core/n12486_6 ;
wire \core/n23284_14 ;
wire \core/n15399_28 ;
wire \core/n15465_23 ;
wire \core/n2222_18 ;
wire \core/n5772_11 ;
wire \core/n1860_11 ;
wire \core/n21956_6 ;
wire \core/n21700_6 ;
wire \core/n21444_6 ;
wire \core/n21220_7 ;
wire \core/n2208_19 ;
wire \core/n5707_9 ;
wire \core/n2211_14 ;
wire \core/n16006_12 ;
wire \core/n19690_6 ;
wire \core/n5359_12 ;
wire \core/n5332_8 ;
wire \core/n5324_11 ;
wire \core/n5916_5 ;
wire \core/n5904_6 ;
wire \core/latched_rd_0_11 ;
wire \core/latched_rd_1_11 ;
wire \core/latched_rd_2_11 ;
wire \core/latched_rd_3_11 ;
wire \core/latched_rd_4_12 ;
wire \core/n15250_28 ;
wire \core/n14088_7 ;
wire \core/n15399_30 ;
wire \core/n2207_18 ;
wire \core/n5771_8 ;
wire \core/n2208_23 ;
wire \core/n2206_19 ;
wire \core/n2205_15 ;
wire \core/n2203_15 ;
wire \core/n2207_20 ;
wire \core/n2210_18 ;
wire \core/n2203_17 ;
wire \core/n2226_15 ;
wire \core/n15270_20 ;
wire \core/n15268_20 ;
wire \core/n15266_20 ;
wire \core/n15264_20 ;
wire \core/n23088_6 ;
wire \core/n15390_34 ;
wire \core/n5712_14 ;
wire \core/n2214_15 ;
wire \core/n5765_11 ;
wire \core/n5332_10 ;
wire \core/n5716_9 ;
wire \core/n2206_21 ;
wire \core/n1952_17 ;
wire \core/n5718_14 ;
wire \core/mem_rdata_latched_11_11 ;
wire \core/n11093_8 ;
wire \core/cmt_dcause_0_6 ;
wire \core/n11111_9 ;
wire \core/n5712_16 ;
wire \core/n5359_14 ;
wire \core/n5938_6 ;
wire \core/n5897_5 ;
wire \core/n5889_5 ;
wire \core/n5874_5 ;
wire \core/n5853_6 ;
wire \core/n6193_13 ;
wire \core/n5720_8 ;
wire \core/n2206_23 ;
wire \core/n2220_13 ;
wire \core/n2205_17 ;
wire \core/n5772_13 ;
wire \core/n5346_8 ;
wire \core/n5765_13 ;
wire \core/n5364_5 ;
wire \core/n5317_6 ;
wire \core/mem_rdata_latched_26_15 ;
wire \core/csr_mtval_31_11 ;
wire \core/csr_mcause_30_11 ;
wire \core/n11539_9 ;
wire \core/n7354_5 ;
wire \core/n2221_13 ;
wire \core/n2208_25 ;
wire \core/n2206_25 ;
wire \core/n5716_11 ;
wire \core/n2214_17 ;
wire \core/n2212_11 ;
wire \core/n2211_16 ;
wire \core/n5714_9 ;
wire \core/n2214_19 ;
wire \core/n5769_9 ;
wire \core/mem_rdata_latched_23_15 ;
wire \core/mem_rdata_latched_3_26 ;
wire \core/n1742_6 ;
wire \core/n2205_19 ;
wire \core/n5767_10 ;
wire \core/n1952_19 ;
wire \core/n5710_12 ;
wire \core/n2214_21 ;
wire \core/n2204_12 ;
wire \core/n5709_6 ;
wire \core/n5708_7 ;
wire \core/n5707_11 ;
wire \core/n5706_12 ;
wire \core/n2214_23 ;
wire \core/n2209_17 ;
wire \core/n13557_7 ;
wire \core/n13556_7 ;
wire \core/n13555_7 ;
wire \core/n13554_7 ;
wire \core/n13553_7 ;
wire \core/n13552_7 ;
wire \core/n13551_7 ;
wire \core/n13550_7 ;
wire \core/n13549_7 ;
wire \core/n13548_7 ;
wire \core/n13547_7 ;
wire \core/n13546_7 ;
wire \core/n13545_7 ;
wire \core/n13544_7 ;
wire \core/n13543_7 ;
wire \core/n13542_7 ;
wire \core/n13541_7 ;
wire \core/n13540_7 ;
wire \core/n13539_7 ;
wire \core/n13538_7 ;
wire \core/n13537_7 ;
wire \core/n13536_7 ;
wire \core/n13535_7 ;
wire \core/n13534_7 ;
wire \core/n13533_7 ;
wire \core/n13532_7 ;
wire \core/n13531_7 ;
wire \core/n13530_7 ;
wire \core/n13529_7 ;
wire \core/n13528_7 ;
wire \core/n13527_10 ;
wire \core/alu_out_0_22 ;
wire \core/n12501_5 ;
wire \core/n12495_6 ;
wire \core/n2203_19 ;
wire \core/n15391_38 ;
wire \core/n15111_21 ;
wire \core/n15399_32 ;
wire \core/n15397_28 ;
wire \core/n15459_29 ;
wire \core/n15727_11 ;
wire \core/mem_wordsize_1_10 ;
wire \core/mem_la_addr_8_11 ;
wire \core/mem_la_addr_9_10 ;
wire \core/mem_la_addr_26_8 ;
wire \core/mem_la_addr_30_8 ;
wire \core/mem_la_addr_2_7 ;
wire \core/mem_la_addr_3_7 ;
wire \core/mem_la_addr_4_7 ;
wire \core/mem_la_addr_5_9 ;
wire \core/mem_la_addr_6_7 ;
wire \core/mem_la_addr_7_7 ;
wire \core/mem_la_addr_10_7 ;
wire \core/mem_la_addr_11_8 ;
wire \core/mem_la_addr_12_7 ;
wire \core/mem_la_addr_13_7 ;
wire \core/mem_la_addr_14_7 ;
wire \core/mem_la_addr_15_7 ;
wire \core/mem_la_addr_16_8 ;
wire \core/mem_la_addr_17_9 ;
wire \core/mem_la_addr_18_7 ;
wire \core/mem_la_addr_19_7 ;
wire \core/mem_la_addr_20_7 ;
wire \core/mem_la_addr_21_9 ;
wire \core/mem_la_addr_22_7 ;
wire \core/mem_la_addr_23_7 ;
wire \core/mem_la_addr_24_13 ;
wire \core/mem_la_addr_26_10 ;
wire \core/mem_la_addr_27_7 ;
wire \core/mem_la_addr_28_9 ;
wire \core/mem_la_addr_30_10 ;
wire \core/n15403_25 ;
wire \core/n15401_26 ;
wire \core/n15399_34 ;
wire \core/n14532_4 ;
wire \core/n14534_4 ;
wire \core/n14536_4 ;
wire \core/n14538_4 ;
wire \core/n14540_4 ;
wire \core/n14542_4 ;
wire \core/n14544_4 ;
wire \core/n14546_4 ;
wire \core/n14548_4 ;
wire \core/n14550_4 ;
wire \core/n14552_4 ;
wire \core/n14554_4 ;
wire \core/n14556_4 ;
wire \core/n14558_4 ;
wire \core/n14560_4 ;
wire \core/n14562_4 ;
wire \core/n14564_4 ;
wire \core/n14566_4 ;
wire \core/n14568_4 ;
wire \core/n14570_4 ;
wire \core/n14572_4 ;
wire \core/n14574_4 ;
wire \core/n14576_4 ;
wire \core/n14578_4 ;
wire \core/n14632_4 ;
wire \core/n14634_4 ;
wire \core/n14636_4 ;
wire \core/n14638_4 ;
wire \core/n14640_4 ;
wire \core/n14642_4 ;
wire \core/n14644_4 ;
wire \core/n14646_4 ;
wire \core/n14648_4 ;
wire \core/n14650_4 ;
wire \core/n14652_4 ;
wire \core/n14654_4 ;
wire \core/n14656_4 ;
wire \core/n14658_4 ;
wire \core/n14660_4 ;
wire \core/n14662_4 ;
wire \core/n14664_4 ;
wire \core/n14666_4 ;
wire \core/n14668_4 ;
wire \core/n14670_4 ;
wire \core/n14672_4 ;
wire \core/n14674_4 ;
wire \core/n14676_4 ;
wire \core/n14678_4 ;
wire \core/cpuregs_rs1_0_12 ;
wire \core/n5711_6 ;
wire \core/n5769_11 ;
wire \core/n2221_15 ;
wire \core/n2222_20 ;
wire \core/n2213_13 ;
wire \core/n2212_13 ;
wire \core/n2211_18 ;
wire \core/n2210_20 ;
wire \core/n2209_19 ;
wire \core/n2208_27 ;
wire \core/n2207_22 ;
wire \core/n2206_27 ;
wire \core/n2205_21 ;
wire \core/mem_rdata_latched_12_11 ;
wire \core/n2220_15 ;
wire \core/n2214_25 ;
wire \core/n2203_21 ;
wire \core/mem_rdata_latched_24_11 ;
wire \core/mem_rdata_latched_24_13 ;
wire \core/mem_rdata_latched_30_15 ;
wire \core/mem_rdata_q_11_12 ;
wire \core/mem_rdata_q_19_10 ;
wire \core/mem_la_secondword_8 ;
wire \core/n21098_7 ;
wire \core/n23456_6 ;
wire \core/n23488_10 ;
wire \core/mem_state_1_15 ;
wire \core/reg_op2_31_8 ;
wire \core/mem_do_prefetch_8 ;
wire \core/n12130_6 ;
wire \core/n16314_5 ;
wire \core/n23494_5 ;
wire \core/n23312_5 ;
wire \core/n2306_5 ;
wire \core/mem_la_read ;
wire \core/n12095_11 ;
wire \core/n12096_8 ;
wire \core/n12097_8 ;
wire \core/n12098_9 ;
wire \core/n13063_8 ;
wire \core/n23122_15 ;
wire \core/n12837_8 ;
wire \core/n23497_9 ;
wire \core/n15287_7 ;
wire \core/n15287_9 ;
wire \core/n5749_9 ;
wire \core/n5747_10 ;
wire \core/n2208_29 ;
wire \core/n15391_40 ;
wire \core/n13527_13 ;
wire \core/n13527_14 ;
wire \core/mem_la_addr_22_9 ;
wire \core/n15250_30 ;
wire \core/n5324_13 ;
wire \core/n5393_5 ;
wire \core/n5754_7 ;
wire \core/n5722_6 ;
wire \core/n12491_6 ;
wire \core/n12488_6 ;
wire \core/mem_la_addr_5_11 ;
wire \core/mem_la_addr_10_9 ;
wire \core/mem_la_addr_11_10 ;
wire \core/n5767_12 ;
wire \core/latched_compr_8 ;
wire \core/n15399_36 ;
wire \core/n15390_36 ;
wire \core/n11949_175 ;
wire \core/n11948_175 ;
wire \core/n11947_175 ;
wire \core/n11946_175 ;
wire \core/n11945_175 ;
wire \core/n11944_175 ;
wire \core/n11943_175 ;
wire \core/n11942_175 ;
wire \core/n11941_175 ;
wire \core/n11940_175 ;
wire \core/n11939_175 ;
wire \core/n11938_175 ;
wire \core/n11937_175 ;
wire \core/n11936_175 ;
wire \core/n11935_175 ;
wire \core/n11934_175 ;
wire \core/n11933_175 ;
wire \core/n11932_175 ;
wire \core/n11931_175 ;
wire \core/n11930_175 ;
wire \core/n11929_175 ;
wire \core/n11928_175 ;
wire \core/n11927_175 ;
wire \core/n11926_175 ;
wire \core/n11925_175 ;
wire \core/n11924_175 ;
wire \core/n11923_175 ;
wire \core/n11922_175 ;
wire \core/n11921_175 ;
wire \core/n11920_175 ;
wire \core/n11919_175 ;
wire \core/n11918_175 ;
wire \core/last_mem_valid ;
wire \core/mem_la_secondword ;
wire \core/prefetched_high_word ;
wire \core/is_lui_auipc_jal ;
wire \core/is_lui_auipc_jal_jalr_addi_add_sub ;
wire \core/is_slti_blt_slt ;
wire \core/is_sltiu_bltu_sltu ;
wire \core/is_lbu_lhu_lw ;
wire \core/is_compare ;
wire \core/instr_lui ;
wire \core/instr_auipc ;
wire \core/instr_jal ;
wire \core/instr_jalr ;
wire \core/instr_retirq ;
wire \core/instr_waitirq ;
wire \core/instr_dret ;
wire \core/instr_fence ;
wire \core/is_beq_bne_blt_bge_bltu_bgeu ;
wire \core/is_lb_lh_lw_lbu_lhu ;
wire \core/is_sb_sh_sw ;
wire \core/is_alu_reg_imm ;
wire \core/is_alu_reg_reg ;
wire \core/is_csr_ins ;
wire \core/compressed_instr ;
wire \core/instr_beq ;
wire \core/instr_bne ;
wire \core/instr_blt ;
wire \core/instr_bge ;
wire \core/instr_bltu ;
wire \core/instr_bgeu ;
wire \core/instr_lb ;
wire \core/instr_lh ;
wire \core/instr_lw ;
wire \core/instr_lbu ;
wire \core/instr_lhu ;
wire \core/instr_sb ;
wire \core/instr_sh ;
wire \core/instr_sw ;
wire \core/instr_addi ;
wire \core/instr_slti ;
wire \core/instr_sltiu ;
wire \core/instr_xori ;
wire \core/instr_ori ;
wire \core/instr_andi ;
wire \core/instr_slli ;
wire \core/instr_srli ;
wire \core/instr_srai ;
wire \core/instr_add ;
wire \core/instr_sub ;
wire \core/instr_sll ;
wire \core/instr_slt ;
wire \core/instr_sltu ;
wire \core/instr_xor ;
wire \core/instr_srl ;
wire \core/instr_sra ;
wire \core/instr_or ;
wire \core/instr_and ;
wire \core/instr_ecall_ebreak ;
wire \core/instr_csrrc ;
wire \core/instr_csrrci ;
wire \core/instr_csrrs ;
wire \core/instr_csrrsi ;
wire \core/instr_csrrw ;
wire \core/instr_csrrwi ;
wire \core/instr_getq ;
wire \core/instr_setq ;
wire \core/instr_maskirq ;
wire \core/instr_timer ;
wire \core/is_slli_srli_srai ;
wire \core/is_jalr_addi_slti_sltiu_xori_ori_andi ;
wire \core/is_sll_srl_sra ;
wire \core/clear_prefetched_high_word_q ;
wire \core/dbg_mode_r ;
wire \core/csr_mstatus_mie ;
wire \core/csr_mie_meie ;
wire \core/csr_mie_mtie ;
wire \core/csr_mip_mtip ;
wire \core/trap ;
wire \core/pcpi_timeout ;
wire \core/decoder_trigger ;
wire \core/decoder_pseudo_trigger ;
wire \core/do_waitirq ;
wire \core/pcpi_valid ;
wire \core/irq_delay ;
wire \core/dbg_delay ;
wire \core/cpu_state.cpu_state_trap ;
wire \core/cpu_state.cpu_state_fetch ;
wire \core/latched_compr ;
wire \core/mem_do_prefetch ;
wire \core/mem_do_rdata ;
wire \core/mem_do_wdata ;
wire \core/mem_la_firstword_reg ;
wire \core/latched_stalu ;
wire \core/latched_branch ;
wire \core/latched_is_lu ;
wire \core/latched_is_lh ;
wire \core/latched_is_lb ;
wire \core/irq_active ;
wire \core/dbg_active ;
wire \core/latched_store ;
wire \core/cpu_state.cpu_state_ld_rs1 ;
wire \core/cpu_state.cpu_state_ld_rs2 ;
wire \core/cpu_state.cpu_state_exec ;
wire \core/cpu_state.cpu_state_shift ;
wire \core/cpu_state.cpu_state_stmem ;
wire \core/cpu_state.cpu_state_ldmem ;
wire \core/mem_do_rinst ;
wire \core/alu_lts_65_SUM ;
wire \core/alu_lts_68 ;
wire \core/alu_ltu_65_SUM ;
wire \core/alu_ltu_68 ;
wire \core/alu_lts_66_SUM ;
wire \core/alu_lts_70 ;
wire \core/alu_ltu_66_SUM ;
wire \core/alu_ltu_70 ;
wire \core/alu_lts_67_SUM ;
wire \core/alu_lts_72 ;
wire \core/alu_ltu_67_SUM ;
wire \core/alu_ltu_72 ;
wire \core/alu_lts_68_SUM ;
wire \core/alu_lts_74 ;
wire \core/alu_ltu_68_SUM ;
wire \core/alu_ltu_74 ;
wire \core/alu_lts_69_SUM ;
wire \core/alu_lts_76 ;
wire \core/alu_ltu_69_SUM ;
wire \core/alu_ltu_76 ;
wire \core/alu_lts_70_SUM ;
wire \core/alu_lts_78 ;
wire \core/alu_ltu_70_SUM ;
wire \core/alu_ltu_78 ;
wire \core/alu_lts_71_SUM ;
wire \core/alu_lts_80 ;
wire \core/alu_ltu_71_SUM ;
wire \core/alu_ltu_80 ;
wire \core/alu_lts_72_SUM ;
wire \core/alu_lts_82 ;
wire \core/alu_ltu_72_SUM ;
wire \core/alu_ltu_82 ;
wire \core/alu_lts_73_SUM ;
wire \core/alu_lts_84 ;
wire \core/alu_ltu_73_SUM ;
wire \core/alu_ltu_84 ;
wire \core/alu_lts_74_SUM ;
wire \core/alu_lts_86 ;
wire \core/alu_ltu_74_SUM ;
wire \core/alu_ltu_86 ;
wire \core/alu_lts_75_SUM ;
wire \core/alu_lts_88 ;
wire \core/alu_ltu_75_SUM ;
wire \core/alu_ltu_88 ;
wire \core/alu_lts_76_SUM ;
wire \core/alu_lts_90 ;
wire \core/alu_ltu_76_SUM ;
wire \core/alu_ltu_90 ;
wire \core/alu_lts_77_SUM ;
wire \core/alu_lts_92 ;
wire \core/alu_ltu_77_SUM ;
wire \core/alu_ltu_92 ;
wire \core/alu_lts_78_SUM ;
wire \core/alu_lts_94 ;
wire \core/alu_ltu_78_SUM ;
wire \core/alu_ltu_94 ;
wire \core/alu_lts_79_SUM ;
wire \core/alu_lts_96 ;
wire \core/alu_ltu_79_SUM ;
wire \core/alu_ltu_96 ;
wire \core/alu_add_sub[0]_1_1 ;
wire \core/alu_add_sub[1]_1_1 ;
wire \core/alu_add_sub[2]_1_1 ;
wire \core/alu_add_sub[3]_1_1 ;
wire \core/alu_add_sub[4]_1_1 ;
wire \core/alu_add_sub[5]_1_1 ;
wire \core/alu_add_sub[6]_1_1 ;
wire \core/alu_add_sub[7]_1_1 ;
wire \core/alu_add_sub[8]_1_1 ;
wire \core/alu_add_sub[9]_1_1 ;
wire \core/alu_add_sub[10]_1_1 ;
wire \core/alu_add_sub[11]_1_1 ;
wire \core/alu_add_sub[12]_1_1 ;
wire \core/alu_add_sub[13]_1_1 ;
wire \core/alu_add_sub[14]_1_1 ;
wire \core/alu_add_sub[15]_1_1 ;
wire \core/alu_add_sub[16]_1_1 ;
wire \core/alu_add_sub[17]_1_1 ;
wire \core/alu_add_sub[18]_1_1 ;
wire \core/alu_add_sub[19]_1_1 ;
wire \core/alu_add_sub[20]_1_1 ;
wire \core/alu_add_sub[21]_1_1 ;
wire \core/alu_add_sub[22]_1_1 ;
wire \core/alu_add_sub[23]_1_1 ;
wire \core/alu_add_sub[24]_1_1 ;
wire \core/alu_add_sub[25]_1_1 ;
wire \core/alu_add_sub[26]_1_1 ;
wire \core/alu_add_sub[27]_1_1 ;
wire \core/alu_add_sub[28]_1_1 ;
wire \core/alu_add_sub[29]_1_1 ;
wire \core/alu_add_sub[30]_1_1 ;
wire \core/alu_add_sub[31]_1_0_COUT ;
wire \core/n7390_1 ;
wire \core/n7390_2 ;
wire \core/n7388_1 ;
wire \core/n7388_2 ;
wire \core/n7387_1 ;
wire \core/n7387_2 ;
wire \core/n7386_1 ;
wire \core/n7386_2 ;
wire \core/n7385_1 ;
wire \core/n7385_2 ;
wire \core/n7384_1 ;
wire \core/n7384_2 ;
wire \core/n7383_1 ;
wire \core/n7383_2 ;
wire \core/n7382_1 ;
wire \core/n7382_2 ;
wire \core/n7381_1 ;
wire \core/n7381_2 ;
wire \core/n7380_1 ;
wire \core/n7380_2 ;
wire \core/n7379_1 ;
wire \core/n7379_2 ;
wire \core/n7378_1 ;
wire \core/n7378_2 ;
wire \core/n7377_1 ;
wire \core/n7377_2 ;
wire \core/n7376_1 ;
wire \core/n7376_2 ;
wire \core/n7375_1 ;
wire \core/n7375_2 ;
wire \core/n7374_1 ;
wire \core/n7374_2 ;
wire \core/n7373_1 ;
wire \core/n7373_2 ;
wire \core/n7372_1 ;
wire \core/n7372_2 ;
wire \core/n7371_1 ;
wire \core/n7371_2 ;
wire \core/n7370_1 ;
wire \core/n7370_2 ;
wire \core/n7369_1 ;
wire \core/n7369_2 ;
wire \core/n7368_1 ;
wire \core/n7368_2 ;
wire \core/n7367_1 ;
wire \core/n7367_2 ;
wire \core/n7366_1 ;
wire \core/n7366_2 ;
wire \core/n7365_1 ;
wire \core/n7365_2 ;
wire \core/n7364_1 ;
wire \core/n7364_2 ;
wire \core/n7363_1 ;
wire \core/n7363_2 ;
wire \core/n7362_1 ;
wire \core/n7362_2 ;
wire \core/n7361_1 ;
wire \core/n7361_2 ;
wire \core/n7360_1 ;
wire \core/n7360_0_COUT ;
wire \core/n12166_1 ;
wire \core/n12166_2 ;
wire \core/n12165_1 ;
wire \core/n12165_2 ;
wire \core/n12164_1 ;
wire \core/n12164_2 ;
wire \core/n12163_1 ;
wire \core/n12163_2 ;
wire \core/n12162_1 ;
wire \core/n12162_2 ;
wire \core/n12161_1 ;
wire \core/n12161_2 ;
wire \core/n12160_1 ;
wire \core/n12160_2 ;
wire \core/n12159_1 ;
wire \core/n12159_2 ;
wire \core/n12158_1 ;
wire \core/n12158_2 ;
wire \core/n12157_1 ;
wire \core/n12157_2 ;
wire \core/n12156_1 ;
wire \core/n12156_2 ;
wire \core/n12155_1 ;
wire \core/n12155_2 ;
wire \core/n12154_1 ;
wire \core/n12154_2 ;
wire \core/n12153_1 ;
wire \core/n12153_2 ;
wire \core/n12152_1 ;
wire \core/n12152_2 ;
wire \core/n12151_1 ;
wire \core/n12151_2 ;
wire \core/n12150_1 ;
wire \core/n12150_2 ;
wire \core/n12149_1 ;
wire \core/n12149_2 ;
wire \core/n12148_1 ;
wire \core/n12148_2 ;
wire \core/n12147_1 ;
wire \core/n12147_2 ;
wire \core/n12146_1 ;
wire \core/n12146_2 ;
wire \core/n12145_1 ;
wire \core/n12145_2 ;
wire \core/n12144_1 ;
wire \core/n12144_2 ;
wire \core/n12143_1 ;
wire \core/n12143_2 ;
wire \core/n12142_1 ;
wire \core/n12142_2 ;
wire \core/n12141_1 ;
wire \core/n12141_2 ;
wire \core/n12140_1 ;
wire \core/n12140_2 ;
wire \core/n12139_1 ;
wire \core/n12139_2 ;
wire \core/n12138_1 ;
wire \core/n12138_2 ;
wire \core/n12137_1 ;
wire \core/n12137_2 ;
wire \core/n12136_1 ;
wire \core/n12136_0_COUT ;
wire \core/n12264_1 ;
wire \core/n12264_2 ;
wire \core/n12263_1 ;
wire \core/n12263_2 ;
wire \core/n12262_1 ;
wire \core/n12262_2 ;
wire \core/n12261_1 ;
wire \core/n12261_2 ;
wire \core/n12260_1 ;
wire \core/n12260_2 ;
wire \core/n12259_1 ;
wire \core/n12259_2 ;
wire \core/n12258_1 ;
wire \core/n12258_2 ;
wire \core/n12257_1 ;
wire \core/n12257_2 ;
wire \core/n12256_1 ;
wire \core/n12256_2 ;
wire \core/n12255_1 ;
wire \core/n12255_2 ;
wire \core/n12254_1 ;
wire \core/n12254_2 ;
wire \core/n12253_1 ;
wire \core/n12253_2 ;
wire \core/n12252_1 ;
wire \core/n12252_2 ;
wire \core/n12251_1 ;
wire \core/n12251_2 ;
wire \core/n12250_1 ;
wire \core/n12250_2 ;
wire \core/n12249_1 ;
wire \core/n12249_2 ;
wire \core/n12248_1 ;
wire \core/n12248_2 ;
wire \core/n12247_1 ;
wire \core/n12247_2 ;
wire \core/n12246_1 ;
wire \core/n12246_2 ;
wire \core/n12245_1 ;
wire \core/n12245_2 ;
wire \core/n12244_1 ;
wire \core/n12244_2 ;
wire \core/n12243_1 ;
wire \core/n12243_2 ;
wire \core/n12242_1 ;
wire \core/n12242_2 ;
wire \core/n12241_1 ;
wire \core/n12241_2 ;
wire \core/n12240_1 ;
wire \core/n12240_2 ;
wire \core/n12239_1 ;
wire \core/n12239_2 ;
wire \core/n12238_1 ;
wire \core/n12238_2 ;
wire \core/n12237_1 ;
wire \core/n12237_2 ;
wire \core/n12236_1 ;
wire \core/n12236_2 ;
wire \core/n12235_1 ;
wire \core/n12235_2 ;
wire \core/n12234_1 ;
wire \core/n12234_0_COUT ;
wire \core/n12896_1 ;
wire \core/n12896_2 ;
wire \core/n12894_1 ;
wire \core/n12894_2 ;
wire \core/n12893_1 ;
wire \core/n12893_2 ;
wire \core/n12892_1 ;
wire \core/n12892_2 ;
wire \core/n12891_1 ;
wire \core/n12891_2 ;
wire \core/n12890_1 ;
wire \core/n12890_2 ;
wire \core/n12889_1 ;
wire \core/n12889_2 ;
wire \core/n12888_1 ;
wire \core/n12888_2 ;
wire \core/n12887_1 ;
wire \core/n12887_2 ;
wire \core/n12886_1 ;
wire \core/n12886_2 ;
wire \core/n12885_1 ;
wire \core/n12885_2 ;
wire \core/n12884_1 ;
wire \core/n12884_2 ;
wire \core/n12883_1 ;
wire \core/n12883_2 ;
wire \core/n12882_1 ;
wire \core/n12882_2 ;
wire \core/n12881_1 ;
wire \core/n12881_2 ;
wire \core/n12880_1 ;
wire \core/n12880_2 ;
wire \core/n12879_1 ;
wire \core/n12879_2 ;
wire \core/n12878_1 ;
wire \core/n12878_2 ;
wire \core/n12877_1 ;
wire \core/n12877_2 ;
wire \core/n12876_1 ;
wire \core/n12876_2 ;
wire \core/n12875_1 ;
wire \core/n12875_2 ;
wire \core/n12874_1 ;
wire \core/n12874_2 ;
wire \core/n12873_1 ;
wire \core/n12873_2 ;
wire \core/n12872_1 ;
wire \core/n12872_2 ;
wire \core/n12871_1 ;
wire \core/n12871_2 ;
wire \core/n12870_1 ;
wire \core/n12870_2 ;
wire \core/n12869_1 ;
wire \core/n12869_2 ;
wire \core/n12868_1 ;
wire \core/n12868_2 ;
wire \core/n12867_1 ;
wire \core/n12867_2 ;
wire \core/n12996_1 ;
wire \core/n12996_2 ;
wire \core/n12995_1 ;
wire \core/n12995_2 ;
wire \core/n12994_1 ;
wire \core/n12994_2 ;
wire \core/n12993_1 ;
wire \core/n12993_2 ;
wire \core/n12992_1 ;
wire \core/n12992_2 ;
wire \core/n12991_1 ;
wire \core/n12991_2 ;
wire \core/n12990_1 ;
wire \core/n12990_2 ;
wire \core/n12989_1 ;
wire \core/n12989_2 ;
wire \core/n12988_1 ;
wire \core/n12988_2 ;
wire \core/n12987_1 ;
wire \core/n12987_2 ;
wire \core/n12986_1 ;
wire \core/n12986_2 ;
wire \core/n12985_1 ;
wire \core/n12985_2 ;
wire \core/n12984_1 ;
wire \core/n12984_2 ;
wire \core/n12983_1 ;
wire \core/n12983_2 ;
wire \core/n12982_1 ;
wire \core/n12982_2 ;
wire \core/n12981_1 ;
wire \core/n12981_2 ;
wire \core/n12980_1 ;
wire \core/n12980_2 ;
wire \core/n12979_1 ;
wire \core/n12979_2 ;
wire \core/n12978_1 ;
wire \core/n12978_2 ;
wire \core/n12977_1 ;
wire \core/n12977_2 ;
wire \core/n12976_1 ;
wire \core/n12976_2 ;
wire \core/n12975_1 ;
wire \core/n12975_2 ;
wire \core/n12974_1 ;
wire \core/n12974_2 ;
wire \core/n12973_1 ;
wire \core/n12973_2 ;
wire \core/n12972_1 ;
wire \core/n12972_2 ;
wire \core/n12971_1 ;
wire \core/n12971_2 ;
wire \core/n12970_1 ;
wire \core/n12970_2 ;
wire \core/n12969_1 ;
wire \core/n12969_2 ;
wire \core/n12968_1 ;
wire \core/n12968_2 ;
wire \core/n12967_1 ;
wire \core/n12967_2 ;
wire \core/n12966_1 ;
wire \core/n12966_0_COUT ;
wire \core/n13062_1 ;
wire \core/n13062_2 ;
wire \core/n13061_1 ;
wire \core/n13061_2 ;
wire \core/n13060_1 ;
wire \core/n13060_2 ;
wire \core/n13059_1 ;
wire \core/n13059_2 ;
wire \core/n13058_1 ;
wire \core/n13058_2 ;
wire \core/n13057_1 ;
wire \core/n13057_2 ;
wire \core/n13056_1 ;
wire \core/n13056_2 ;
wire \core/n13055_1 ;
wire \core/n13055_2 ;
wire \core/n13054_1 ;
wire \core/n13054_2 ;
wire \core/n13053_1 ;
wire \core/n13053_2 ;
wire \core/n13052_1 ;
wire \core/n13052_2 ;
wire \core/n13051_1 ;
wire \core/n13051_2 ;
wire \core/n13050_1 ;
wire \core/n13050_2 ;
wire \core/n13049_1 ;
wire \core/n13049_2 ;
wire \core/n13048_1 ;
wire \core/n13048_2 ;
wire \core/n13047_1 ;
wire \core/n13047_2 ;
wire \core/n13046_1 ;
wire \core/n13046_2 ;
wire \core/n13045_1 ;
wire \core/n13045_2 ;
wire \core/n13044_1 ;
wire \core/n13044_2 ;
wire \core/n13043_1 ;
wire \core/n13043_2 ;
wire \core/n13042_1 ;
wire \core/n13042_2 ;
wire \core/n13041_1 ;
wire \core/n13041_2 ;
wire \core/n13040_1 ;
wire \core/n13040_2 ;
wire \core/n13039_1 ;
wire \core/n13039_2 ;
wire \core/n13038_1 ;
wire \core/n13038_2 ;
wire \core/n13037_1 ;
wire \core/n13037_2 ;
wire \core/n13036_1 ;
wire \core/n13036_2 ;
wire \core/n13035_1 ;
wire \core/n13035_2 ;
wire \core/n13034_1 ;
wire \core/n13034_2 ;
wire \core/n13033_1 ;
wire \core/n13033_2 ;
wire \core/n13032_1 ;
wire \core/n13032_0_COUT ;
wire \core/n13127_1 ;
wire \core/n13127_2 ;
wire \core/n13126_1 ;
wire \core/n13126_2 ;
wire \core/n13125_1 ;
wire \core/n13125_2 ;
wire \core/n13124_1 ;
wire \core/n13124_2 ;
wire \core/n13123_1 ;
wire \core/n13123_2 ;
wire \core/n13122_1 ;
wire \core/n13122_2 ;
wire \core/n13121_1 ;
wire \core/n13121_2 ;
wire \core/n13120_1 ;
wire \core/n13120_2 ;
wire \core/n13119_1 ;
wire \core/n13119_2 ;
wire \core/n13118_1 ;
wire \core/n13118_2 ;
wire \core/n13117_1 ;
wire \core/n13117_2 ;
wire \core/n13116_1 ;
wire \core/n13116_2 ;
wire \core/n13115_1 ;
wire \core/n13115_2 ;
wire \core/n13114_1 ;
wire \core/n13114_2 ;
wire \core/n13113_1 ;
wire \core/n13113_2 ;
wire \core/n13112_1 ;
wire \core/n13112_2 ;
wire \core/n13111_1 ;
wire \core/n13111_2 ;
wire \core/n13110_1 ;
wire \core/n13110_2 ;
wire \core/n13109_1 ;
wire \core/n13109_2 ;
wire \core/n13108_1 ;
wire \core/n13108_2 ;
wire \core/n13107_1 ;
wire \core/n13107_2 ;
wire \core/n13106_1 ;
wire \core/n13106_2 ;
wire \core/n13105_1 ;
wire \core/n13105_2 ;
wire \core/n13104_1 ;
wire \core/n13104_2 ;
wire \core/n13103_1 ;
wire \core/n13103_2 ;
wire \core/n13102_1 ;
wire \core/n13102_2 ;
wire \core/n13101_1 ;
wire \core/n13101_2 ;
wire \core/n13100_1 ;
wire \core/n13100_2 ;
wire \core/n13099_1 ;
wire \core/n13099_2 ;
wire \core/n13098_1 ;
wire \core/n13098_2 ;
wire \core/n13097_1 ;
wire \core/n13097_0_COUT ;
wire \core/n14484_1 ;
wire \core/n14484_2 ;
wire \core/n14483_1 ;
wire \core/n14483_2 ;
wire \core/n14482_1 ;
wire \core/n14482_2 ;
wire \core/n14481_1 ;
wire \core/n14481_2 ;
wire \core/n14480_1 ;
wire \core/n14480_2 ;
wire \core/n14479_1 ;
wire \core/n14479_2 ;
wire \core/n14478_1 ;
wire \core/n14478_2 ;
wire \core/n14477_1 ;
wire \core/n14477_2 ;
wire \core/n14476_1 ;
wire \core/n14476_2 ;
wire \core/n14475_1 ;
wire \core/n14475_2 ;
wire \core/n14474_1 ;
wire \core/n14474_2 ;
wire \core/n14473_1 ;
wire \core/n14473_2 ;
wire \core/n14472_1 ;
wire \core/n14472_2 ;
wire \core/n14471_1 ;
wire \core/n14471_2 ;
wire \core/n14470_1 ;
wire \core/n14470_2 ;
wire \core/n14469_1 ;
wire \core/n14469_2 ;
wire \core/n14468_1 ;
wire \core/n14468_2 ;
wire \core/n14467_1 ;
wire \core/n14467_2 ;
wire \core/n14466_1 ;
wire \core/n14466_2 ;
wire \core/n14465_1 ;
wire \core/n14465_2 ;
wire \core/n14464_1 ;
wire \core/n14464_2 ;
wire \core/n14463_1 ;
wire \core/n14463_2 ;
wire \core/n14462_1 ;
wire \core/n14462_2 ;
wire \core/n14461_1 ;
wire \core/n14461_2 ;
wire \core/n14460_1 ;
wire \core/n14460_2 ;
wire \core/n14459_1 ;
wire \core/n14459_2 ;
wire \core/n14458_1 ;
wire \core/n14458_2 ;
wire \core/n14457_1 ;
wire \core/n14457_2 ;
wire \core/n14456_1 ;
wire \core/n14456_2 ;
wire \core/n14455_1 ;
wire \core/n14455_2 ;
wire \core/n14454_1 ;
wire \core/n14454_2 ;
wire \core/n14453_1 ;
wire \core/n14453_0_COUT ;
wire \core/n14838_1 ;
wire \core/n14838_2 ;
wire \core/n14837_1 ;
wire \core/n14837_2 ;
wire \core/n14836_1 ;
wire \core/n14836_2 ;
wire \core/n14835_1 ;
wire \core/n14835_2 ;
wire \core/n14834_1 ;
wire \core/n14834_2 ;
wire \core/n14833_1 ;
wire \core/n14833_2 ;
wire \core/n14832_1 ;
wire \core/n14832_2 ;
wire \core/n14831_1 ;
wire \core/n14831_2 ;
wire \core/n14830_1 ;
wire \core/n14830_2 ;
wire \core/n14829_1 ;
wire \core/n14829_2 ;
wire \core/n14828_1 ;
wire \core/n14828_2 ;
wire \core/n14827_1 ;
wire \core/n14827_2 ;
wire \core/n14826_1 ;
wire \core/n14826_2 ;
wire \core/n14825_1 ;
wire \core/n14825_2 ;
wire \core/n14824_1 ;
wire \core/n14824_2 ;
wire \core/n14823_1 ;
wire \core/n14823_2 ;
wire \core/n14822_1 ;
wire \core/n14822_2 ;
wire \core/n14821_1 ;
wire \core/n14821_2 ;
wire \core/n14820_1 ;
wire \core/n14820_2 ;
wire \core/n14819_1 ;
wire \core/n14819_2 ;
wire \core/n14818_1 ;
wire \core/n14818_2 ;
wire \core/n14817_1 ;
wire \core/n14817_2 ;
wire \core/n14816_1 ;
wire \core/n14816_2 ;
wire \core/n14815_1 ;
wire \core/n14815_2 ;
wire \core/n14814_1 ;
wire \core/n14814_2 ;
wire \core/n14813_1 ;
wire \core/n14813_2 ;
wire \core/n14812_1 ;
wire \core/n14812_2 ;
wire \core/n14811_1 ;
wire \core/n14811_2 ;
wire \core/n14810_1 ;
wire \core/n14810_2 ;
wire \core/n14809_1 ;
wire \core/n14809_2 ;
wire \core/n14808_1 ;
wire \core/n14808_2 ;
wire \core/n14807_1 ;
wire \core/n14807_0_COUT ;
wire \core/n7389_6 ;
wire \core/n7389_5 ;
wire \core/n12895_6 ;
wire \core/n12895_5 ;
wire \core/n7093_1_SUM ;
wire \core/n7093_3 ;
wire \core/n7094_1_SUM ;
wire \core/n7094_3 ;
wire \core/n7095_1_SUM ;
wire \core/n7095_3 ;
wire \core/n7096_1_SUM ;
wire \core/n7096_3 ;
wire \core/n7097_1_SUM ;
wire \core/n7097_3 ;
wire \core/n7098_1_SUM ;
wire \core/n7098_3 ;
wire \core/n7099_1_SUM ;
wire \core/n7099_3 ;
wire \core/n7100_1_SUM ;
wire \core/n7100_3 ;
wire \core/n7101_1_SUM ;
wire \core/n7101_3 ;
wire \core/n7102_1_SUM ;
wire \core/n7102_3 ;
wire \core/n7103_1_SUM ;
wire \core/n7103_3 ;
wire \core/n7104_1_SUM ;
wire \core/n7104_3 ;
wire \core/n7105_1_SUM ;
wire \core/n7105_3 ;
wire \core/n7106_1_SUM ;
wire \core/n7106_3 ;
wire \core/n7107_1_SUM ;
wire \core/n7107_3 ;
wire \core/n7108_1_SUM ;
wire \core/n7108_3 ;
wire \core/n7109_1_SUM ;
wire \core/n7109_3 ;
wire \core/n7110_1_SUM ;
wire \core/n7110_3 ;
wire \core/n7111_1_SUM ;
wire \core/n7111_3 ;
wire \core/n7112_1_SUM ;
wire \core/n7112_3 ;
wire \core/n7113_1_SUM ;
wire \core/n7113_3 ;
wire \core/n7114_1_SUM ;
wire \core/n7114_3 ;
wire \core/n7115_1_SUM ;
wire \core/n7115_3 ;
wire \core/n7116_1_SUM ;
wire \core/n7116_3 ;
wire \core/n7117_1_SUM ;
wire \core/n7117_3 ;
wire \core/n7118_1_SUM ;
wire \core/n7118_3 ;
wire \core/n7119_1_SUM ;
wire \core/n7119_3 ;
wire \core/n7120_1_SUM ;
wire \core/n7120_3 ;
wire \core/n7121_1_SUM ;
wire \core/n7121_3 ;
wire \core/n7122_1_SUM ;
wire \core/n7122_3 ;
wire \core/n7123_1_SUM ;
wire \core/n7123_3 ;
wire \core/n7124_1_SUM ;
wire \core/n7124_3 ;
wire \core/n14724_3 ;
wire \core/n14725_3 ;
wire \core/n14726_3 ;
wire \core/n14727_3 ;
wire \core/n14728_3 ;
wire \core/n14729_3 ;
wire \core/n14730_3 ;
wire \core/n14731_3 ;
wire \core/n14732_3 ;
wire \core/n14733_3 ;
wire \core/n14734_3 ;
wire \core/n14735_3 ;
wire \core/n14736_3 ;
wire \core/n14737_3 ;
wire \core/n14738_3 ;
wire \core/n14739_3 ;
wire \core/n14740_3 ;
wire \core/n14741_3 ;
wire \core/n14742_3 ;
wire \core/n14743_3 ;
wire \core/n14744_3 ;
wire \core/n14745_3 ;
wire \core/n14746_3 ;
wire \core/n14747_3 ;
wire \core/n11918_141 ;
wire \core/n11918_143 ;
wire \core/n11918_145 ;
wire \core/n11918_147 ;
wire \core/n11918_149 ;
wire \core/n11918_151 ;
wire \core/n11918_153 ;
wire \core/n11918_155 ;
wire \core/n11918_157 ;
wire \core/n11919_141 ;
wire \core/n11919_143 ;
wire \core/n11919_145 ;
wire \core/n11919_147 ;
wire \core/n11919_149 ;
wire \core/n11919_151 ;
wire \core/n11919_153 ;
wire \core/n11919_155 ;
wire \core/n11919_157 ;
wire \core/n11920_141 ;
wire \core/n11920_143 ;
wire \core/n11920_145 ;
wire \core/n11920_147 ;
wire \core/n11920_149 ;
wire \core/n11920_151 ;
wire \core/n11920_153 ;
wire \core/n11920_155 ;
wire \core/n11920_157 ;
wire \core/n11921_141 ;
wire \core/n11921_143 ;
wire \core/n11921_145 ;
wire \core/n11921_147 ;
wire \core/n11921_149 ;
wire \core/n11921_151 ;
wire \core/n11921_153 ;
wire \core/n11921_155 ;
wire \core/n11921_157 ;
wire \core/n11922_141 ;
wire \core/n11922_143 ;
wire \core/n11922_145 ;
wire \core/n11922_147 ;
wire \core/n11922_149 ;
wire \core/n11922_151 ;
wire \core/n11922_153 ;
wire \core/n11922_155 ;
wire \core/n11922_157 ;
wire \core/n11923_141 ;
wire \core/n11923_143 ;
wire \core/n11923_145 ;
wire \core/n11923_147 ;
wire \core/n11923_149 ;
wire \core/n11923_151 ;
wire \core/n11923_153 ;
wire \core/n11923_155 ;
wire \core/n11923_157 ;
wire \core/n11924_141 ;
wire \core/n11924_143 ;
wire \core/n11924_145 ;
wire \core/n11924_147 ;
wire \core/n11924_149 ;
wire \core/n11924_151 ;
wire \core/n11924_153 ;
wire \core/n11924_155 ;
wire \core/n11924_157 ;
wire \core/n11925_141 ;
wire \core/n11925_143 ;
wire \core/n11925_145 ;
wire \core/n11925_147 ;
wire \core/n11925_149 ;
wire \core/n11925_151 ;
wire \core/n11925_153 ;
wire \core/n11925_155 ;
wire \core/n11925_157 ;
wire \core/n11926_141 ;
wire \core/n11926_143 ;
wire \core/n11926_145 ;
wire \core/n11926_147 ;
wire \core/n11926_149 ;
wire \core/n11926_151 ;
wire \core/n11926_153 ;
wire \core/n11926_155 ;
wire \core/n11926_157 ;
wire \core/n11927_141 ;
wire \core/n11927_143 ;
wire \core/n11927_145 ;
wire \core/n11927_147 ;
wire \core/n11927_149 ;
wire \core/n11927_151 ;
wire \core/n11927_153 ;
wire \core/n11927_155 ;
wire \core/n11927_157 ;
wire \core/n11928_141 ;
wire \core/n11928_143 ;
wire \core/n11928_145 ;
wire \core/n11928_147 ;
wire \core/n11928_149 ;
wire \core/n11928_151 ;
wire \core/n11928_153 ;
wire \core/n11928_155 ;
wire \core/n11928_157 ;
wire \core/n11929_141 ;
wire \core/n11929_143 ;
wire \core/n11929_145 ;
wire \core/n11929_147 ;
wire \core/n11929_149 ;
wire \core/n11929_151 ;
wire \core/n11929_153 ;
wire \core/n11929_155 ;
wire \core/n11929_157 ;
wire \core/n11930_141 ;
wire \core/n11930_143 ;
wire \core/n11930_145 ;
wire \core/n11930_147 ;
wire \core/n11930_149 ;
wire \core/n11930_151 ;
wire \core/n11930_153 ;
wire \core/n11930_155 ;
wire \core/n11930_157 ;
wire \core/n11931_141 ;
wire \core/n11931_143 ;
wire \core/n11931_145 ;
wire \core/n11931_147 ;
wire \core/n11931_149 ;
wire \core/n11931_151 ;
wire \core/n11931_153 ;
wire \core/n11931_155 ;
wire \core/n11931_157 ;
wire \core/n11932_141 ;
wire \core/n11932_143 ;
wire \core/n11932_145 ;
wire \core/n11932_147 ;
wire \core/n11932_149 ;
wire \core/n11932_151 ;
wire \core/n11932_153 ;
wire \core/n11932_155 ;
wire \core/n11932_157 ;
wire \core/n11933_141 ;
wire \core/n11933_143 ;
wire \core/n11933_145 ;
wire \core/n11933_147 ;
wire \core/n11933_149 ;
wire \core/n11933_151 ;
wire \core/n11933_153 ;
wire \core/n11933_155 ;
wire \core/n11933_157 ;
wire \core/n11934_141 ;
wire \core/n11934_143 ;
wire \core/n11934_145 ;
wire \core/n11934_147 ;
wire \core/n11934_149 ;
wire \core/n11934_151 ;
wire \core/n11934_153 ;
wire \core/n11934_155 ;
wire \core/n11934_157 ;
wire \core/n11935_141 ;
wire \core/n11935_143 ;
wire \core/n11935_145 ;
wire \core/n11935_147 ;
wire \core/n11935_149 ;
wire \core/n11935_151 ;
wire \core/n11935_153 ;
wire \core/n11935_155 ;
wire \core/n11935_157 ;
wire \core/n11936_141 ;
wire \core/n11936_143 ;
wire \core/n11936_145 ;
wire \core/n11936_147 ;
wire \core/n11936_149 ;
wire \core/n11936_151 ;
wire \core/n11936_153 ;
wire \core/n11936_155 ;
wire \core/n11936_157 ;
wire \core/n11937_141 ;
wire \core/n11937_143 ;
wire \core/n11937_145 ;
wire \core/n11937_147 ;
wire \core/n11937_149 ;
wire \core/n11937_151 ;
wire \core/n11937_153 ;
wire \core/n11937_155 ;
wire \core/n11937_157 ;
wire \core/n11938_141 ;
wire \core/n11938_143 ;
wire \core/n11938_145 ;
wire \core/n11938_147 ;
wire \core/n11938_149 ;
wire \core/n11938_151 ;
wire \core/n11938_153 ;
wire \core/n11938_155 ;
wire \core/n11938_157 ;
wire \core/n11939_141 ;
wire \core/n11939_143 ;
wire \core/n11939_145 ;
wire \core/n11939_147 ;
wire \core/n11939_149 ;
wire \core/n11939_151 ;
wire \core/n11939_153 ;
wire \core/n11939_155 ;
wire \core/n11939_157 ;
wire \core/n11940_141 ;
wire \core/n11940_143 ;
wire \core/n11940_145 ;
wire \core/n11940_147 ;
wire \core/n11940_149 ;
wire \core/n11940_151 ;
wire \core/n11940_153 ;
wire \core/n11940_155 ;
wire \core/n11940_157 ;
wire \core/n11941_141 ;
wire \core/n11941_143 ;
wire \core/n11941_145 ;
wire \core/n11941_147 ;
wire \core/n11941_149 ;
wire \core/n11941_151 ;
wire \core/n11941_153 ;
wire \core/n11941_155 ;
wire \core/n11941_157 ;
wire \core/n11942_141 ;
wire \core/n11942_143 ;
wire \core/n11942_145 ;
wire \core/n11942_147 ;
wire \core/n11942_149 ;
wire \core/n11942_151 ;
wire \core/n11942_153 ;
wire \core/n11942_155 ;
wire \core/n11942_157 ;
wire \core/n11943_141 ;
wire \core/n11943_143 ;
wire \core/n11943_145 ;
wire \core/n11943_147 ;
wire \core/n11943_149 ;
wire \core/n11943_151 ;
wire \core/n11943_153 ;
wire \core/n11943_155 ;
wire \core/n11943_157 ;
wire \core/n11944_141 ;
wire \core/n11944_143 ;
wire \core/n11944_145 ;
wire \core/n11944_147 ;
wire \core/n11944_149 ;
wire \core/n11944_151 ;
wire \core/n11944_153 ;
wire \core/n11944_155 ;
wire \core/n11944_157 ;
wire \core/n11945_141 ;
wire \core/n11945_143 ;
wire \core/n11945_145 ;
wire \core/n11945_147 ;
wire \core/n11945_149 ;
wire \core/n11945_151 ;
wire \core/n11945_153 ;
wire \core/n11945_155 ;
wire \core/n11945_157 ;
wire \core/n11946_141 ;
wire \core/n11946_143 ;
wire \core/n11946_145 ;
wire \core/n11946_147 ;
wire \core/n11946_149 ;
wire \core/n11946_151 ;
wire \core/n11946_153 ;
wire \core/n11946_155 ;
wire \core/n11946_157 ;
wire \core/n11947_141 ;
wire \core/n11947_143 ;
wire \core/n11947_145 ;
wire \core/n11947_147 ;
wire \core/n11947_149 ;
wire \core/n11947_151 ;
wire \core/n11947_153 ;
wire \core/n11947_155 ;
wire \core/n11947_157 ;
wire \core/n11948_141 ;
wire \core/n11948_143 ;
wire \core/n11948_145 ;
wire \core/n11948_147 ;
wire \core/n11948_149 ;
wire \core/n11948_151 ;
wire \core/n11948_153 ;
wire \core/n11948_155 ;
wire \core/n11948_157 ;
wire \core/n11949_141 ;
wire \core/n11949_143 ;
wire \core/n11949_145 ;
wire \core/n11949_147 ;
wire \core/n11949_149 ;
wire \core/n11949_151 ;
wire \core/n11949_153 ;
wire \core/n11949_155 ;
wire \core/n11949_157 ;
wire \core/n11918_159 ;
wire \core/n11918_161 ;
wire \core/n11918_163 ;
wire \core/n11918_165 ;
wire \core/n11919_159 ;
wire \core/n11919_161 ;
wire \core/n11919_163 ;
wire \core/n11919_165 ;
wire \core/n11920_159 ;
wire \core/n11920_161 ;
wire \core/n11920_163 ;
wire \core/n11920_165 ;
wire \core/n11921_159 ;
wire \core/n11921_161 ;
wire \core/n11921_163 ;
wire \core/n11921_165 ;
wire \core/n11922_159 ;
wire \core/n11922_161 ;
wire \core/n11922_163 ;
wire \core/n11922_165 ;
wire \core/n11923_159 ;
wire \core/n11923_161 ;
wire \core/n11923_163 ;
wire \core/n11923_165 ;
wire \core/n11924_159 ;
wire \core/n11924_161 ;
wire \core/n11924_163 ;
wire \core/n11924_165 ;
wire \core/n11925_159 ;
wire \core/n11925_161 ;
wire \core/n11925_163 ;
wire \core/n11925_165 ;
wire \core/n11926_159 ;
wire \core/n11926_161 ;
wire \core/n11926_163 ;
wire \core/n11926_165 ;
wire \core/n11927_159 ;
wire \core/n11927_161 ;
wire \core/n11927_163 ;
wire \core/n11927_165 ;
wire \core/n11928_159 ;
wire \core/n11928_161 ;
wire \core/n11928_163 ;
wire \core/n11928_165 ;
wire \core/n11929_159 ;
wire \core/n11929_161 ;
wire \core/n11929_163 ;
wire \core/n11929_165 ;
wire \core/n11930_159 ;
wire \core/n11930_161 ;
wire \core/n11930_163 ;
wire \core/n11930_165 ;
wire \core/n11931_159 ;
wire \core/n11931_161 ;
wire \core/n11931_163 ;
wire \core/n11931_165 ;
wire \core/n11932_159 ;
wire \core/n11932_161 ;
wire \core/n11932_163 ;
wire \core/n11932_165 ;
wire \core/n11933_159 ;
wire \core/n11933_161 ;
wire \core/n11933_163 ;
wire \core/n11933_165 ;
wire \core/n11934_159 ;
wire \core/n11934_161 ;
wire \core/n11934_163 ;
wire \core/n11934_165 ;
wire \core/n11935_159 ;
wire \core/n11935_161 ;
wire \core/n11935_163 ;
wire \core/n11935_165 ;
wire \core/n11936_159 ;
wire \core/n11936_161 ;
wire \core/n11936_163 ;
wire \core/n11936_165 ;
wire \core/n11937_159 ;
wire \core/n11937_161 ;
wire \core/n11937_163 ;
wire \core/n11937_165 ;
wire \core/n11938_159 ;
wire \core/n11938_161 ;
wire \core/n11938_163 ;
wire \core/n11938_165 ;
wire \core/n11939_159 ;
wire \core/n11939_161 ;
wire \core/n11939_163 ;
wire \core/n11939_165 ;
wire \core/n11940_159 ;
wire \core/n11940_161 ;
wire \core/n11940_163 ;
wire \core/n11940_165 ;
wire \core/n11941_159 ;
wire \core/n11941_161 ;
wire \core/n11941_163 ;
wire \core/n11941_165 ;
wire \core/n11942_159 ;
wire \core/n11942_161 ;
wire \core/n11942_163 ;
wire \core/n11942_165 ;
wire \core/n11943_159 ;
wire \core/n11943_161 ;
wire \core/n11943_163 ;
wire \core/n11943_165 ;
wire \core/n11944_159 ;
wire \core/n11944_161 ;
wire \core/n11944_163 ;
wire \core/n11944_165 ;
wire \core/n11945_159 ;
wire \core/n11945_161 ;
wire \core/n11945_163 ;
wire \core/n11945_165 ;
wire \core/n11946_159 ;
wire \core/n11946_161 ;
wire \core/n11946_163 ;
wire \core/n11946_165 ;
wire \core/n11947_159 ;
wire \core/n11947_161 ;
wire \core/n11947_163 ;
wire \core/n11947_165 ;
wire \core/n11948_159 ;
wire \core/n11948_161 ;
wire \core/n11948_163 ;
wire \core/n11948_165 ;
wire \core/n11949_159 ;
wire \core/n11949_161 ;
wire \core/n11949_163 ;
wire \core/n11949_165 ;
wire \core/n11918_167 ;
wire \core/n11918_169 ;
wire \core/n11919_167 ;
wire \core/n11919_169 ;
wire \core/n11920_167 ;
wire \core/n11920_169 ;
wire \core/n11921_167 ;
wire \core/n11921_169 ;
wire \core/n11922_167 ;
wire \core/n11922_169 ;
wire \core/n11923_167 ;
wire \core/n11923_169 ;
wire \core/n11924_167 ;
wire \core/n11924_169 ;
wire \core/n11925_167 ;
wire \core/n11925_169 ;
wire \core/n11926_167 ;
wire \core/n11926_169 ;
wire \core/n11927_167 ;
wire \core/n11927_169 ;
wire \core/n11928_167 ;
wire \core/n11928_169 ;
wire \core/n11929_167 ;
wire \core/n11929_169 ;
wire \core/n11930_167 ;
wire \core/n11930_169 ;
wire \core/n11931_167 ;
wire \core/n11931_169 ;
wire \core/n11932_167 ;
wire \core/n11932_169 ;
wire \core/n11933_167 ;
wire \core/n11933_169 ;
wire \core/n11934_167 ;
wire \core/n11934_169 ;
wire \core/n11935_167 ;
wire \core/n11935_169 ;
wire \core/n11936_167 ;
wire \core/n11936_169 ;
wire \core/n11937_167 ;
wire \core/n11937_169 ;
wire \core/n11938_167 ;
wire \core/n11938_169 ;
wire \core/n11939_167 ;
wire \core/n11939_169 ;
wire \core/n11940_167 ;
wire \core/n11940_169 ;
wire \core/n11941_167 ;
wire \core/n11941_169 ;
wire \core/n11942_167 ;
wire \core/n11942_169 ;
wire \core/n11943_167 ;
wire \core/n11943_169 ;
wire \core/n11944_167 ;
wire \core/n11944_169 ;
wire \core/n11945_167 ;
wire \core/n11945_169 ;
wire \core/n11946_167 ;
wire \core/n11946_169 ;
wire \core/n11947_167 ;
wire \core/n11947_169 ;
wire \core/n11948_167 ;
wire \core/n11948_169 ;
wire \core/n11949_167 ;
wire \core/n11949_169 ;
wire \core/n11918_171 ;
wire \core/n11919_171 ;
wire \core/n11920_171 ;
wire \core/n11921_171 ;
wire \core/n11922_171 ;
wire \core/n11923_171 ;
wire \core/n11924_171 ;
wire \core/n11925_171 ;
wire \core/n11926_171 ;
wire \core/n11927_171 ;
wire \core/n11928_171 ;
wire \core/n11929_171 ;
wire \core/n11930_171 ;
wire \core/n11931_171 ;
wire \core/n11932_171 ;
wire \core/n11933_171 ;
wire \core/n11934_171 ;
wire \core/n11935_171 ;
wire \core/n11936_171 ;
wire \core/n11937_171 ;
wire \core/n11938_171 ;
wire \core/n11939_171 ;
wire \core/n11940_171 ;
wire \core/n11941_171 ;
wire \core/n11942_171 ;
wire \core/n11943_171 ;
wire \core/n11944_171 ;
wire \core/n11945_171 ;
wire \core/n11946_171 ;
wire \core/n11947_171 ;
wire \core/n11948_171 ;
wire \core/n11949_171 ;
wire \core/clear_prefetched_high_word_q_7 ;
wire \core/mem_la_firstword_reg_7 ;
wire \core/instr_sub_3_3 ;
wire \core/n12167_6 ;
wire \core/n12265_6 ;
wire \core/n12997_6 ;
wire \core/pcpi_mul_ready ;
wire \core/shift_out ;
wire \core/pcpi_div_wait ;
wire \core/pcpi_div_ready ;
wire \core/n38_5 ;
wire [31:2] \core/mem_la_addr ;
wire [31:0] \core/mem_rdata_latched ;
wire [31:8] \core/mem_la_wdata ;
wire [4:0] \core/decoded_rs ;
wire [31:0] \core/alu_out ;
wire [31:0] \core/cpuregs_wrdata ;
wire [31:0] \core/cpuregs_rs1 ;
wire [31:0] \core/mem_rdata_q ;
wire [15:0] \core/mem_16bit_buffer ;
wire [31:1] \core/decoded_imm_uj ;
wire [4:0] \core/decoded_rd ;
wire [5:0] \core/decoded_rs1 ;
wire [4:0] \core/decoded_rs2 ;
wire [11:0] \core/decoded_csr ;
wire [31:0] \core/pcpi_insn ;
wire [31:0] \core/decoded_imm ;
wire [31:0] \core/cpuregs[1] ;
wire [31:0] \core/cpuregs[2] ;
wire [31:0] \core/cpuregs[3] ;
wire [31:0] \core/cpuregs[4] ;
wire [31:0] \core/cpuregs[5] ;
wire [31:0] \core/cpuregs[6] ;
wire [31:0] \core/cpuregs[7] ;
wire [31:0] \core/cpuregs[8] ;
wire [31:0] \core/cpuregs[9] ;
wire [31:0] \core/cpuregs[10] ;
wire [31:0] \core/cpuregs[11] ;
wire [31:0] \core/cpuregs[12] ;
wire [31:0] \core/cpuregs[13] ;
wire [31:0] \core/cpuregs[14] ;
wire [31:0] \core/cpuregs[15] ;
wire [31:0] \core/cpuregs[16] ;
wire [31:0] \core/cpuregs[17] ;
wire [31:0] \core/cpuregs[18] ;
wire [31:0] \core/cpuregs[19] ;
wire [31:0] \core/cpuregs[20] ;
wire [31:0] \core/cpuregs[21] ;
wire [31:0] \core/cpuregs[22] ;
wire [31:0] \core/cpuregs[23] ;
wire [31:0] \core/cpuregs[24] ;
wire [31:0] \core/cpuregs[25] ;
wire [31:0] \core/cpuregs[26] ;
wire [31:0] \core/cpuregs[27] ;
wire [31:0] \core/cpuregs[28] ;
wire [31:0] \core/cpuregs[29] ;
wire [31:0] \core/cpuregs[30] ;
wire [31:0] \core/cpuregs[31] ;
wire [31:0] \core/cpuregs[32] ;
wire [31:0] \core/cpuregs[33] ;
wire [31:0] \core/cpuregs[34] ;
wire [31:0] \core/cpuregs[35] ;
wire [31:0] \core/csr_mscratch ;
wire [31:0] \core/csr_mcause ;
wire [4:0] \core/reg_sh ;
wire [31:0] \core/reg_out ;
wire [31:0] \core/alu_out_q ;
wire [31:0] \core/csr_cycle ;
wire [31:0] \core/csr_cycleh ;
wire [4:0] \core/next_irq_pending ;
wire [31:0] \core/reg_pc ;
wire [31:1] \core/reg_next_pc ;
wire [31:0] \core/csr_instret ;
wire [31:0] \core/csr_instreth ;
wire [31:6] \core/irq_mask_o ;
wire [5:0] \core/irq_mask ;
wire [1:0] \core/mem_wordsize ;
wire [11:0] \core/latched_csr ;
wire [31:0] \core/reg_op1 ;
wire [31:0] \core/reg_op2 ;
wire [31:1] \core/csr_mepc ;
wire [31:0] \core/csr_mtval ;
wire [31:0] \core/timer ;
wire [5:0] \core/latched_rd ;
wire [1:0] \core/mem_state ;
wire [3:0] \core/pcpi_timeout_counter ;
wire [1:0] \core/irq_state ;
wire [31:0] \core/alu_add_sub ;
wire [63:0] \core/rd ;
wire [31:0] \core/pcpi_div_rd ;
wire \core/pcpi_mul/n300_4 ;
wire \core/pcpi_mul/n301_4 ;
wire \core/pcpi_mul/n299_5 ;
wire \core/pcpi_mul/instr_any_mulh ;
wire [32:0] \core/pcpi_mul/rs1 ;
wire [32:0] \core/pcpi_mul/rs2 ;
wire [0:0] \core/pcpi_mul/active ;
wire [71:64] \core/pcpi_mul/DOUT ;
wire \core/pcpi_div/n33_3 ;
wire \core/pcpi_div/n34_3 ;
wire \core/pcpi_div/n35_3 ;
wire \core/pcpi_div/n36_3 ;
wire \core/pcpi_div/n316_3 ;
wire \core/pcpi_div/n318_3 ;
wire \core/pcpi_div/n514_3 ;
wire \core/pcpi_div/n515_3 ;
wire \core/pcpi_div/n516_3 ;
wire \core/pcpi_div/n517_3 ;
wire \core/pcpi_div/n518_3 ;
wire \core/pcpi_div/n519_3 ;
wire \core/pcpi_div/n520_3 ;
wire \core/pcpi_div/n521_3 ;
wire \core/pcpi_div/n522_3 ;
wire \core/pcpi_div/n523_3 ;
wire \core/pcpi_div/n524_3 ;
wire \core/pcpi_div/n525_3 ;
wire \core/pcpi_div/n526_3 ;
wire \core/pcpi_div/n527_3 ;
wire \core/pcpi_div/n528_3 ;
wire \core/pcpi_div/n529_3 ;
wire \core/pcpi_div/n530_3 ;
wire \core/pcpi_div/n531_3 ;
wire \core/pcpi_div/n532_3 ;
wire \core/pcpi_div/n533_3 ;
wire \core/pcpi_div/n534_3 ;
wire \core/pcpi_div/n535_3 ;
wire \core/pcpi_div/n536_3 ;
wire \core/pcpi_div/n537_3 ;
wire \core/pcpi_div/n538_3 ;
wire \core/pcpi_div/n539_3 ;
wire \core/pcpi_div/n540_3 ;
wire \core/pcpi_div/n541_3 ;
wire \core/pcpi_div/n542_3 ;
wire \core/pcpi_div/n543_3 ;
wire \core/pcpi_div/n544_3 ;
wire \core/pcpi_div/n773_3 ;
wire \core/pcpi_div/n774_3 ;
wire \core/pcpi_div/n775_3 ;
wire \core/pcpi_div/n776_3 ;
wire \core/pcpi_div/n777_3 ;
wire \core/pcpi_div/n778_3 ;
wire \core/pcpi_div/n779_3 ;
wire \core/pcpi_div/n780_3 ;
wire \core/pcpi_div/n781_3 ;
wire \core/pcpi_div/n782_3 ;
wire \core/pcpi_div/n783_3 ;
wire \core/pcpi_div/n784_3 ;
wire \core/pcpi_div/n785_3 ;
wire \core/pcpi_div/n786_3 ;
wire \core/pcpi_div/n787_3 ;
wire \core/pcpi_div/n788_3 ;
wire \core/pcpi_div/n789_3 ;
wire \core/pcpi_div/n790_3 ;
wire \core/pcpi_div/n791_3 ;
wire \core/pcpi_div/n792_3 ;
wire \core/pcpi_div/n793_3 ;
wire \core/pcpi_div/n794_3 ;
wire \core/pcpi_div/n795_3 ;
wire \core/pcpi_div/n796_3 ;
wire \core/pcpi_div/n797_3 ;
wire \core/pcpi_div/n798_3 ;
wire \core/pcpi_div/n799_3 ;
wire \core/pcpi_div/n800_3 ;
wire \core/pcpi_div/n801_3 ;
wire \core/pcpi_div/n802_3 ;
wire \core/pcpi_div/n803_3 ;
wire \core/pcpi_div/n838_3 ;
wire \core/pcpi_div/n839_3 ;
wire \core/pcpi_div/n840_3 ;
wire \core/pcpi_div/n841_3 ;
wire \core/pcpi_div/n842_3 ;
wire \core/pcpi_div/n843_3 ;
wire \core/pcpi_div/n844_3 ;
wire \core/pcpi_div/n845_3 ;
wire \core/pcpi_div/n846_3 ;
wire \core/pcpi_div/n847_3 ;
wire \core/pcpi_div/n848_3 ;
wire \core/pcpi_div/n849_3 ;
wire \core/pcpi_div/n850_3 ;
wire \core/pcpi_div/n851_3 ;
wire \core/pcpi_div/n852_3 ;
wire \core/pcpi_div/n853_3 ;
wire \core/pcpi_div/n854_3 ;
wire \core/pcpi_div/n855_3 ;
wire \core/pcpi_div/n856_3 ;
wire \core/pcpi_div/n857_3 ;
wire \core/pcpi_div/n858_3 ;
wire \core/pcpi_div/n859_3 ;
wire \core/pcpi_div/n860_3 ;
wire \core/pcpi_div/n861_3 ;
wire \core/pcpi_div/n862_3 ;
wire \core/pcpi_div/n863_3 ;
wire \core/pcpi_div/n864_3 ;
wire \core/pcpi_div/n865_3 ;
wire \core/pcpi_div/n866_3 ;
wire \core/pcpi_div/n867_3 ;
wire \core/pcpi_div/n38_4 ;
wire \core/pcpi_div/n837_5 ;
wire \core/pcpi_div/instr_any_div_rem_4 ;
wire \core/pcpi_div/n316_4 ;
wire \core/pcpi_div/n316_5 ;
wire \core/pcpi_div/n318_4 ;
wire \core/pcpi_div/n318_5 ;
wire \core/pcpi_div/n514_5 ;
wire \core/pcpi_div/n515_4 ;
wire \core/pcpi_div/n515_5 ;
wire \core/pcpi_div/n516_4 ;
wire \core/pcpi_div/n516_5 ;
wire \core/pcpi_div/n517_4 ;
wire \core/pcpi_div/n517_5 ;
wire \core/pcpi_div/n518_5 ;
wire \core/pcpi_div/n518_6 ;
wire \core/pcpi_div/n519_4 ;
wire \core/pcpi_div/n519_5_0 ;
wire \core/pcpi_div/n520_4 ;
wire \core/pcpi_div/n521_4 ;
wire \core/pcpi_div/n521_5 ;
wire \core/pcpi_div/n522_4 ;
wire \core/pcpi_div/n522_5 ;
wire \core/pcpi_div/n523_4 ;
wire \core/pcpi_div/n523_5 ;
wire \core/pcpi_div/n523_6 ;
wire \core/pcpi_div/n524_5 ;
wire \core/pcpi_div/n525_4 ;
wire \core/pcpi_div/n525_5 ;
wire \core/pcpi_div/n526_4 ;
wire \core/pcpi_div/n526_5 ;
wire \core/pcpi_div/n527_4 ;
wire \core/pcpi_div/n527_5 ;
wire \core/pcpi_div/n528_4 ;
wire \core/pcpi_div/n528_5 ;
wire \core/pcpi_div/n529_4 ;
wire \core/pcpi_div/n530_4 ;
wire \core/pcpi_div/n531_4 ;
wire \core/pcpi_div/n532_4 ;
wire \core/pcpi_div/n532_5 ;
wire \core/pcpi_div/n533_4 ;
wire \core/pcpi_div/n533_5 ;
wire \core/pcpi_div/n534_4 ;
wire \core/pcpi_div/n534_5 ;
wire \core/pcpi_div/n535_4 ;
wire \core/pcpi_div/n536_4 ;
wire \core/pcpi_div/n537_4 ;
wire \core/pcpi_div/n538_4 ;
wire \core/pcpi_div/n538_5 ;
wire \core/pcpi_div/n538_6 ;
wire \core/pcpi_div/n539_4 ;
wire \core/pcpi_div/n539_5 ;
wire \core/pcpi_div/n540_4 ;
wire \core/pcpi_div/n540_5 ;
wire \core/pcpi_div/n541_4 ;
wire \core/pcpi_div/n542_4 ;
wire \core/pcpi_div/n543_4 ;
wire \core/pcpi_div/n543_5 ;
wire \core/pcpi_div/n773_4 ;
wire \core/pcpi_div/n774_4 ;
wire \core/pcpi_div/n776_4 ;
wire \core/pcpi_div/n777_4 ;
wire \core/pcpi_div/n778_4 ;
wire \core/pcpi_div/n783_4 ;
wire \core/pcpi_div/n784_4 ;
wire \core/pcpi_div/n786_4 ;
wire \core/pcpi_div/n787_4 ;
wire \core/pcpi_div/n789_4 ;
wire \core/pcpi_div/n790_4 ;
wire \core/pcpi_div/n792_4 ;
wire \core/pcpi_div/n793_4 ;
wire \core/pcpi_div/n795_4 ;
wire \core/pcpi_div/n796_4 ;
wire \core/pcpi_div/n798_4 ;
wire \core/pcpi_div/n799_4 ;
wire \core/pcpi_div/n801_4 ;
wire \core/pcpi_div/n802_4 ;
wire \core/pcpi_div/n838_4 ;
wire \core/pcpi_div/n840_4 ;
wire \core/pcpi_div/n841_4 ;
wire \core/pcpi_div/n842_4 ;
wire \core/pcpi_div/n847_4 ;
wire \core/pcpi_div/n848_4 ;
wire \core/pcpi_div/n850_4 ;
wire \core/pcpi_div/n851_4 ;
wire \core/pcpi_div/n853_4 ;
wire \core/pcpi_div/n854_4 ;
wire \core/pcpi_div/n856_4 ;
wire \core/pcpi_div/n857_4 ;
wire \core/pcpi_div/n859_4 ;
wire \core/pcpi_div/n860_4 ;
wire \core/pcpi_div/n862_4 ;
wire \core/pcpi_div/n863_4 ;
wire \core/pcpi_div/n865_4 ;
wire \core/pcpi_div/n866_4 ;
wire \core/pcpi_div/n837_6 ;
wire \core/pcpi_div/n316_6 ;
wire \core/pcpi_div/n316_7 ;
wire \core/pcpi_div/n318_6 ;
wire \core/pcpi_div/n318_7 ;
wire \core/pcpi_div/n318_8 ;
wire \core/pcpi_div/n514_6 ;
wire \core/pcpi_div/n516_6 ;
wire \core/pcpi_div/n516_7 ;
wire \core/pcpi_div/n517_6 ;
wire \core/pcpi_div/n517_7 ;
wire \core/pcpi_div/n518_7 ;
wire \core/pcpi_div/n518_8 ;
wire \core/pcpi_div/n518_10 ;
wire \core/pcpi_div/n519_6 ;
wire \core/pcpi_div/n521_6 ;
wire \core/pcpi_div/n522_6 ;
wire \core/pcpi_div/n523_7 ;
wire \core/pcpi_div/n523_8 ;
wire \core/pcpi_div/n523_9 ;
wire \core/pcpi_div/n525_6 ;
wire \core/pcpi_div/n528_6 ;
wire \core/pcpi_div/n529_5 ;
wire \core/pcpi_div/n531_5 ;
wire \core/pcpi_div/n531_6 ;
wire \core/pcpi_div/n532_6 ;
wire \core/pcpi_div/n532_7 ;
wire \core/pcpi_div/n533_6 ;
wire \core/pcpi_div/n534_6 ;
wire \core/pcpi_div/n536_5 ;
wire \core/pcpi_div/n536_6 ;
wire \core/pcpi_div/n538_7 ;
wire \core/pcpi_div/n538_8 ;
wire \core/pcpi_div/n538_9 ;
wire \core/pcpi_div/n540_6 ;
wire \core/pcpi_div/n540_7 ;
wire \core/pcpi_div/n540_8 ;
wire \core/pcpi_div/n541_5 ;
wire \core/pcpi_div/n542_5 ;
wire \core/pcpi_div/n542_6 ;
wire \core/pcpi_div/n773_5 ;
wire \core/pcpi_div/n773_6 ;
wire \core/pcpi_div/n774_5 ;
wire \core/pcpi_div/n776_6 ;
wire \core/pcpi_div/n780_5 ;
wire \core/pcpi_div/n782_5 ;
wire \core/pcpi_div/n783_5 ;
wire \core/pcpi_div/n786_5 ;
wire \core/pcpi_div/n789_5 ;
wire \core/pcpi_div/n792_5 ;
wire \core/pcpi_div/n795_5 ;
wire \core/pcpi_div/n798_5 ;
wire \core/pcpi_div/n840_6 ;
wire \core/pcpi_div/n846_5 ;
wire \core/pcpi_div/n847_5 ;
wire \core/pcpi_div/n850_5 ;
wire \core/pcpi_div/n853_5 ;
wire \core/pcpi_div/n856_5 ;
wire \core/pcpi_div/n859_5 ;
wire \core/pcpi_div/n862_5 ;
wire \core/pcpi_div/n38_6 ;
wire \core/pcpi_div/n38_7 ;
wire \core/pcpi_div/dividend_31_8 ;
wire \core/pcpi_div/dividend_31_9 ;
wire \core/pcpi_div/n318_9 ;
wire \core/pcpi_div/n318_10 ;
wire \core/pcpi_div/n318_11 ;
wire \core/pcpi_div/n318_12 ;
wire \core/pcpi_div/n318_13 ;
wire \core/pcpi_div/n523_10 ;
wire \core/pcpi_div/n528_7 ;
wire \core/pcpi_div/n38_8 ;
wire \core/pcpi_div/n38_9 ;
wire \core/pcpi_div/dividend_31_10 ;
wire \core/pcpi_div/dividend_31_11 ;
wire \core/pcpi_div/dividend_31_12 ;
wire \core/pcpi_div/dividend_31_13 ;
wire \core/pcpi_div/dividend_31_14 ;
wire \core/pcpi_div/dividend_31_15 ;
wire \core/pcpi_div/dividend_31_16 ;
wire \core/pcpi_div/dividend_31_17 ;
wire \core/pcpi_div/n38_10 ;
wire \core/pcpi_div/n524_7 ;
wire \core/pcpi_div/n526_8 ;
wire \core/pcpi_div/n530_7 ;
wire \core/pcpi_div/n527_8 ;
wire \core/pcpi_div/n537_7 ;
wire \core/pcpi_div/n773_9 ;
wire \core/pcpi_div/n514_8 ;
wire \core/pcpi_div/n535_7 ;
wire \core/pcpi_div/n776_8 ;
wire \core/pcpi_div/n781_6 ;
wire \core/pcpi_div/n780_7 ;
wire \core/pcpi_div/n520_7 ;
wire \core/pcpi_div/n840_8 ;
wire \core/pcpi_div/n845_6 ;
wire \core/pcpi_div/n844_6 ;
wire \core/pcpi_div/n839_6 ;
wire \core/pcpi_div/n803_6 ;
wire \core/pcpi_div/n800_6 ;
wire \core/pcpi_div/n797_6 ;
wire \core/pcpi_div/n794_6 ;
wire \core/pcpi_div/n791_6 ;
wire \core/pcpi_div/n788_6 ;
wire \core/pcpi_div/n785_6 ;
wire \core/pcpi_div/n782_7 ;
wire \core/pcpi_div/n779_6 ;
wire \core/pcpi_div/n775_6 ;
wire \core/pcpi_div/n867_6 ;
wire \core/pcpi_div/n864_6 ;
wire \core/pcpi_div/n861_6 ;
wire \core/pcpi_div/n858_6 ;
wire \core/pcpi_div/n855_6 ;
wire \core/pcpi_div/n852_6 ;
wire \core/pcpi_div/n849_6 ;
wire \core/pcpi_div/n846_7 ;
wire \core/pcpi_div/n843_6 ;
wire \core/pcpi_div/n518_12 ;
wire \core/pcpi_div/n544_6 ;
wire \core/pcpi_div/n518_14 ;
wire \core/pcpi_div/n545_5 ;
wire \core/pcpi_div/instr_any_div_rem ;
wire \core/pcpi_div/n868_5 ;
wire \core/pcpi_div/n804_5 ;
wire \core/pcpi_div/n1784_7 ;
wire \core/pcpi_div/n1783_7 ;
wire \core/pcpi_div/divisor_30_8 ;
wire \core/pcpi_div/start_6 ;
wire \core/pcpi_div/start ;
wire \core/pcpi_div/n529_8 ;
wire \core/pcpi_div/quotient_0_9 ;
wire \core/pcpi_div/quotient_1_9 ;
wire \core/pcpi_div/quotient_2_9 ;
wire \core/pcpi_div/quotient_3_9 ;
wire \core/pcpi_div/quotient_4_9 ;
wire \core/pcpi_div/quotient_5_9 ;
wire \core/pcpi_div/quotient_6_9 ;
wire \core/pcpi_div/quotient_7_9 ;
wire \core/pcpi_div/quotient_8_9 ;
wire \core/pcpi_div/quotient_9_9 ;
wire \core/pcpi_div/quotient_10_9 ;
wire \core/pcpi_div/quotient_11_9 ;
wire \core/pcpi_div/quotient_12_9 ;
wire \core/pcpi_div/quotient_13_9 ;
wire \core/pcpi_div/quotient_14_9 ;
wire \core/pcpi_div/quotient_15_9 ;
wire \core/pcpi_div/quotient_16_9 ;
wire \core/pcpi_div/quotient_17_9 ;
wire \core/pcpi_div/quotient_18_9 ;
wire \core/pcpi_div/quotient_19_9 ;
wire \core/pcpi_div/quotient_20_9 ;
wire \core/pcpi_div/quotient_21_9 ;
wire \core/pcpi_div/quotient_22_9 ;
wire \core/pcpi_div/quotient_23_9 ;
wire \core/pcpi_div/quotient_24_9 ;
wire \core/pcpi_div/quotient_25_9 ;
wire \core/pcpi_div/quotient_26_9 ;
wire \core/pcpi_div/quotient_27_9 ;
wire \core/pcpi_div/quotient_28_9 ;
wire \core/pcpi_div/quotient_29_9 ;
wire \core/pcpi_div/quotient_30_9 ;
wire \core/pcpi_div/quotient_31_9 ;
wire \core/pcpi_div/dividend_31_19 ;
wire \core/pcpi_div/divisor_62_8 ;
wire \core/pcpi_div/instr_divu ;
wire \core/pcpi_div/instr_rem ;
wire \core/pcpi_div/instr_remu ;
wire \core/pcpi_div/pcpi_wait_q ;
wire \core/pcpi_div/outsign ;
wire \core/pcpi_div/instr_div ;
wire \core/pcpi_div/running ;
wire \core/pcpi_div/n546_127_SUM ;
wire \core/pcpi_div/n546_130 ;
wire \core/pcpi_div/n546_128_SUM ;
wire \core/pcpi_div/n546_132 ;
wire \core/pcpi_div/n546_129_SUM ;
wire \core/pcpi_div/n546_134 ;
wire \core/pcpi_div/n546_130_SUM ;
wire \core/pcpi_div/n546_136 ;
wire \core/pcpi_div/n546_131_SUM ;
wire \core/pcpi_div/n546_138 ;
wire \core/pcpi_div/n546_132_SUM ;
wire \core/pcpi_div/n546_140 ;
wire \core/pcpi_div/n546_133_SUM ;
wire \core/pcpi_div/n546_142 ;
wire \core/pcpi_div/n546_134_SUM ;
wire \core/pcpi_div/n546_144 ;
wire \core/pcpi_div/n546_135_SUM ;
wire \core/pcpi_div/n546_146 ;
wire \core/pcpi_div/n546_136_SUM ;
wire \core/pcpi_div/n546_148 ;
wire \core/pcpi_div/n546_137_SUM ;
wire \core/pcpi_div/n546_150 ;
wire \core/pcpi_div/n546_138_SUM ;
wire \core/pcpi_div/n546_152 ;
wire \core/pcpi_div/n546_139_SUM ;
wire \core/pcpi_div/n546_154 ;
wire \core/pcpi_div/n546_140_SUM ;
wire \core/pcpi_div/n546_156 ;
wire \core/pcpi_div/n546_141_SUM ;
wire \core/pcpi_div/n546_158 ;
wire \core/pcpi_div/n546_142_SUM ;
wire \core/pcpi_div/n546_160 ;
wire \core/pcpi_div/n546_143_SUM ;
wire \core/pcpi_div/n546_162 ;
wire \core/pcpi_div/n546_144_SUM ;
wire \core/pcpi_div/n546_164 ;
wire \core/pcpi_div/n546_145_SUM ;
wire \core/pcpi_div/n546_166 ;
wire \core/pcpi_div/n546_146_SUM ;
wire \core/pcpi_div/n546_168 ;
wire \core/pcpi_div/n546_147_SUM ;
wire \core/pcpi_div/n546_170 ;
wire \core/pcpi_div/n546_148_SUM ;
wire \core/pcpi_div/n546_172 ;
wire \core/pcpi_div/n546_149_SUM ;
wire \core/pcpi_div/n546_174 ;
wire \core/pcpi_div/n546_150_SUM ;
wire \core/pcpi_div/n546_176 ;
wire \core/pcpi_div/n546_151_SUM ;
wire \core/pcpi_div/n546_178 ;
wire \core/pcpi_div/n546_152_SUM ;
wire \core/pcpi_div/n546_180 ;
wire \core/pcpi_div/n546_153_SUM ;
wire \core/pcpi_div/n546_182 ;
wire \core/pcpi_div/n546_154_SUM ;
wire \core/pcpi_div/n546_184 ;
wire \core/pcpi_div/n546_155_SUM ;
wire \core/pcpi_div/n546_186 ;
wire \core/pcpi_div/n546_156_SUM ;
wire \core/pcpi_div/n546_188 ;
wire \core/pcpi_div/n546_157_SUM ;
wire \core/pcpi_div/n546_190 ;
wire \core/pcpi_div/n546_158_SUM ;
wire \core/pcpi_div/n546_192 ;
wire \core/pcpi_div/n673_3 ;
wire \core/pcpi_div/n673_4 ;
wire \core/pcpi_div/n672_3 ;
wire \core/pcpi_div/n672_4 ;
wire \core/pcpi_div/n671_3 ;
wire \core/pcpi_div/n671_4 ;
wire \core/pcpi_div/n670_3 ;
wire \core/pcpi_div/n670_4 ;
wire \core/pcpi_div/n669_3 ;
wire \core/pcpi_div/n669_4 ;
wire \core/pcpi_div/n668_3 ;
wire \core/pcpi_div/n668_4 ;
wire \core/pcpi_div/n667_3 ;
wire \core/pcpi_div/n667_4 ;
wire \core/pcpi_div/n666_3 ;
wire \core/pcpi_div/n666_4 ;
wire \core/pcpi_div/n665_3 ;
wire \core/pcpi_div/n665_4 ;
wire \core/pcpi_div/n664_3 ;
wire \core/pcpi_div/n664_4 ;
wire \core/pcpi_div/n663_3 ;
wire \core/pcpi_div/n663_4 ;
wire \core/pcpi_div/n662_3 ;
wire \core/pcpi_div/n662_4 ;
wire \core/pcpi_div/n661_3 ;
wire \core/pcpi_div/n661_4 ;
wire \core/pcpi_div/n660_3 ;
wire \core/pcpi_div/n660_4 ;
wire \core/pcpi_div/n659_3 ;
wire \core/pcpi_div/n659_4 ;
wire \core/pcpi_div/n658_3 ;
wire \core/pcpi_div/n658_4 ;
wire \core/pcpi_div/n657_3 ;
wire \core/pcpi_div/n657_4 ;
wire \core/pcpi_div/n656_3 ;
wire \core/pcpi_div/n656_4 ;
wire \core/pcpi_div/n655_3 ;
wire \core/pcpi_div/n655_4 ;
wire \core/pcpi_div/n654_3 ;
wire \core/pcpi_div/n654_4 ;
wire \core/pcpi_div/n653_3 ;
wire \core/pcpi_div/n653_4 ;
wire \core/pcpi_div/n652_3 ;
wire \core/pcpi_div/n652_4 ;
wire \core/pcpi_div/n651_3 ;
wire \core/pcpi_div/n651_4 ;
wire \core/pcpi_div/n650_3 ;
wire \core/pcpi_div/n650_4 ;
wire \core/pcpi_div/n649_3 ;
wire \core/pcpi_div/n649_4 ;
wire \core/pcpi_div/n648_3 ;
wire \core/pcpi_div/n648_4 ;
wire \core/pcpi_div/n647_3 ;
wire \core/pcpi_div/n647_4 ;
wire \core/pcpi_div/n646_3 ;
wire \core/pcpi_div/n646_4 ;
wire \core/pcpi_div/n645_3 ;
wire \core/pcpi_div/n645_4 ;
wire \core/pcpi_div/n644_3 ;
wire \core/pcpi_div/n644_4 ;
wire \core/pcpi_div/n643_3 ;
wire \core/pcpi_div/n643_4 ;
wire \core/pcpi_div/n642_3 ;
wire \core/pcpi_div/n642_0_COUT ;
wire [31:0] \core/pcpi_div/dividend ;
wire [62:0] \core/pcpi_div/divisor ;
wire [31:0] \core/pcpi_div/quotient ;
wire [31:0] \core/pcpi_div/quotient_msk ;
wire \u_dm/dtm_wr_hartid_ena ;
wire \u_dm/wr_sethaltnot_ena ;
wire \u_dm/dtm_resp_bits_data_1_5 ;
wire \u_dm/dtm_resp_bits_data_2_5 ;
wire \u_dm/dtm_resp_bits_data_32_5 ;
wire \u_dm/dtm_resp_bits_data_5_4 ;
wire \u_dm/dtm_resp_bits_data_0_4 ;
wire \u_dm/dtm_resp_bits_data_0_5 ;
wire \u_dm/wr_cleardebint_ena_5 ;
wire \u_dm/dm_haltnot_ena_4 ;
wire \u_dm/dtm_resp_bits_data_1_6 ;
wire \u_dm/dm_haltnot_ena_7 ;
wire \u_dm/wr_cleardebint_ena ;
wire \u_dm/ram_addr_2_6 ;
wire \u_dm/dm_haltnot_nxt_6 ;
wire \u_dm/dm_debint_nxt_6 ;
wire \u_dm/dm_debint_ena_8 ;
wire \u_dm/jtag_reset_4 ;
wire \u_dm/n6_6 ;
wire \u_dm/dtm_req_valid ;
wire \u_dm/dtm_resp_ready ;
wire \u_dm/vld_set ;
wire \u_dm/vld_set_5 ;
wire \u_dm/dtm_resp_valid ;
wire \u_dm/i_dtm_req_valid ;
wire \u_dm/dtm_req_ready ;
wire \u_dm/dm_haltnot_r ;
wire [33:0] \u_dm/dtm_resp_bits_data ;
wire [2:0] \u_dm/ram_addr ;
wire [31:0] \u_dm/ram_wdat ;
wire [0:0] \u_dm/reset_n_catch_reg_io_q ;
wire [40:0] \u_dm/dtm_req_bits ;
wire [35:2] \u_dm/dtm_resp_bits ;
wire [40:0] \u_dm/i_dtm_req_bits ;
wire [0:0] \u_dm/dm_hartid_r ;
wire [1:1] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 ;
wire [2:2] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 ;
wire [3:3] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 ;
wire [4:4] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 ;
wire [5:5] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 ;
wire [6:6] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 ;
wire [7:7] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 ;
wire [8:8] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 ;
wire [9:9] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 ;
wire [10:10] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 ;
wire [11:11] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 ;
wire [12:12] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 ;
wire [13:13] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 ;
wire [14:14] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 ;
wire [15:15] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 ;
wire [16:16] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 ;
wire [17:17] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 ;
wire [18:18] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 ;
wire [19:19] \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 ;
wire [0:0] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q ;
wire [1:1] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 ;
wire [2:2] \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 ;
wire \u_dm/u_s_debug_csr/dpc_ena ;
wire [31:1] \u_dm/u_s_debug_csr/dpc_nxt ;
wire \u_dm/u_s_jtag_dtm/n680_3 ;
wire \u_dm/u_s_jtag_dtm/n250_31 ;
wire \u_dm/u_s_jtag_dtm/n251_29 ;
wire \u_dm/u_s_jtag_dtm/n252_41 ;
wire \u_dm/u_s_jtag_dtm/n252_43 ;
wire \u_dm/u_s_jtag_dtm/n253_22 ;
wire \u_dm/u_s_jtag_dtm/dbusReg_40_6 ;
wire \u_dm/u_s_jtag_dtm/irReg_4_10 ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg_8 ;
wire \u_dm/u_s_jtag_dtm/n591_12 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg_6 ;
wire \u_dm/u_s_jtag_dtm/n591_14 ;
wire \u_dm/u_s_jtag_dtm/n592_13 ;
wire \u_dm/u_s_jtag_dtm/n593_13 ;
wire \u_dm/u_s_jtag_dtm/n594_13 ;
wire \u_dm/u_s_jtag_dtm/n595_13 ;
wire \u_dm/u_s_jtag_dtm/n520_15 ;
wire \u_dm/u_s_jtag_dtm/n522_13 ;
wire \u_dm/u_s_jtag_dtm/n524_13 ;
wire \u_dm/u_s_jtag_dtm/n526_13 ;
wire \u_dm/u_s_jtag_dtm/n528_13 ;
wire \u_dm/u_s_jtag_dtm/n530_13 ;
wire \u_dm/u_s_jtag_dtm/n532_13 ;
wire \u_dm/u_s_jtag_dtm/n534_13 ;
wire \u_dm/u_s_jtag_dtm/n536_13 ;
wire \u_dm/u_s_jtag_dtm/n538_13 ;
wire \u_dm/u_s_jtag_dtm/n540_13 ;
wire \u_dm/u_s_jtag_dtm/n542_13 ;
wire \u_dm/u_s_jtag_dtm/n544_13 ;
wire \u_dm/u_s_jtag_dtm/n546_13 ;
wire \u_dm/u_s_jtag_dtm/n548_13 ;
wire \u_dm/u_s_jtag_dtm/n550_13 ;
wire \u_dm/u_s_jtag_dtm/n552_13 ;
wire \u_dm/u_s_jtag_dtm/n554_13 ;
wire \u_dm/u_s_jtag_dtm/n556_13 ;
wire \u_dm/u_s_jtag_dtm/n558_13 ;
wire \u_dm/u_s_jtag_dtm/n560_13 ;
wire \u_dm/u_s_jtag_dtm/n562_13 ;
wire \u_dm/u_s_jtag_dtm/n564_13 ;
wire \u_dm/u_s_jtag_dtm/n566_13 ;
wire \u_dm/u_s_jtag_dtm/n568_13 ;
wire \u_dm/u_s_jtag_dtm/n570_13 ;
wire \u_dm/u_s_jtag_dtm/n572_13 ;
wire \u_dm/u_s_jtag_dtm/n574_13 ;
wire \u_dm/u_s_jtag_dtm/n576_13 ;
wire \u_dm/u_s_jtag_dtm/n578_13 ;
wire \u_dm/u_s_jtag_dtm/n580_13 ;
wire \u_dm/u_s_jtag_dtm/n582_13 ;
wire \u_dm/u_s_jtag_dtm/n584_13 ;
wire \u_dm/u_s_jtag_dtm/n586_13 ;
wire \u_dm/u_s_jtag_dtm/n588_13 ;
wire \u_dm/u_s_jtag_dtm/n590_13 ;
wire \u_dm/u_s_jtag_dtm/n648_5 ;
wire \u_dm/u_s_jtag_dtm/n647_5 ;
wire \u_dm/u_s_jtag_dtm/n646_5 ;
wire \u_dm/u_s_jtag_dtm/n645_5 ;
wire \u_dm/u_s_jtag_dtm/n927_5 ;
wire \u_dm/u_s_jtag_dtm/n649_5 ;
wire \u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ;
wire \u_dm/u_s_jtag_dtm/n252_45 ;
wire \u_dm/u_s_jtag_dtm/n252_47 ;
wire \u_dm/u_s_jtag_dtm/n680_4 ;
wire \u_dm/u_s_jtag_dtm/n680_5 ;
wire \u_dm/u_s_jtag_dtm/n250_32 ;
wire \u_dm/u_s_jtag_dtm/n251_30 ;
wire \u_dm/u_s_jtag_dtm/n252_48 ;
wire \u_dm/u_s_jtag_dtm/n253_23 ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg_9 ;
wire \u_dm/u_s_jtag_dtm/n591_15 ;
wire \u_dm/u_s_jtag_dtm/n591_16 ;
wire \u_dm/u_s_jtag_dtm/n591_17 ;
wire \u_dm/u_s_jtag_dtm/n592_14 ;
wire \u_dm/u_s_jtag_dtm/n592_15 ;
wire \u_dm/u_s_jtag_dtm/n592_16 ;
wire \u_dm/u_s_jtag_dtm/n595_14 ;
wire \u_dm/u_s_jtag_dtm/n595_15 ;
wire \u_dm/u_s_jtag_dtm/n538_14 ;
wire \u_dm/u_s_jtag_dtm/n538_15 ;
wire \u_dm/u_s_jtag_dtm/n544_14 ;
wire \u_dm/u_s_jtag_dtm/n576_14 ;
wire \u_dm/u_s_jtag_dtm/n576_15 ;
wire \u_dm/u_s_jtag_dtm/n578_14 ;
wire \u_dm/u_s_jtag_dtm/n580_14 ;
wire \u_dm/u_s_jtag_dtm/n584_14 ;
wire \u_dm/u_s_jtag_dtm/n588_14 ;
wire \u_dm/u_s_jtag_dtm/n927_6 ;
wire \u_dm/u_s_jtag_dtm/n927_7 ;
wire \u_dm/u_s_jtag_dtm/n595_16 ;
wire \u_dm/u_s_jtag_dtm/n595_17 ;
wire \u_dm/u_s_jtag_dtm/n648_8 ;
wire \u_dm/u_s_jtag_dtm/n704_5 ;
wire \u_dm/u_s_jtag_dtm/busyReg_10 ;
wire \u_dm/u_s_jtag_dtm/n520_18 ;
wire \u_dm/u_s_jtag_dtm/n384_14 ;
wire \u_dm/u_s_jtag_dtm/n677_11 ;
wire \u_dm/u_s_jtag_dtm/skipOpReg ;
wire \u_dm/u_s_jtag_dtm/busyReg ;
wire \u_dm/u_s_jtag_dtm/stickyBusyReg ;
wire \u_dm/u_s_jtag_dtm/dbusValidReg ;
wire \u_dm/u_s_jtag_dtm/n252_39 ;
wire \u_dm/u_s_jtag_dtm/o_rdy_sync_r ;
wire \u_dm/u_s_jtag_dtm/nrdy_r ;
wire \u_dm/u_s_jtag_dtm/o_rdy_sync ;
wire \u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ;
wire \u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ;
wire \u_dm/u_s_jtag_dtm/i_dtm_resp_valid ;
wire [3:0] \u_dm/u_s_jtag_dtm/jtagStateReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/dbusReg ;
wire [40:0] \u_dm/u_s_jtag_dtm/shiftReg ;
wire [4:0] \u_dm/u_s_jtag_dtm/irReg ;
wire [35:2] \u_dm/u_s_jtag_dtm/i_dtm_resp_bits ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ;
wire \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r ;
wire [0:0] \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_ena ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 ;
wire \u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ;
wire \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ;
wire \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ;
wire \u_dm/u_dm2dtm_cdc_tx/nrdy_r ;
wire [0:0] \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_set ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ;
wire \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ;
wire \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ;
wire \u_dm/u_dm2dtm_cdc_rx/i_vld_sync ;
wire \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r ;
wire [0:0] \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] ;
wire \u_dm/u_s_debug_ram/ram_dout_31_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_18 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_19 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_26 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_26 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_5 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_6 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_30 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_30 ;
wire \u_dm/u_s_debug_ram/ram_wen_4_6 ;
wire \u_dm/u_s_debug_ram/ram_wen_0_8 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_22 ;
wire \u_dm/u_s_debug_ram/ram_dout_31_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_30_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_29_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_28_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_27_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_26_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_25_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_24_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_23_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_22_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_21_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_20_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_19_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_18_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_17_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_16_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_15_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_14_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_13_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_12_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_11_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_10_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_9_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_8_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_7_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_6_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_5_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_4_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_3_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_2_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_1_24 ;
wire \u_dm/u_s_debug_ram/ram_dout_0_24 ;
wire [6:0] \u_dm/u_s_debug_ram/ram_wen ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[0] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[1] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[2] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[3] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[4] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[5] ;
wire [31:0] \u_dm/u_s_debug_ram/debug_ram_r[6] ;
wire \itcm/memory_0_15 ;
wire \itcm/memory_1_13 ;
wire \itcm/memory_2_13 ;
wire \itcm/memory_3_13 ;
wire \itcm/memory_3_15 ;
wire \itcm/memory_2_15 ;
wire \itcm/memory_1_15 ;
wire \itcm/memory_0_17 ;
wire [31:4] \itcm/DO ;
wire [31:4] \itcm/DO_0 ;
wire [31:4] \itcm/DO_1 ;
wire [31:4] \itcm/DO_2 ;
wire [31:4] \itcm/DO_3 ;
wire [31:4] \itcm/DO_4 ;
wire [31:4] \itcm/DO_5 ;
wire [31:4] \itcm/DO_6 ;
wire \dtcm/n6_6 ;
wire \dtcm/mem_3_9 ;
wire \dtcm/mem_2_9 ;
wire \dtcm/mem_1_9 ;
wire \dtcm/mem_0_10 ;
wire [31:4] \dtcm/DO ;
wire [31:4] \dtcm/DO_0 ;
wire [31:4] \dtcm/DO_1 ;
wire [31:4] \dtcm/DO_2 ;
wire [31:4] \dtcm/DO_3 ;
wire [31:4] \dtcm/DO_4 ;
wire [31:4] \dtcm/DO_5 ;
wire [31:4] \dtcm/DO_6 ;
wire \simpleuart/n966_3 ;
wire \simpleuart/n557_3 ;
wire \simpleuart/n558_3 ;
wire \simpleuart/n559_3 ;
wire \simpleuart/n560_3 ;
wire \simpleuart/n561_3 ;
wire \simpleuart/n562_3 ;
wire \simpleuart/n563_3 ;
wire \simpleuart/recv_buf_valid_8 ;
wire \simpleuart/send_dummy_8 ;
wire \simpleuart/send_pattern_8_8 ;
wire \simpleuart/recv_state_3_9 ;
wire \simpleuart/n319_16 ;
wire \simpleuart/n322_9 ;
wire \simpleuart/n323_9 ;
wire \simpleuart/n324_9 ;
wire \simpleuart/n326_9 ;
wire \simpleuart/n328_9 ;
wire \simpleuart/n331_9 ;
wire \simpleuart/n334_9 ;
wire \simpleuart/n336_9 ;
wire \simpleuart/n339_9 ;
wire \simpleuart/n342_9 ;
wire \simpleuart/n345_9 ;
wire \simpleuart/n348_9 ;
wire \simpleuart/n351_9 ;
wire \simpleuart/n320_18 ;
wire \simpleuart/n321_18 ;
wire \simpleuart/n564_5 ;
wire \simpleuart/n480_6 ;
wire \simpleuart/n556_5 ;
wire \simpleuart/n567_5 ;
wire \simpleuart/n612_6 ;
wire \simpleuart/n565_5 ;
wire \simpleuart/n958_4 ;
wire \simpleuart/n958_5 ;
wire \simpleuart/n966_4 ;
wire \simpleuart/n557_4 ;
wire \simpleuart/recv_state_3_10 ;
wire \simpleuart/n318_17 ;
wire \simpleuart/n322_10 ;
wire \simpleuart/n322_12 ;
wire \simpleuart/n323_10 ;
wire \simpleuart/n326_10 ;
wire \simpleuart/n328_10 ;
wire \simpleuart/n330_10 ;
wire \simpleuart/n331_10 ;
wire \simpleuart/n333_10 ;
wire \simpleuart/n334_10 ;
wire \simpleuart/n336_10 ;
wire \simpleuart/n338_10 ;
wire \simpleuart/n339_10 ;
wire \simpleuart/n341_10 ;
wire \simpleuart/n342_10 ;
wire \simpleuart/n344_10 ;
wire \simpleuart/n345_10 ;
wire \simpleuart/n347_10 ;
wire \simpleuart/n348_10 ;
wire \simpleuart/n350_10 ;
wire \simpleuart/n320_19 ;
wire \simpleuart/n612_7 ;
wire \simpleuart/n322_14 ;
wire \simpleuart/n318_19 ;
wire \simpleuart/n958_7 ;
wire \simpleuart/n614_8 ;
wire \simpleuart/send_bitcnt_2_9 ;
wire \simpleuart/n1042_5 ;
wire \simpleuart/n353_11 ;
wire \simpleuart/n352_11 ;
wire \simpleuart/n350_12 ;
wire \simpleuart/n349_11 ;
wire \simpleuart/n347_12 ;
wire \simpleuart/n346_11 ;
wire \simpleuart/n344_12 ;
wire \simpleuart/n343_11 ;
wire \simpleuart/n341_12 ;
wire \simpleuart/n340_11 ;
wire \simpleuart/n338_12 ;
wire \simpleuart/n337_11 ;
wire \simpleuart/n335_11 ;
wire \simpleuart/n333_12 ;
wire \simpleuart/n332_11 ;
wire \simpleuart/n330_12 ;
wire \simpleuart/n329_11 ;
wire \simpleuart/n327_11 ;
wire \simpleuart/n325_11 ;
wire \simpleuart/n1043_7 ;
wire \simpleuart/n210_65_SUM ;
wire \simpleuart/n210_68 ;
wire \simpleuart/n210_66_SUM ;
wire \simpleuart/n210_70 ;
wire \simpleuart/n210_67_SUM ;
wire \simpleuart/n210_72 ;
wire \simpleuart/n210_68_SUM ;
wire \simpleuart/n210_74 ;
wire \simpleuart/n210_69_SUM ;
wire \simpleuart/n210_76 ;
wire \simpleuart/n210_70_SUM ;
wire \simpleuart/n210_78 ;
wire \simpleuart/n210_71_SUM ;
wire \simpleuart/n210_80 ;
wire \simpleuart/n210_72_SUM ;
wire \simpleuart/n210_82 ;
wire \simpleuart/n210_73_SUM ;
wire \simpleuart/n210_84 ;
wire \simpleuart/n210_74_SUM ;
wire \simpleuart/n210_86 ;
wire \simpleuart/n210_75_SUM ;
wire \simpleuart/n210_88 ;
wire \simpleuart/n210_76_SUM ;
wire \simpleuart/n210_90 ;
wire \simpleuart/n210_77_SUM ;
wire \simpleuart/n210_92 ;
wire \simpleuart/n210_78_SUM ;
wire \simpleuart/n210_94 ;
wire \simpleuart/n210_79_SUM ;
wire \simpleuart/n210_96 ;
wire \simpleuart/n210_80_SUM ;
wire \simpleuart/n210_98 ;
wire \simpleuart/n210_81_SUM ;
wire \simpleuart/n210_100 ;
wire \simpleuart/n210_82_SUM ;
wire \simpleuart/n210_102 ;
wire \simpleuart/n210_83_SUM ;
wire \simpleuart/n210_104 ;
wire \simpleuart/n210_84_SUM ;
wire \simpleuart/n210_106 ;
wire \simpleuart/n210_85_SUM ;
wire \simpleuart/n210_108 ;
wire \simpleuart/n210_86_SUM ;
wire \simpleuart/n210_110 ;
wire \simpleuart/n210_87_SUM ;
wire \simpleuart/n210_112 ;
wire \simpleuart/n210_88_SUM ;
wire \simpleuart/n210_114 ;
wire \simpleuart/n210_89_SUM ;
wire \simpleuart/n210_116 ;
wire \simpleuart/n210_90_SUM ;
wire \simpleuart/n210_118 ;
wire \simpleuart/n210_91_SUM ;
wire \simpleuart/n210_120 ;
wire \simpleuart/n210_92_SUM ;
wire \simpleuart/n210_122 ;
wire \simpleuart/n210_93_SUM ;
wire \simpleuart/n210_124 ;
wire \simpleuart/n210_94_SUM ;
wire \simpleuart/n210_126 ;
wire \simpleuart/n261_65_SUM ;
wire \simpleuart/n261_68 ;
wire \simpleuart/n261_66_SUM ;
wire \simpleuart/n261_70 ;
wire \simpleuart/n261_67_SUM ;
wire \simpleuart/n261_72 ;
wire \simpleuart/n261_68_SUM ;
wire \simpleuart/n261_74 ;
wire \simpleuart/n261_69_SUM ;
wire \simpleuart/n261_76 ;
wire \simpleuart/n261_70_SUM ;
wire \simpleuart/n261_78 ;
wire \simpleuart/n261_71_SUM ;
wire \simpleuart/n261_80 ;
wire \simpleuart/n261_72_SUM ;
wire \simpleuart/n261_82 ;
wire \simpleuart/n261_73_SUM ;
wire \simpleuart/n261_84 ;
wire \simpleuart/n261_74_SUM ;
wire \simpleuart/n261_86 ;
wire \simpleuart/n261_75_SUM ;
wire \simpleuart/n261_88 ;
wire \simpleuart/n261_76_SUM ;
wire \simpleuart/n261_90 ;
wire \simpleuart/n261_77_SUM ;
wire \simpleuart/n261_92 ;
wire \simpleuart/n261_78_SUM ;
wire \simpleuart/n261_94 ;
wire \simpleuart/n261_79_SUM ;
wire \simpleuart/n261_96 ;
wire \simpleuart/n261_80_SUM ;
wire \simpleuart/n261_98 ;
wire \simpleuart/n261_81_SUM ;
wire \simpleuart/n261_100 ;
wire \simpleuart/n261_82_SUM ;
wire \simpleuart/n261_102 ;
wire \simpleuart/n261_83_SUM ;
wire \simpleuart/n261_104 ;
wire \simpleuart/n261_84_SUM ;
wire \simpleuart/n261_106 ;
wire \simpleuart/n261_85_SUM ;
wire \simpleuart/n261_108 ;
wire \simpleuart/n261_86_SUM ;
wire \simpleuart/n261_110 ;
wire \simpleuart/n261_87_SUM ;
wire \simpleuart/n261_112 ;
wire \simpleuart/n261_88_SUM ;
wire \simpleuart/n261_114 ;
wire \simpleuart/n261_89_SUM ;
wire \simpleuart/n261_116 ;
wire \simpleuart/n261_90_SUM ;
wire \simpleuart/n261_118 ;
wire \simpleuart/n261_91_SUM ;
wire \simpleuart/n261_120 ;
wire \simpleuart/n261_92_SUM ;
wire \simpleuart/n261_122 ;
wire \simpleuart/n261_93_SUM ;
wire \simpleuart/n261_124 ;
wire \simpleuart/n261_94_SUM ;
wire \simpleuart/n261_126 ;
wire \simpleuart/n261_95_SUM ;
wire \simpleuart/n261_128 ;
wire \simpleuart/n519_65_SUM ;
wire \simpleuart/n519_68 ;
wire \simpleuart/n519_66_SUM ;
wire \simpleuart/n519_70 ;
wire \simpleuart/n519_67_SUM ;
wire \simpleuart/n519_72 ;
wire \simpleuart/n519_68_SUM ;
wire \simpleuart/n519_74 ;
wire \simpleuart/n519_69_SUM ;
wire \simpleuart/n519_76 ;
wire \simpleuart/n519_70_SUM ;
wire \simpleuart/n519_78 ;
wire \simpleuart/n519_71_SUM ;
wire \simpleuart/n519_80 ;
wire \simpleuart/n519_72_SUM ;
wire \simpleuart/n519_82 ;
wire \simpleuart/n519_73_SUM ;
wire \simpleuart/n519_84 ;
wire \simpleuart/n519_74_SUM ;
wire \simpleuart/n519_86 ;
wire \simpleuart/n519_75_SUM ;
wire \simpleuart/n519_88 ;
wire \simpleuart/n519_76_SUM ;
wire \simpleuart/n519_90 ;
wire \simpleuart/n519_77_SUM ;
wire \simpleuart/n519_92 ;
wire \simpleuart/n519_78_SUM ;
wire \simpleuart/n519_94 ;
wire \simpleuart/n519_79_SUM ;
wire \simpleuart/n519_96 ;
wire \simpleuart/n519_80_SUM ;
wire \simpleuart/n519_98 ;
wire \simpleuart/n519_81_SUM ;
wire \simpleuart/n519_100 ;
wire \simpleuart/n519_82_SUM ;
wire \simpleuart/n519_102 ;
wire \simpleuart/n519_83_SUM ;
wire \simpleuart/n519_104 ;
wire \simpleuart/n519_84_SUM ;
wire \simpleuart/n519_106 ;
wire \simpleuart/n519_85_SUM ;
wire \simpleuart/n519_108 ;
wire \simpleuart/n519_86_SUM ;
wire \simpleuart/n519_110 ;
wire \simpleuart/n519_87_SUM ;
wire \simpleuart/n519_112 ;
wire \simpleuart/n519_88_SUM ;
wire \simpleuart/n519_114 ;
wire \simpleuart/n519_89_SUM ;
wire \simpleuart/n519_116 ;
wire \simpleuart/n519_90_SUM ;
wire \simpleuart/n519_118 ;
wire \simpleuart/n519_91_SUM ;
wire \simpleuart/n519_120 ;
wire \simpleuart/n519_92_SUM ;
wire \simpleuart/n519_122 ;
wire \simpleuart/n519_93_SUM ;
wire \simpleuart/n519_124 ;
wire \simpleuart/n519_94_SUM ;
wire \simpleuart/n519_126 ;
wire \simpleuart/n519_95_SUM ;
wire \simpleuart/n519_128 ;
wire \simpleuart/n519_96_SUM ;
wire \simpleuart/n519_130 ;
wire \simpleuart/n512_1 ;
wire \simpleuart/n512_2 ;
wire \simpleuart/n511_1 ;
wire \simpleuart/n511_2 ;
wire \simpleuart/n510_1 ;
wire \simpleuart/n510_2 ;
wire \simpleuart/n509_1 ;
wire \simpleuart/n509_2 ;
wire \simpleuart/n508_1 ;
wire \simpleuart/n508_2 ;
wire \simpleuart/n507_1 ;
wire \simpleuart/n507_2 ;
wire \simpleuart/n506_1 ;
wire \simpleuart/n506_2 ;
wire \simpleuart/n505_1 ;
wire \simpleuart/n505_2 ;
wire \simpleuart/n504_1 ;
wire \simpleuart/n504_2 ;
wire \simpleuart/n503_1 ;
wire \simpleuart/n503_2 ;
wire \simpleuart/n502_1 ;
wire \simpleuart/n502_2 ;
wire \simpleuart/n501_1 ;
wire \simpleuart/n501_2 ;
wire \simpleuart/n500_1 ;
wire \simpleuart/n500_2 ;
wire \simpleuart/n499_1 ;
wire \simpleuart/n499_2 ;
wire \simpleuart/n498_1 ;
wire \simpleuart/n498_2 ;
wire \simpleuart/n497_1 ;
wire \simpleuart/n497_2 ;
wire \simpleuart/n496_1 ;
wire \simpleuart/n496_2 ;
wire \simpleuart/n495_1 ;
wire \simpleuart/n495_2 ;
wire \simpleuart/n494_1 ;
wire \simpleuart/n494_2 ;
wire \simpleuart/n493_1 ;
wire \simpleuart/n493_2 ;
wire \simpleuart/n492_1 ;
wire \simpleuart/n492_2 ;
wire \simpleuart/n491_1 ;
wire \simpleuart/n491_2 ;
wire \simpleuart/n490_1 ;
wire \simpleuart/n490_2 ;
wire \simpleuart/n489_1 ;
wire \simpleuart/n489_2 ;
wire \simpleuart/n488_1 ;
wire \simpleuart/n488_2 ;
wire \simpleuart/n487_1 ;
wire \simpleuart/n487_2 ;
wire \simpleuart/n486_1 ;
wire \simpleuart/n486_2 ;
wire \simpleuart/n485_1 ;
wire \simpleuart/n485_2 ;
wire \simpleuart/n484_1 ;
wire \simpleuart/n484_2 ;
wire \simpleuart/n483_1 ;
wire \simpleuart/n483_2 ;
wire \simpleuart/n482_1 ;
wire \simpleuart/n482_0_COUT ;
wire \simpleuart/n513_6 ;
wire [31:0] \simpleuart/recv_divcnt ;
wire [7:0] \simpleuart/recv_pattern ;
wire [31:0] \simpleuart/send_divcnt ;
wire [8:1] \simpleuart/send_pattern ;
wire [3:0] \simpleuart/send_bitcnt ;
wire [3:0] \simpleuart/recv_state ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IBUF ser_rx_ibuf (
	.I(ser_rx),
	.O(ser_rx_d)
);
IBUF jtag_TDI_ibuf (
	.I(jtag_TDI),
	.O(jtag_TDI_d)
);
IBUF jtag_TCK_ibuf (
	.I(jtag_TCK),
	.O(jtag_TCK_d)
);
IBUF jtag_TMS_ibuf (
	.I(jtag_TMS),
	.O(jtag_TMS_d)
);
IBUF clk_in_ibuf (
	.I(clk_in),
	.O(clk_in_d)
);
IBUF resetn_in_ibuf (
	.I(resetn_in),
	.O(resetn_in_d)
);
OBUF ser_tx_obuf (
	.I(ser_tx_d),
	.O(ser_tx)
);
OBUF jtag_TDO_obuf (
	.I(jtag_TDO_d),
	.O(jtag_TDO)
);
LUT3 itcm_valid_s0 (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(itcm_valid_9),
	.F(itcm_valid)
);
defparam itcm_valid_s0.INIT=8'h40;
LUT3 dtcm_valid_s0 (
	.I0(mem_addr_Z[25]),
	.I1(mem_addr_Z[24]),
	.I2(itcm_valid_9),
	.F(dtcm_valid)
);
defparam dtcm_valid_s0.INIT=8'h40;
LUT3 mem_rdata_31_s0 (
	.I0(itcm_rdata[31]),
	.I1(itcm_ready),
	.I2(mem_rdata_31_4),
	.F(mem_rdata[31])
);
defparam mem_rdata_31_s0.INIT=8'h0B;
LUT4 mem_rdata_30_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_30_5),
	.I2(mem_rdata_30_6),
	.I3(mem_rdata_30_7),
	.F(mem_rdata[30])
);
defparam mem_rdata_30_s0.INIT=16'hEF00;
LUT4 mem_rdata_29_s0 (
	.I0(mem_rdata_29_4),
	.I1(mem_rdata_29_5),
	.I2(mem_rdata_29_6),
	.I3(mem_rdata_29_7),
	.F(mem_rdata[29])
);
defparam mem_rdata_29_s0.INIT=16'h00EF;
LUT3 mem_rdata_28_s0 (
	.I0(mem_rdata_28_4),
	.I1(itcm_rdata[28]),
	.I2(itcm_ready),
	.F(mem_rdata[28])
);
defparam mem_rdata_28_s0.INIT=8'hCA;
LUT4 mem_rdata_27_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_27_4),
	.I2(mem_rdata_27_14),
	.I3(mem_rdata_27_6),
	.F(mem_rdata[27])
);
defparam mem_rdata_27_s0.INIT=16'hE0FF;
LUT3 mem_rdata_26_s0 (
	.I0(itcm_rdata[26]),
	.I1(itcm_ready),
	.I2(mem_rdata_26_4),
	.F(mem_rdata[26])
);
defparam mem_rdata_26_s0.INIT=8'h0B;
LUT3 mem_rdata_25_s0 (
	.I0(itcm_rdata[25]),
	.I1(itcm_ready),
	.I2(mem_rdata_25_4),
	.F(mem_rdata[25])
);
defparam mem_rdata_25_s0.INIT=8'h0B;
LUT4 mem_rdata_24_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_24_4),
	.I2(mem_rdata_24_5),
	.I3(mem_rdata_24_6),
	.F(mem_rdata[24])
);
defparam mem_rdata_24_s0.INIT=16'hB0FF;
LUT3 mem_rdata_23_s0 (
	.I0(itcm_rdata[23]),
	.I1(itcm_ready),
	.I2(mem_rdata_23_4),
	.F(mem_rdata[23])
);
defparam mem_rdata_23_s0.INIT=8'h0B;
LUT3 mem_rdata_22_s0 (
	.I0(itcm_rdata[22]),
	.I1(itcm_ready),
	.I2(mem_rdata_22_4),
	.F(mem_rdata[22])
);
defparam mem_rdata_22_s0.INIT=8'h0B;
LUT4 mem_rdata_21_s0 (
	.I0(mem_rdata_21_12),
	.I1(mem_rdata_21_5),
	.I2(mem_rdata_21_6),
	.I3(mem_rdata_21_7),
	.F(mem_rdata[21])
);
defparam mem_rdata_21_s0.INIT=16'h4F00;
LUT4 mem_rdata_20_s0 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_20_4),
	.I2(mem_rdata_20_5),
	.I3(mem_rdata_20_6),
	.F(mem_rdata[20])
);
defparam mem_rdata_20_s0.INIT=16'hE0FF;
LUT4 mem_rdata_19_s0 (
	.I0(mem_rdata_19_4),
	.I1(mem_rdata_19_5),
	.I2(mem_rdata_19_6),
	.I3(mem_rdata_19_7),
	.F(mem_rdata[19])
);
defparam mem_rdata_19_s0.INIT=16'hEF00;
LUT4 mem_rdata_18_s0 (
	.I0(mem_rdata_18_4),
	.I1(mem_rdata_18_5),
	.I2(itcm_rdata[18]),
	.I3(itcm_ready),
	.F(mem_rdata[18])
);
defparam mem_rdata_18_s0.INIT=16'hF0BB;
LUT4 mem_rdata_17_s0 (
	.I0(mem_rdata_17_12),
	.I1(mem_rdata_17_5),
	.I2(mem_rdata_17_14),
	.I3(mem_rdata_17_7),
	.F(mem_rdata[17])
);
defparam mem_rdata_17_s0.INIT=16'hEF00;
LUT4 mem_rdata_16_s0 (
	.I0(mem_rdata_17_12),
	.I1(mem_rdata_16_4),
	.I2(mem_rdata_16_8),
	.I3(mem_rdata_16_6),
	.F(mem_rdata[16])
);
defparam mem_rdata_16_s0.INIT=16'hEF00;
LUT2 n519_s1 (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.F(n519_5)
);
defparam n519_s1.INIT=4'h7;
LUT4 mem_rdata_31_s1 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_31_5),
	.I2(mem_rdata_31_6),
	.I3(mem_rdata_31_7),
	.F(mem_rdata_31_4)
);
defparam mem_rdata_31_s1.INIT=16'h4F00;
LUT4 mem_rdata_30_s1 (
	.I0(mem_rdata_30_8),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(mem_rdata_30_4)
);
defparam mem_rdata_30_s1.INIT=16'hE000;
LUT4 mem_rdata_30_s2 (
	.I0(mem_rdata_30_11),
	.I1(mem_rdata_30_12),
	.I2(mem_rdata_30_24),
	.I3(mem_rdata_30_14),
	.F(mem_rdata_30_5)
);
defparam mem_rdata_30_s2.INIT=16'h8000;
LUT3 mem_rdata_30_s3 (
	.I0(vld_set_4),
	.I1(ram_dout[30]),
	.I2(mem_rdata_30_15),
	.F(mem_rdata_30_6)
);
defparam mem_rdata_30_s3.INIT=8'h70;
LUT4 mem_rdata_30_s4 (
	.I0(itcm_rdata[30]),
	.I1(itcm_ready),
	.I2(mem_rdata_30_16),
	.I3(mem_rdata_30_15),
	.F(mem_rdata_30_7)
);
defparam mem_rdata_30_s4.INIT=16'hB0BB;
LUT4 mem_rdata_29_s1 (
	.I0(mem_rdata_30_14),
	.I1(mem_rdata_29_8),
	.I2(mem_rdata_29_9),
	.I3(mem_rdata_29_10),
	.F(mem_rdata_29_4)
);
defparam mem_rdata_29_s1.INIT=16'hF800;
LUT4 mem_rdata_29_s2 (
	.I0(dtcm_ready),
	.I1(mem_rdata_29_11),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(mem_rdata_29_5)
);
defparam mem_rdata_29_s2.INIT=16'h4000;
LUT3 mem_rdata_29_s3 (
	.I0(dtcm_rdata[29]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_29_6)
);
defparam mem_rdata_29_s3.INIT=8'h07;
LUT2 mem_rdata_29_s4 (
	.I0(itcm_rdata[29]),
	.I1(itcm_ready),
	.F(mem_rdata_29_7)
);
defparam mem_rdata_29_s4.INIT=4'h4;
LUT4 mem_rdata_28_s1 (
	.I0(mem_rdata_28_5),
	.I1(mem_rdata_28_6),
	.I2(dtcm_rdata[28]),
	.I3(dtcm_ready),
	.F(mem_rdata_28_4)
);
defparam mem_rdata_28_s1.INIT=16'hF0BB;
LUT4 mem_rdata_27_s1 (
	.I0(ram_dout[27]),
	.I1(mem_rdata_27_7),
	.I2(mem_rdata_27_8),
	.I3(mem_rdata_30_24),
	.F(mem_rdata_27_4)
);
defparam mem_rdata_27_s1.INIT=16'hF800;
LUT4 mem_rdata_27_s3 (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[27]),
	.I2(itcm_rdata[27]),
	.I3(itcm_ready),
	.F(mem_rdata_27_6)
);
defparam mem_rdata_27_s3.INIT=16'h0F77;
LUT4 mem_rdata_26_s1 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_26_5),
	.I2(mem_rdata_26_6),
	.I3(mem_rdata_26_7),
	.F(mem_rdata_26_4)
);
defparam mem_rdata_26_s1.INIT=16'h0700;
LUT4 mem_rdata_25_s1 (
	.I0(mem_rdata_25_5),
	.I1(mem_rdata_21_5),
	.I2(mem_rdata_25_6),
	.I3(mem_rdata_25_7),
	.F(mem_rdata_25_4)
);
defparam mem_rdata_25_s1.INIT=16'h0700;
LUT4 mem_rdata_24_s1 (
	.I0(mem_rdata_24_7),
	.I1(mem_rdata_24_8),
	.I2(ram_dout[24]),
	.I3(vld_set_4),
	.F(mem_rdata_24_4)
);
defparam mem_rdata_24_s1.INIT=16'h0BBB;
LUT4 mem_rdata_24_s2 (
	.I0(simpleuart_reg_div_do[24]),
	.I1(mem_rdata_21_5),
	.I2(send_dummy_9),
	.I3(mem_rdata_27_10),
	.F(mem_rdata_24_5)
);
defparam mem_rdata_24_s2.INIT=16'hBF00;
LUT4 mem_rdata_24_s3 (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[24]),
	.I2(itcm_rdata[24]),
	.I3(itcm_ready),
	.F(mem_rdata_24_6)
);
defparam mem_rdata_24_s3.INIT=16'h0F77;
LUT4 mem_rdata_23_s1 (
	.I0(mem_rdata_30_4),
	.I1(mem_rdata_23_5),
	.I2(mem_rdata_23_6),
	.I3(mem_rdata_23_7),
	.F(mem_rdata_23_4)
);
defparam mem_rdata_23_s1.INIT=16'h1F00;
LUT4 mem_rdata_22_s1 (
	.I0(mem_rdata_22_5),
	.I1(mem_rdata_22_6),
	.I2(mem_rdata_22_7),
	.I3(mem_rdata_22_8),
	.F(mem_rdata_22_4)
);
defparam mem_rdata_22_s1.INIT=16'h4F00;
LUT2 mem_rdata_21_s2 (
	.I0(mem_rdata_30_9),
	.I1(mem_rdata_30_10),
	.F(mem_rdata_21_5)
);
defparam mem_rdata_21_s2.INIT=4'h8;
LUT4 mem_rdata_21_s3 (
	.I0(mem_rdata_21_8),
	.I1(mem_rdata_21_9),
	.I2(mem_rdata_30_24),
	.I3(mem_rdata_27_10),
	.F(mem_rdata_21_6)
);
defparam mem_rdata_21_s3.INIT=16'h1F00;
LUT4 mem_rdata_21_s4 (
	.I0(dtcm_rdata[21]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[21]),
	.I3(itcm_ready),
	.F(mem_rdata_21_7)
);
defparam mem_rdata_21_s4.INIT=16'hF0BB;
LUT4 mem_rdata_20_s1 (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[20]),
	.I2(mem_rdata_20_7),
	.I3(mem_rdata_30_24),
	.F(mem_rdata_20_4)
);
defparam mem_rdata_20_s1.INIT=16'hF800;
LUT4 mem_rdata_20_s2 (
	.I0(simpleuart_reg_div_do[20]),
	.I1(mem_rdata_30_10),
	.I2(send_dummy_9),
	.I3(mem_rdata_27_10),
	.F(mem_rdata_20_5)
);
defparam mem_rdata_20_s2.INIT=16'hBF00;
LUT4 mem_rdata_20_s3 (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[20]),
	.I2(itcm_rdata[20]),
	.I3(itcm_ready),
	.F(mem_rdata_20_6)
);
defparam mem_rdata_20_s3.INIT=16'h0F77;
LUT4 mem_rdata_19_s1 (
	.I0(simpleuart_reg_div_do[19]),
	.I1(itcm_valid_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_27_9),
	.F(mem_rdata_19_4)
);
defparam mem_rdata_19_s1.INIT=16'h8000;
LUT4 mem_rdata_19_s2 (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[19]),
	.I2(mem_rdata_19_8),
	.I3(mem_rdata_30_24),
	.F(mem_rdata_19_5)
);
defparam mem_rdata_19_s2.INIT=16'hF800;
LUT4 mem_rdata_19_s3 (
	.I0(mem_rdata_30_9),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_8),
	.I3(mem_rdata_27_10),
	.F(mem_rdata_19_6)
);
defparam mem_rdata_19_s3.INIT=16'h7F00;
LUT4 mem_rdata_19_s4 (
	.I0(dtcm_rdata[19]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[19]),
	.I3(itcm_ready),
	.F(mem_rdata_19_7)
);
defparam mem_rdata_19_s4.INIT=16'hF0BB;
LUT4 mem_rdata_18_s1 (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[18]),
	.I2(dtcm_ready),
	.I3(mem_rdata_30_4),
	.F(mem_rdata_18_4)
);
defparam mem_rdata_18_s1.INIT=16'h0D00;
LUT4 mem_rdata_18_s2 (
	.I0(mem_rdata_18_6),
	.I1(mem_rdata_29_10),
	.I2(dtcm_ready),
	.I3(dtcm_rdata[18]),
	.F(mem_rdata_18_5)
);
defparam mem_rdata_18_s2.INIT=16'h0BBB;
LUT4 mem_rdata_17_s2 (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[17]),
	.I2(mem_rdata_30_8),
	.I3(mem_rdata_21_5),
	.F(mem_rdata_17_5)
);
defparam mem_rdata_17_s2.INIT=16'hF800;
LUT4 mem_rdata_17_s4 (
	.I0(dtcm_rdata[17]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[17]),
	.I3(itcm_ready),
	.F(mem_rdata_17_7)
);
defparam mem_rdata_17_s4.INIT=16'hF0BB;
LUT4 mem_rdata_16_s1 (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[16]),
	.I2(mem_rdata_30_8),
	.I3(mem_rdata_21_5),
	.F(mem_rdata_16_4)
);
defparam mem_rdata_16_s1.INIT=16'hF800;
LUT4 mem_rdata_16_s3 (
	.I0(dtcm_rdata[16]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[16]),
	.I3(itcm_ready),
	.F(mem_rdata_16_6)
);
defparam mem_rdata_16_s3.INIT=16'hF0BB;
LUT3 itcm_valid_s2 (
	.I0(mem_addr_Z[30]),
	.I1(mem_addr_Z[31]),
	.I2(mem_valid_Z),
	.F(itcm_valid_6)
);
defparam itcm_valid_s2.INIT=8'h10;
LUT4 itcm_valid_s3 (
	.I0(mem_addr_Z[26]),
	.I1(mem_addr_Z[27]),
	.I2(mem_addr_Z[28]),
	.I3(mem_addr_Z[29]),
	.F(itcm_valid_7)
);
defparam itcm_valid_s3.INIT=16'h0001;
LUT4 mem_rdata_31_s2 (
	.I0(mem_rdata_31_8),
	.I1(mem_rdata_24_8),
	.I2(ram_dout[31]),
	.I3(vld_set_4),
	.F(mem_rdata_31_5)
);
defparam mem_rdata_31_s2.INIT=16'h0BBB;
LUT3 mem_rdata_31_s3 (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[31]),
	.I2(dtcm_ready),
	.F(mem_rdata_31_6)
);
defparam mem_rdata_31_s3.INIT=8'h0D;
LUT3 mem_rdata_31_s4 (
	.I0(dtcm_rdata[31]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_31_7)
);
defparam mem_rdata_31_s4.INIT=8'h07;
LUT2 mem_rdata_30_s5 (
	.I0(recv_buf_valid),
	.I1(recv_buf_valid_10),
	.F(mem_rdata_30_8)
);
defparam mem_rdata_30_s5.INIT=4'h4;
LUT4 mem_rdata_30_s6 (
	.I0(mem_addr_Z[25]),
	.I1(mem_rdata_30_17),
	.I2(mem_rdata_30_18),
	.I3(mem_rdata_30_19),
	.F(mem_rdata_30_9)
);
defparam mem_rdata_30_s6.INIT=16'h8000;
LUT4 mem_rdata_30_s7 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_rdata_30_20),
	.I3(mem_rdata_30_21),
	.F(mem_rdata_30_10)
);
defparam mem_rdata_30_s7.INIT=16'h8000;
LUT4 mem_rdata_30_s8 (
	.I0(mem_addr_Z[8]),
	.I1(mem_addr_Z[9]),
	.I2(mem_addr_Z[10]),
	.I3(mem_addr_Z[11]),
	.F(mem_rdata_30_11)
);
defparam mem_rdata_30_s8.INIT=16'h0100;
LUT4 mem_rdata_30_s9 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_30_12)
);
defparam mem_rdata_30_s9.INIT=16'h9FFC;
LUT4 mem_rdata_30_s11 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_rdata_30_22),
	.F(mem_rdata_30_14)
);
defparam mem_rdata_30_s11.INIT=16'hFE0F;
LUT3 mem_rdata_30_s12 (
	.I0(dtcm_rdata[30]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_30_15)
);
defparam mem_rdata_30_s12.INIT=8'h07;
LUT4 mem_rdata_30_s13 (
	.I0(simpleuart_reg_div_do[30]),
	.I1(mem_addr_Z[24]),
	.I2(send_dummy_9),
	.I3(dtcm_ready),
	.F(mem_rdata_30_16)
);
defparam mem_rdata_30_s13.INIT=16'h00BF;
LUT3 mem_rdata_29_s5 (
	.I0(mem_rdata_29_12),
	.I1(mem_rdata_30_12),
	.I2(mem_rdata_30_11),
	.F(mem_rdata_29_8)
);
defparam mem_rdata_29_s5.INIT=8'h40;
LUT2 mem_rdata_29_s6 (
	.I0(ram_dout[29]),
	.I1(mem_rdata_27_7),
	.F(mem_rdata_29_9)
);
defparam mem_rdata_29_s6.INIT=4'h8;
LUT4 mem_rdata_29_s7 (
	.I0(dtcm_ready),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(mem_rdata_29_10)
);
defparam mem_rdata_29_s7.INIT=16'h4000;
LUT4 mem_rdata_29_s8 (
	.I0(recv_buf_valid),
	.I1(recv_buf_valid_10),
	.I2(simpleuart_reg_div_do[29]),
	.I3(send_dummy_9),
	.F(mem_rdata_29_11)
);
defparam mem_rdata_29_s8.INIT=16'h7044;
LUT4 mem_rdata_28_s2 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[6]),
	.I2(mem_rdata_28_7),
	.I3(mem_rdata_28_8),
	.F(mem_rdata_28_5)
);
defparam mem_rdata_28_s2.INIT=16'hF0E0;
LUT4 mem_rdata_28_s3 (
	.I0(mem_rdata_28_12),
	.I1(mem_rdata_21_5),
	.I2(ram_dout[28]),
	.I3(vld_set_4),
	.F(mem_rdata_28_6)
);
defparam mem_rdata_28_s3.INIT=16'h0BBB;
LUT4 mem_rdata_27_s4 (
	.I0(mem_addr_Z[8]),
	.I1(mem_addr_Z[9]),
	.I2(mem_addr_Z[11]),
	.I3(mem_addr_Z[10]),
	.F(mem_rdata_27_7)
);
defparam mem_rdata_27_s4.INIT=16'h0100;
LUT4 mem_rdata_27_s5 (
	.I0(mem_rdata_27_11),
	.I1(mem_rdata_27_12),
	.I2(mem_addr_Z[2]),
	.I3(mem_rdata_30_11),
	.F(mem_rdata_27_8)
);
defparam mem_rdata_27_s5.INIT=16'hCA00;
LUT3 mem_rdata_27_s6 (
	.I0(send_dummy_9),
	.I1(mem_rdata_30_20),
	.I2(mem_rdata_30_21),
	.F(mem_rdata_27_9)
);
defparam mem_rdata_27_s6.INIT=8'h80;
LUT2 mem_rdata_27_s7 (
	.I0(itcm_ready),
	.I1(dtcm_ready),
	.F(mem_rdata_27_10)
);
defparam mem_rdata_27_s7.INIT=4'h1;
LUT3 mem_rdata_26_s2 (
	.I0(simpleuart_reg_div_do[26]),
	.I1(send_dummy_9),
	.I2(dtcm_ready),
	.F(mem_rdata_26_5)
);
defparam mem_rdata_26_s2.INIT=8'h0B;
LUT2 mem_rdata_26_s3 (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[26]),
	.F(mem_rdata_26_6)
);
defparam mem_rdata_26_s3.INIT=4'h8;
LUT4 mem_rdata_26_s4 (
	.I0(mem_rdata_26_8),
	.I1(mem_rdata_17_8),
	.I2(mem_rdata_29_10),
	.I3(itcm_ready),
	.F(mem_rdata_26_7)
);
defparam mem_rdata_26_s4.INIT=16'h001F;
LUT4 mem_rdata_25_s2 (
	.I0(mem_rdata_30_8),
	.I1(simpleuart_reg_div_do[25]),
	.I2(dtcm_ready),
	.I3(send_dummy_9),
	.F(mem_rdata_25_5)
);
defparam mem_rdata_25_s2.INIT=16'h0C0A;
LUT4 mem_rdata_25_s3 (
	.I0(mem_rdata_25_8),
	.I1(mem_rdata_30_11),
	.I2(mem_rdata_25_9),
	.I3(mem_rdata_29_10),
	.F(mem_rdata_25_6)
);
defparam mem_rdata_25_s3.INIT=16'hF400;
LUT3 mem_rdata_25_s4 (
	.I0(dtcm_rdata[25]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_25_7)
);
defparam mem_rdata_25_s4.INIT=8'h07;
LUT4 mem_rdata_24_s4 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_rdata_24_9),
	.F(mem_rdata_24_7)
);
defparam mem_rdata_24_s4.INIT=16'h00FE;
LUT4 mem_rdata_24_s5 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(vld_set_6),
	.I3(mem_rdata_30_11),
	.F(mem_rdata_24_8)
);
defparam mem_rdata_24_s5.INIT=16'h8000;
LUT4 mem_rdata_23_s2 (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[23]),
	.I2(mem_rdata_23_8),
	.I3(mem_rdata_30_24),
	.F(mem_rdata_23_5)
);
defparam mem_rdata_23_s2.INIT=16'hF800;
LUT3 mem_rdata_23_s3 (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[23]),
	.I2(dtcm_ready),
	.F(mem_rdata_23_6)
);
defparam mem_rdata_23_s3.INIT=8'h0D;
LUT3 mem_rdata_23_s4 (
	.I0(dtcm_rdata[23]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_23_7)
);
defparam mem_rdata_23_s4.INIT=8'h07;
LUT2 mem_rdata_22_s2 (
	.I0(mem_rdata_22_9),
	.I1(mem_rdata_24_8),
	.F(mem_rdata_22_5)
);
defparam mem_rdata_22_s2.INIT=4'h8;
LUT4 mem_rdata_22_s3 (
	.I0(mem_rdata_22_10),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_22_11),
	.F(mem_rdata_22_6)
);
defparam mem_rdata_22_s3.INIT=16'h00BF;
LUT3 mem_rdata_22_s4 (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[22]),
	.I2(dtcm_ready),
	.F(mem_rdata_22_7)
);
defparam mem_rdata_22_s4.INIT=8'h0D;
LUT3 mem_rdata_22_s5 (
	.I0(dtcm_rdata[22]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(mem_rdata_22_8)
);
defparam mem_rdata_22_s5.INIT=8'h07;
LUT2 mem_rdata_21_s5 (
	.I0(ram_dout[21]),
	.I1(mem_rdata_27_7),
	.F(mem_rdata_21_8)
);
defparam mem_rdata_21_s5.INIT=4'h8;
LUT3 mem_rdata_21_s6 (
	.I0(mem_addr_Z[6]),
	.I1(mem_rdata_21_10),
	.I2(mem_rdata_30_11),
	.F(mem_rdata_21_9)
);
defparam mem_rdata_21_s6.INIT=8'h10;
LUT4 mem_rdata_20_s4 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[6]),
	.I2(mem_rdata_20_8),
	.I3(mem_rdata_30_11),
	.F(mem_rdata_20_7)
);
defparam mem_rdata_20_s4.INIT=16'hC100;
LUT4 mem_rdata_19_s5 (
	.I0(mem_addr_Z[4]),
	.I1(wr_cleardebint_ena_4),
	.I2(mem_rdata_30_11),
	.I3(mem_rdata_19_9),
	.F(mem_rdata_19_8)
);
defparam mem_rdata_19_s5.INIT=16'h8000;
LUT4 mem_rdata_18_s3 (
	.I0(mem_rdata_30_11),
	.I1(mem_rdata_18_7),
	.I2(ram_dout[18]),
	.I3(mem_rdata_27_7),
	.F(mem_rdata_18_6)
);
defparam mem_rdata_18_s3.INIT=16'h0777;
LUT3 mem_rdata_17_s5 (
	.I0(mem_rdata_17_9),
	.I1(mem_rdata_17_10),
	.I2(mem_rdata_30_11),
	.F(mem_rdata_17_8)
);
defparam mem_rdata_17_s5.INIT=8'h20;
LUT4 mem_rdata_31_s5 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_rdata_31_9),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_31_8)
);
defparam mem_rdata_31_s5.INIT=16'hF68F;
LUT4 mem_rdata_30_s14 (
	.I0(mem_addr_Z[16]),
	.I1(mem_addr_Z[17]),
	.I2(mem_addr_Z[18]),
	.I3(mem_addr_Z[19]),
	.F(mem_rdata_30_17)
);
defparam mem_rdata_30_s14.INIT=16'h0001;
LUT4 mem_rdata_30_s15 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[7]),
	.I2(mem_addr_Z[14]),
	.I3(mem_addr_Z[15]),
	.F(mem_rdata_30_18)
);
defparam mem_rdata_30_s15.INIT=16'h0001;
LUT4 mem_rdata_30_s16 (
	.I0(mem_addr_Z[20]),
	.I1(mem_addr_Z[21]),
	.I2(mem_addr_Z[22]),
	.I3(mem_addr_Z[23]),
	.F(mem_rdata_30_19)
);
defparam mem_rdata_30_s16.INIT=16'h0001;
LUT4 mem_rdata_30_s17 (
	.I0(mem_addr_Z[8]),
	.I1(mem_addr_Z[9]),
	.I2(mem_addr_Z[11]),
	.I3(mem_addr_Z[12]),
	.F(mem_rdata_30_20)
);
defparam mem_rdata_30_s17.INIT=16'h0001;
LUT3 mem_rdata_30_s18 (
	.I0(mem_addr_Z[10]),
	.I1(mem_addr_Z[13]),
	.I2(mem_addr_Z[24]),
	.F(mem_rdata_30_21)
);
defparam mem_rdata_30_s18.INIT=8'h10;
LUT3 mem_rdata_30_s19 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[4]),
	.F(mem_rdata_30_22)
);
defparam mem_rdata_30_s19.INIT=8'h78;
LUT4 mem_rdata_29_s9 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_29_12)
);
defparam mem_rdata_29_s9.INIT=16'h0700;
LUT3 mem_rdata_28_s4 (
	.I0(mem_rdata_29_12),
	.I1(mem_rdata_24_8),
	.I2(mem_rdata_28_10),
	.F(mem_rdata_28_7)
);
defparam mem_rdata_28_s4.INIT=8'h40;
LUT4 mem_rdata_28_s5 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_28_8)
);
defparam mem_rdata_28_s5.INIT=16'h5BBC;
LUT4 mem_rdata_27_s8 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_27_11)
);
defparam mem_rdata_27_s8.INIT=16'h0BB0;
LUT4 mem_rdata_27_s9 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_27_12)
);
defparam mem_rdata_27_s9.INIT=16'h0BB0;
LUT2 mem_rdata_26_s5 (
	.I0(ram_dout[26]),
	.I1(mem_rdata_27_7),
	.F(mem_rdata_26_8)
);
defparam mem_rdata_26_s5.INIT=4'h8;
LUT4 mem_rdata_25_s5 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_rdata_25_10),
	.I3(mem_rdata_27_12),
	.F(mem_rdata_25_8)
);
defparam mem_rdata_25_s5.INIT=16'h14FC;
LUT2 mem_rdata_25_s6 (
	.I0(ram_dout[25]),
	.I1(mem_rdata_27_7),
	.F(mem_rdata_25_9)
);
defparam mem_rdata_25_s6.INIT=4'h8;
LUT4 mem_rdata_24_s6 (
	.I0(mem_addr_Z[3]),
	.I1(mem_rdata_24_10),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_24_9)
);
defparam mem_rdata_24_s6.INIT=16'h13CA;
LUT4 mem_rdata_23_s5 (
	.I0(mem_addr_Z[5]),
	.I1(mem_rdata_23_9),
	.I2(mem_rdata_30_11),
	.I3(mem_rdata_23_10),
	.F(mem_rdata_23_8)
);
defparam mem_rdata_23_s5.INIT=16'hD000;
LUT4 mem_rdata_22_s6 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[2]),
	.I3(mem_rdata_22_12),
	.F(mem_rdata_22_9)
);
defparam mem_rdata_22_s6.INIT=16'hB007;
LUT3 mem_rdata_22_s7 (
	.I0(recv_buf_valid_10),
	.I1(recv_buf_valid),
	.I2(send_dummy_9),
	.F(mem_rdata_22_10)
);
defparam mem_rdata_22_s7.INIT=8'h0D;
LUT4 mem_rdata_22_s8 (
	.I0(mem_rdata_22_13),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(mem_rdata_27_7),
	.F(mem_rdata_22_11)
);
defparam mem_rdata_22_s8.INIT=16'h8000;
LUT4 mem_rdata_21_s7 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_21_10)
);
defparam mem_rdata_21_s7.INIT=16'h3E5F;
LUT4 mem_rdata_20_s5 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_20_8)
);
defparam mem_rdata_20_s5.INIT=16'h3523;
LUT2 mem_rdata_19_s6 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[6]),
	.F(mem_rdata_19_9)
);
defparam mem_rdata_19_s6.INIT=4'h8;
LUT4 mem_rdata_18_s4 (
	.I0(mem_rdata_18_8),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[3]),
	.F(mem_rdata_18_7)
);
defparam mem_rdata_18_s4.INIT=16'h3564;
LUT3 mem_rdata_17_s6 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.F(mem_rdata_17_9)
);
defparam mem_rdata_17_s6.INIT=8'h96;
LUT4 mem_rdata_17_s7 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_17_10)
);
defparam mem_rdata_17_s7.INIT=16'hEB35;
LUT4 mem_rdata_31_s6 (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_31_9)
);
defparam mem_rdata_31_s6.INIT=16'hC6AC;
LUT4 mem_rdata_28_s7 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_rdata_19_9),
	.I3(mem_addr_Z[2]),
	.F(mem_rdata_28_10)
);
defparam mem_rdata_28_s7.INIT=16'h5B3F;
LUT4 mem_rdata_25_s7 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_25_10)
);
defparam mem_rdata_25_s7.INIT=16'hF3AC;
LUT4 mem_rdata_24_s7 (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(mem_rdata_24_10)
);
defparam mem_rdata_24_s7.INIT=16'hF38A;
LUT2 mem_rdata_23_s6 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.F(mem_rdata_23_9)
);
defparam mem_rdata_23_s6.INIT=4'h4;
LUT4 mem_rdata_23_s7 (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_23_10)
);
defparam mem_rdata_23_s7.INIT=16'h82FD;
LUT4 mem_rdata_22_s9 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[6]),
	.F(mem_rdata_22_12)
);
defparam mem_rdata_22_s9.INIT=16'h075C;
LUT3 mem_rdata_22_s10 (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(ram_dout[22]),
	.F(mem_rdata_22_13)
);
defparam mem_rdata_22_s10.INIT=8'h10;
LUT4 mem_rdata_18_s5 (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(mem_rdata_18_8)
);
defparam mem_rdata_18_s5.INIT=16'h4BFE;
LUT4 mem_rdata_17_s8 (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_rdata_30_24),
	.I3(mem_rdata_17_8),
	.F(mem_rdata_17_12)
);
defparam mem_rdata_17_s8.INIT=16'h1000;
LUT4 mem_rdata_30_s20 (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(mem_addr_Z[24]),
	.I3(mem_addr_Z[25]),
	.F(mem_rdata_30_24)
);
defparam mem_rdata_30_s20.INIT=16'h0008;
LUT4 mem_rdata_28_s8 (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[28]),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(mem_rdata_28_12)
);
defparam mem_rdata_28_s8.INIT=16'h7077;
LUT4 mem_rdata_21_s8 (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[21]),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(mem_rdata_21_12)
);
defparam mem_rdata_21_s8.INIT=16'h7077;
LUT4 itcm_valid_s4 (
	.I0(mem_addr_Z[30]),
	.I1(mem_addr_Z[31]),
	.I2(mem_valid_Z),
	.I3(itcm_valid_7),
	.F(itcm_valid_9)
);
defparam itcm_valid_s4.INIT=16'h1000;
LUT4 mem_rdata_16_s4 (
	.I0(vld_set_4),
	.I1(ram_dout[16]),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_16_8)
);
defparam mem_rdata_16_s4.INIT=16'h0007;
LUT4 mem_rdata_17_s9 (
	.I0(vld_set_4),
	.I1(ram_dout[17]),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_17_14)
);
defparam mem_rdata_17_s9.INIT=16'h0007;
LUT4 mem_rdata_27_s10 (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[27]),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(mem_rdata_27_14)
);
defparam mem_rdata_27_s10.INIT=16'h000D;
LUT4 n1137_s2 (
	.I0(mem_wstrb_Z[0]),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(n1137_7)
);
defparam n1137_s2.INIT=16'h8000;
LUT4 n1136_s2 (
	.I0(mem_wstrb_Z[1]),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(n1136_7)
);
defparam n1136_s2.INIT=16'h8000;
LUT4 n1135_s2 (
	.I0(mem_wstrb_Z[2]),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(n1135_7)
);
defparam n1135_s2.INIT=16'h8000;
LUT4 n1134_s2 (
	.I0(mem_wstrb_Z[3]),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(n1134_7)
);
defparam n1134_s2.INIT=16'h8000;
DFFC irq_reg_4_s0 (
	.D(dbg_irq),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(irq_reg[4])
);
defparam irq_reg_4_s0.INIT=1'b0;
DFFC irq_reg_1_4_s0 (
	.D(dcsr_r_32[5]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(irq_reg_1[4])
);
defparam irq_reg_1_4_s0.INIT=1'b0;
DFFC irq_reg_2_4_s0 (
	.D(irq_reg_1[4]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(irq_reg_2[4])
);
defparam irq_reg_2_4_s0.INIT=1'b0;
DFFNR rstdly_14_s1 (
	.D(rstdly[13]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[14])
);
defparam rstdly_14_s1.INIT=1'b0;
DFFNR rstdly_13_s1 (
	.D(rstdly[12]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[13])
);
defparam rstdly_13_s1.INIT=1'b0;
DFFNR rstdly_12_s1 (
	.D(rstdly[11]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[12])
);
defparam rstdly_12_s1.INIT=1'b0;
DFFNR rstdly_11_s1 (
	.D(rstdly[10]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[11])
);
defparam rstdly_11_s1.INIT=1'b0;
DFFNR rstdly_10_s1 (
	.D(rstdly[9]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[10])
);
defparam rstdly_10_s1.INIT=1'b0;
DFFNR rstdly_9_s1 (
	.D(rstdly[8]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[9])
);
defparam rstdly_9_s1.INIT=1'b0;
DFFNR rstdly_8_s1 (
	.D(rstdly[7]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[8])
);
defparam rstdly_8_s1.INIT=1'b0;
DFFNR rstdly_7_s1 (
	.D(rstdly[6]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[7])
);
defparam rstdly_7_s1.INIT=1'b0;
DFFNR rstdly_6_s1 (
	.D(rstdly[5]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[6])
);
defparam rstdly_6_s1.INIT=1'b0;
DFFNR rstdly_5_s1 (
	.D(rstdly[4]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[5])
);
defparam rstdly_5_s1.INIT=1'b0;
DFFNR rstdly_4_s1 (
	.D(rstdly[3]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[4])
);
defparam rstdly_4_s1.INIT=1'b0;
DFFNR rstdly_3_s1 (
	.D(rstdly[2]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[3])
);
defparam rstdly_3_s1.INIT=1'b0;
DFFNR rstdly_2_s1 (
	.D(rstdly[1]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[2])
);
defparam rstdly_2_s1.INIT=1'b0;
DFFNR rstdly_1_s1 (
	.D(rstdly[0]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[1])
);
defparam rstdly_1_s1.INIT=1'b0;
DFFN rstdly_0_s1 (
	.D(resetn_in_d),
	.CLK(clk_in_d),
	.Q(rstdly[0])
);
defparam rstdly_0_s1.INIT=1'b0;
DFFNR rstdly_15_s1 (
	.D(rstdly[14]),
	.CLK(clk_in_d),
	.RESET(n41_5),
	.Q(rstdly[15])
);
defparam rstdly_15_s1.INIT=1'b0;
INV n41_s2 (
	.I(resetn_in_d),
	.O(n41_5)
);
LUT3 \core/n11918_s142  (
	.I0(\core/cpuregs[2] [31]),
	.I1(\core/cpuregs[3] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_123 )
);
defparam \core/n11918_s142 .INIT=8'hCA;
LUT3 \core/n11918_s143  (
	.I0(\core/cpuregs[4] [31]),
	.I1(\core/cpuregs[5] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_124 )
);
defparam \core/n11918_s143 .INIT=8'hCA;
LUT3 \core/n11918_s144  (
	.I0(\core/cpuregs[6] [31]),
	.I1(\core/cpuregs[7] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_125 )
);
defparam \core/n11918_s144 .INIT=8'hCA;
LUT3 \core/n11918_s145  (
	.I0(\core/cpuregs[8] [31]),
	.I1(\core/cpuregs[9] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_126 )
);
defparam \core/n11918_s145 .INIT=8'hCA;
LUT3 \core/n11918_s146  (
	.I0(\core/cpuregs[10] [31]),
	.I1(\core/cpuregs[11] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_127 )
);
defparam \core/n11918_s146 .INIT=8'hCA;
LUT3 \core/n11918_s147  (
	.I0(\core/cpuregs[12] [31]),
	.I1(\core/cpuregs[13] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_128 )
);
defparam \core/n11918_s147 .INIT=8'hCA;
LUT3 \core/n11918_s148  (
	.I0(\core/cpuregs[14] [31]),
	.I1(\core/cpuregs[15] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_129 )
);
defparam \core/n11918_s148 .INIT=8'hCA;
LUT3 \core/n11918_s149  (
	.I0(\core/cpuregs[16] [31]),
	.I1(\core/cpuregs[17] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_130 )
);
defparam \core/n11918_s149 .INIT=8'hCA;
LUT3 \core/n11918_s150  (
	.I0(\core/cpuregs[18] [31]),
	.I1(\core/cpuregs[19] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_131 )
);
defparam \core/n11918_s150 .INIT=8'hCA;
LUT3 \core/n11918_s151  (
	.I0(\core/cpuregs[20] [31]),
	.I1(\core/cpuregs[21] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_132 )
);
defparam \core/n11918_s151 .INIT=8'hCA;
LUT3 \core/n11918_s152  (
	.I0(\core/cpuregs[22] [31]),
	.I1(\core/cpuregs[23] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_133 )
);
defparam \core/n11918_s152 .INIT=8'hCA;
LUT3 \core/n11918_s153  (
	.I0(\core/cpuregs[24] [31]),
	.I1(\core/cpuregs[25] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_134 )
);
defparam \core/n11918_s153 .INIT=8'hCA;
LUT3 \core/n11918_s154  (
	.I0(\core/cpuregs[26] [31]),
	.I1(\core/cpuregs[27] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_135 )
);
defparam \core/n11918_s154 .INIT=8'hCA;
LUT3 \core/n11918_s155  (
	.I0(\core/cpuregs[28] [31]),
	.I1(\core/cpuregs[29] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_136 )
);
defparam \core/n11918_s155 .INIT=8'hCA;
LUT3 \core/n11918_s156  (
	.I0(\core/cpuregs[30] [31]),
	.I1(\core/cpuregs[31] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_137 )
);
defparam \core/n11918_s156 .INIT=8'hCA;
LUT3 \core/n11918_s157  (
	.I0(\core/cpuregs[32] [31]),
	.I1(\core/cpuregs[33] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_138 )
);
defparam \core/n11918_s157 .INIT=8'hCA;
LUT3 \core/n11918_s158  (
	.I0(\core/cpuregs[34] [31]),
	.I1(\core/cpuregs[35] [31]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11918_139 )
);
defparam \core/n11918_s158 .INIT=8'hCA;
LUT3 \core/n11919_s142  (
	.I0(\core/cpuregs[2] [30]),
	.I1(\core/cpuregs[3] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_123 )
);
defparam \core/n11919_s142 .INIT=8'hCA;
LUT3 \core/n11919_s143  (
	.I0(\core/cpuregs[4] [30]),
	.I1(\core/cpuregs[5] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_124 )
);
defparam \core/n11919_s143 .INIT=8'hCA;
LUT3 \core/n11919_s144  (
	.I0(\core/cpuregs[6] [30]),
	.I1(\core/cpuregs[7] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_125 )
);
defparam \core/n11919_s144 .INIT=8'hCA;
LUT3 \core/n11919_s145  (
	.I0(\core/cpuregs[8] [30]),
	.I1(\core/cpuregs[9] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_126 )
);
defparam \core/n11919_s145 .INIT=8'hCA;
LUT3 \core/n11919_s146  (
	.I0(\core/cpuregs[10] [30]),
	.I1(\core/cpuregs[11] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_127 )
);
defparam \core/n11919_s146 .INIT=8'hCA;
LUT3 \core/n11919_s147  (
	.I0(\core/cpuregs[12] [30]),
	.I1(\core/cpuregs[13] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_128 )
);
defparam \core/n11919_s147 .INIT=8'hCA;
LUT3 \core/n11919_s148  (
	.I0(\core/cpuregs[14] [30]),
	.I1(\core/cpuregs[15] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_129 )
);
defparam \core/n11919_s148 .INIT=8'hCA;
LUT3 \core/n11919_s149  (
	.I0(\core/cpuregs[16] [30]),
	.I1(\core/cpuregs[17] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_130 )
);
defparam \core/n11919_s149 .INIT=8'hCA;
LUT3 \core/n11919_s150  (
	.I0(\core/cpuregs[18] [30]),
	.I1(\core/cpuregs[19] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_131 )
);
defparam \core/n11919_s150 .INIT=8'hCA;
LUT3 \core/n11919_s151  (
	.I0(\core/cpuregs[20] [30]),
	.I1(\core/cpuregs[21] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_132 )
);
defparam \core/n11919_s151 .INIT=8'hCA;
LUT3 \core/n11919_s152  (
	.I0(\core/cpuregs[22] [30]),
	.I1(\core/cpuregs[23] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_133 )
);
defparam \core/n11919_s152 .INIT=8'hCA;
LUT3 \core/n11919_s153  (
	.I0(\core/cpuregs[24] [30]),
	.I1(\core/cpuregs[25] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_134 )
);
defparam \core/n11919_s153 .INIT=8'hCA;
LUT3 \core/n11919_s154  (
	.I0(\core/cpuregs[26] [30]),
	.I1(\core/cpuregs[27] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_135 )
);
defparam \core/n11919_s154 .INIT=8'hCA;
LUT3 \core/n11919_s155  (
	.I0(\core/cpuregs[28] [30]),
	.I1(\core/cpuregs[29] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_136 )
);
defparam \core/n11919_s155 .INIT=8'hCA;
LUT3 \core/n11919_s156  (
	.I0(\core/cpuregs[30] [30]),
	.I1(\core/cpuregs[31] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_137 )
);
defparam \core/n11919_s156 .INIT=8'hCA;
LUT3 \core/n11919_s157  (
	.I0(\core/cpuregs[32] [30]),
	.I1(\core/cpuregs[33] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_138 )
);
defparam \core/n11919_s157 .INIT=8'hCA;
LUT3 \core/n11919_s158  (
	.I0(\core/cpuregs[34] [30]),
	.I1(\core/cpuregs[35] [30]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11919_139 )
);
defparam \core/n11919_s158 .INIT=8'hCA;
LUT3 \core/n11920_s142  (
	.I0(\core/cpuregs[2] [29]),
	.I1(\core/cpuregs[3] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_123 )
);
defparam \core/n11920_s142 .INIT=8'hCA;
LUT3 \core/n11920_s143  (
	.I0(\core/cpuregs[4] [29]),
	.I1(\core/cpuregs[5] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_124 )
);
defparam \core/n11920_s143 .INIT=8'hCA;
LUT3 \core/n11920_s144  (
	.I0(\core/cpuregs[6] [29]),
	.I1(\core/cpuregs[7] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_125 )
);
defparam \core/n11920_s144 .INIT=8'hCA;
LUT3 \core/n11920_s145  (
	.I0(\core/cpuregs[8] [29]),
	.I1(\core/cpuregs[9] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_126 )
);
defparam \core/n11920_s145 .INIT=8'hCA;
LUT3 \core/n11920_s146  (
	.I0(\core/cpuregs[10] [29]),
	.I1(\core/cpuregs[11] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_127 )
);
defparam \core/n11920_s146 .INIT=8'hCA;
LUT3 \core/n11920_s147  (
	.I0(\core/cpuregs[12] [29]),
	.I1(\core/cpuregs[13] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_128 )
);
defparam \core/n11920_s147 .INIT=8'hCA;
LUT3 \core/n11920_s148  (
	.I0(\core/cpuregs[14] [29]),
	.I1(\core/cpuregs[15] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_129 )
);
defparam \core/n11920_s148 .INIT=8'hCA;
LUT3 \core/n11920_s149  (
	.I0(\core/cpuregs[16] [29]),
	.I1(\core/cpuregs[17] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_130 )
);
defparam \core/n11920_s149 .INIT=8'hCA;
LUT3 \core/n11920_s150  (
	.I0(\core/cpuregs[18] [29]),
	.I1(\core/cpuregs[19] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_131 )
);
defparam \core/n11920_s150 .INIT=8'hCA;
LUT3 \core/n11920_s151  (
	.I0(\core/cpuregs[20] [29]),
	.I1(\core/cpuregs[21] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_132 )
);
defparam \core/n11920_s151 .INIT=8'hCA;
LUT3 \core/n11920_s152  (
	.I0(\core/cpuregs[22] [29]),
	.I1(\core/cpuregs[23] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_133 )
);
defparam \core/n11920_s152 .INIT=8'hCA;
LUT3 \core/n11920_s153  (
	.I0(\core/cpuregs[24] [29]),
	.I1(\core/cpuregs[25] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_134 )
);
defparam \core/n11920_s153 .INIT=8'hCA;
LUT3 \core/n11920_s154  (
	.I0(\core/cpuregs[26] [29]),
	.I1(\core/cpuregs[27] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_135 )
);
defparam \core/n11920_s154 .INIT=8'hCA;
LUT3 \core/n11920_s155  (
	.I0(\core/cpuregs[28] [29]),
	.I1(\core/cpuregs[29] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_136 )
);
defparam \core/n11920_s155 .INIT=8'hCA;
LUT3 \core/n11920_s156  (
	.I0(\core/cpuregs[30] [29]),
	.I1(\core/cpuregs[31] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_137 )
);
defparam \core/n11920_s156 .INIT=8'hCA;
LUT3 \core/n11920_s157  (
	.I0(\core/cpuregs[32] [29]),
	.I1(\core/cpuregs[33] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_138 )
);
defparam \core/n11920_s157 .INIT=8'hCA;
LUT3 \core/n11920_s158  (
	.I0(\core/cpuregs[34] [29]),
	.I1(\core/cpuregs[35] [29]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11920_139 )
);
defparam \core/n11920_s158 .INIT=8'hCA;
LUT3 \core/n11921_s142  (
	.I0(\core/cpuregs[2] [28]),
	.I1(\core/cpuregs[3] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_123 )
);
defparam \core/n11921_s142 .INIT=8'hCA;
LUT3 \core/n11921_s143  (
	.I0(\core/cpuregs[4] [28]),
	.I1(\core/cpuregs[5] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_124 )
);
defparam \core/n11921_s143 .INIT=8'hCA;
LUT3 \core/n11921_s144  (
	.I0(\core/cpuregs[6] [28]),
	.I1(\core/cpuregs[7] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_125 )
);
defparam \core/n11921_s144 .INIT=8'hCA;
LUT3 \core/n11921_s145  (
	.I0(\core/cpuregs[8] [28]),
	.I1(\core/cpuregs[9] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_126 )
);
defparam \core/n11921_s145 .INIT=8'hCA;
LUT3 \core/n11921_s146  (
	.I0(\core/cpuregs[10] [28]),
	.I1(\core/cpuregs[11] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_127 )
);
defparam \core/n11921_s146 .INIT=8'hCA;
LUT3 \core/n11921_s147  (
	.I0(\core/cpuregs[12] [28]),
	.I1(\core/cpuregs[13] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_128 )
);
defparam \core/n11921_s147 .INIT=8'hCA;
LUT3 \core/n11921_s148  (
	.I0(\core/cpuregs[14] [28]),
	.I1(\core/cpuregs[15] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_129 )
);
defparam \core/n11921_s148 .INIT=8'hCA;
LUT3 \core/n11921_s149  (
	.I0(\core/cpuregs[16] [28]),
	.I1(\core/cpuregs[17] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_130 )
);
defparam \core/n11921_s149 .INIT=8'hCA;
LUT3 \core/n11921_s150  (
	.I0(\core/cpuregs[18] [28]),
	.I1(\core/cpuregs[19] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_131 )
);
defparam \core/n11921_s150 .INIT=8'hCA;
LUT3 \core/n11921_s151  (
	.I0(\core/cpuregs[20] [28]),
	.I1(\core/cpuregs[21] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_132 )
);
defparam \core/n11921_s151 .INIT=8'hCA;
LUT3 \core/n11921_s152  (
	.I0(\core/cpuregs[22] [28]),
	.I1(\core/cpuregs[23] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_133 )
);
defparam \core/n11921_s152 .INIT=8'hCA;
LUT3 \core/n11921_s153  (
	.I0(\core/cpuregs[24] [28]),
	.I1(\core/cpuregs[25] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_134 )
);
defparam \core/n11921_s153 .INIT=8'hCA;
LUT3 \core/n11921_s154  (
	.I0(\core/cpuregs[26] [28]),
	.I1(\core/cpuregs[27] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_135 )
);
defparam \core/n11921_s154 .INIT=8'hCA;
LUT3 \core/n11921_s155  (
	.I0(\core/cpuregs[28] [28]),
	.I1(\core/cpuregs[29] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_136 )
);
defparam \core/n11921_s155 .INIT=8'hCA;
LUT3 \core/n11921_s156  (
	.I0(\core/cpuregs[30] [28]),
	.I1(\core/cpuregs[31] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_137 )
);
defparam \core/n11921_s156 .INIT=8'hCA;
LUT3 \core/n11921_s157  (
	.I0(\core/cpuregs[32] [28]),
	.I1(\core/cpuregs[33] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_138 )
);
defparam \core/n11921_s157 .INIT=8'hCA;
LUT3 \core/n11921_s158  (
	.I0(\core/cpuregs[34] [28]),
	.I1(\core/cpuregs[35] [28]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11921_139 )
);
defparam \core/n11921_s158 .INIT=8'hCA;
LUT3 \core/n11922_s142  (
	.I0(\core/cpuregs[2] [27]),
	.I1(\core/cpuregs[3] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_123 )
);
defparam \core/n11922_s142 .INIT=8'hCA;
LUT3 \core/n11922_s143  (
	.I0(\core/cpuregs[4] [27]),
	.I1(\core/cpuregs[5] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_124 )
);
defparam \core/n11922_s143 .INIT=8'hCA;
LUT3 \core/n11922_s144  (
	.I0(\core/cpuregs[6] [27]),
	.I1(\core/cpuregs[7] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_125 )
);
defparam \core/n11922_s144 .INIT=8'hCA;
LUT3 \core/n11922_s145  (
	.I0(\core/cpuregs[8] [27]),
	.I1(\core/cpuregs[9] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_126 )
);
defparam \core/n11922_s145 .INIT=8'hCA;
LUT3 \core/n11922_s146  (
	.I0(\core/cpuregs[10] [27]),
	.I1(\core/cpuregs[11] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_127 )
);
defparam \core/n11922_s146 .INIT=8'hCA;
LUT3 \core/n11922_s147  (
	.I0(\core/cpuregs[12] [27]),
	.I1(\core/cpuregs[13] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_128 )
);
defparam \core/n11922_s147 .INIT=8'hCA;
LUT3 \core/n11922_s148  (
	.I0(\core/cpuregs[14] [27]),
	.I1(\core/cpuregs[15] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_129 )
);
defparam \core/n11922_s148 .INIT=8'hCA;
LUT3 \core/n11922_s149  (
	.I0(\core/cpuregs[16] [27]),
	.I1(\core/cpuregs[17] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_130 )
);
defparam \core/n11922_s149 .INIT=8'hCA;
LUT3 \core/n11922_s150  (
	.I0(\core/cpuregs[18] [27]),
	.I1(\core/cpuregs[19] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_131 )
);
defparam \core/n11922_s150 .INIT=8'hCA;
LUT3 \core/n11922_s151  (
	.I0(\core/cpuregs[20] [27]),
	.I1(\core/cpuregs[21] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_132 )
);
defparam \core/n11922_s151 .INIT=8'hCA;
LUT3 \core/n11922_s152  (
	.I0(\core/cpuregs[22] [27]),
	.I1(\core/cpuregs[23] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_133 )
);
defparam \core/n11922_s152 .INIT=8'hCA;
LUT3 \core/n11922_s153  (
	.I0(\core/cpuregs[24] [27]),
	.I1(\core/cpuregs[25] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_134 )
);
defparam \core/n11922_s153 .INIT=8'hCA;
LUT3 \core/n11922_s154  (
	.I0(\core/cpuregs[26] [27]),
	.I1(\core/cpuregs[27] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_135 )
);
defparam \core/n11922_s154 .INIT=8'hCA;
LUT3 \core/n11922_s155  (
	.I0(\core/cpuregs[28] [27]),
	.I1(\core/cpuregs[29] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_136 )
);
defparam \core/n11922_s155 .INIT=8'hCA;
LUT3 \core/n11922_s156  (
	.I0(\core/cpuregs[30] [27]),
	.I1(\core/cpuregs[31] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_137 )
);
defparam \core/n11922_s156 .INIT=8'hCA;
LUT3 \core/n11922_s157  (
	.I0(\core/cpuregs[32] [27]),
	.I1(\core/cpuregs[33] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_138 )
);
defparam \core/n11922_s157 .INIT=8'hCA;
LUT3 \core/n11922_s158  (
	.I0(\core/cpuregs[34] [27]),
	.I1(\core/cpuregs[35] [27]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11922_139 )
);
defparam \core/n11922_s158 .INIT=8'hCA;
LUT3 \core/n11923_s142  (
	.I0(\core/cpuregs[2] [26]),
	.I1(\core/cpuregs[3] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_123 )
);
defparam \core/n11923_s142 .INIT=8'hCA;
LUT3 \core/n11923_s143  (
	.I0(\core/cpuregs[4] [26]),
	.I1(\core/cpuregs[5] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_124 )
);
defparam \core/n11923_s143 .INIT=8'hCA;
LUT3 \core/n11923_s144  (
	.I0(\core/cpuregs[6] [26]),
	.I1(\core/cpuregs[7] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_125 )
);
defparam \core/n11923_s144 .INIT=8'hCA;
LUT3 \core/n11923_s145  (
	.I0(\core/cpuregs[8] [26]),
	.I1(\core/cpuregs[9] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_126 )
);
defparam \core/n11923_s145 .INIT=8'hCA;
LUT3 \core/n11923_s146  (
	.I0(\core/cpuregs[10] [26]),
	.I1(\core/cpuregs[11] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_127 )
);
defparam \core/n11923_s146 .INIT=8'hCA;
LUT3 \core/n11923_s147  (
	.I0(\core/cpuregs[12] [26]),
	.I1(\core/cpuregs[13] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_128 )
);
defparam \core/n11923_s147 .INIT=8'hCA;
LUT3 \core/n11923_s148  (
	.I0(\core/cpuregs[14] [26]),
	.I1(\core/cpuregs[15] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_129 )
);
defparam \core/n11923_s148 .INIT=8'hCA;
LUT3 \core/n11923_s149  (
	.I0(\core/cpuregs[16] [26]),
	.I1(\core/cpuregs[17] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_130 )
);
defparam \core/n11923_s149 .INIT=8'hCA;
LUT3 \core/n11923_s150  (
	.I0(\core/cpuregs[18] [26]),
	.I1(\core/cpuregs[19] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_131 )
);
defparam \core/n11923_s150 .INIT=8'hCA;
LUT3 \core/n11923_s151  (
	.I0(\core/cpuregs[20] [26]),
	.I1(\core/cpuregs[21] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_132 )
);
defparam \core/n11923_s151 .INIT=8'hCA;
LUT3 \core/n11923_s152  (
	.I0(\core/cpuregs[22] [26]),
	.I1(\core/cpuregs[23] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_133 )
);
defparam \core/n11923_s152 .INIT=8'hCA;
LUT3 \core/n11923_s153  (
	.I0(\core/cpuregs[24] [26]),
	.I1(\core/cpuregs[25] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_134 )
);
defparam \core/n11923_s153 .INIT=8'hCA;
LUT3 \core/n11923_s154  (
	.I0(\core/cpuregs[26] [26]),
	.I1(\core/cpuregs[27] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_135 )
);
defparam \core/n11923_s154 .INIT=8'hCA;
LUT3 \core/n11923_s155  (
	.I0(\core/cpuregs[28] [26]),
	.I1(\core/cpuregs[29] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_136 )
);
defparam \core/n11923_s155 .INIT=8'hCA;
LUT3 \core/n11923_s156  (
	.I0(\core/cpuregs[30] [26]),
	.I1(\core/cpuregs[31] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_137 )
);
defparam \core/n11923_s156 .INIT=8'hCA;
LUT3 \core/n11923_s157  (
	.I0(\core/cpuregs[32] [26]),
	.I1(\core/cpuregs[33] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_138 )
);
defparam \core/n11923_s157 .INIT=8'hCA;
LUT3 \core/n11923_s158  (
	.I0(\core/cpuregs[34] [26]),
	.I1(\core/cpuregs[35] [26]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11923_139 )
);
defparam \core/n11923_s158 .INIT=8'hCA;
LUT3 \core/n11924_s142  (
	.I0(\core/cpuregs[2] [25]),
	.I1(\core/cpuregs[3] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_123 )
);
defparam \core/n11924_s142 .INIT=8'hCA;
LUT3 \core/n11924_s143  (
	.I0(\core/cpuregs[4] [25]),
	.I1(\core/cpuregs[5] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_124 )
);
defparam \core/n11924_s143 .INIT=8'hCA;
LUT3 \core/n11924_s144  (
	.I0(\core/cpuregs[6] [25]),
	.I1(\core/cpuregs[7] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_125 )
);
defparam \core/n11924_s144 .INIT=8'hCA;
LUT3 \core/n11924_s145  (
	.I0(\core/cpuregs[8] [25]),
	.I1(\core/cpuregs[9] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_126 )
);
defparam \core/n11924_s145 .INIT=8'hCA;
LUT3 \core/n11924_s146  (
	.I0(\core/cpuregs[10] [25]),
	.I1(\core/cpuregs[11] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_127 )
);
defparam \core/n11924_s146 .INIT=8'hCA;
LUT3 \core/n11924_s147  (
	.I0(\core/cpuregs[12] [25]),
	.I1(\core/cpuregs[13] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_128 )
);
defparam \core/n11924_s147 .INIT=8'hCA;
LUT3 \core/n11924_s148  (
	.I0(\core/cpuregs[14] [25]),
	.I1(\core/cpuregs[15] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_129 )
);
defparam \core/n11924_s148 .INIT=8'hCA;
LUT3 \core/n11924_s149  (
	.I0(\core/cpuregs[16] [25]),
	.I1(\core/cpuregs[17] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_130 )
);
defparam \core/n11924_s149 .INIT=8'hCA;
LUT3 \core/n11924_s150  (
	.I0(\core/cpuregs[18] [25]),
	.I1(\core/cpuregs[19] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_131 )
);
defparam \core/n11924_s150 .INIT=8'hCA;
LUT3 \core/n11924_s151  (
	.I0(\core/cpuregs[20] [25]),
	.I1(\core/cpuregs[21] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_132 )
);
defparam \core/n11924_s151 .INIT=8'hCA;
LUT3 \core/n11924_s152  (
	.I0(\core/cpuregs[22] [25]),
	.I1(\core/cpuregs[23] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_133 )
);
defparam \core/n11924_s152 .INIT=8'hCA;
LUT3 \core/n11924_s153  (
	.I0(\core/cpuregs[24] [25]),
	.I1(\core/cpuregs[25] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_134 )
);
defparam \core/n11924_s153 .INIT=8'hCA;
LUT3 \core/n11924_s154  (
	.I0(\core/cpuregs[26] [25]),
	.I1(\core/cpuregs[27] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_135 )
);
defparam \core/n11924_s154 .INIT=8'hCA;
LUT3 \core/n11924_s155  (
	.I0(\core/cpuregs[28] [25]),
	.I1(\core/cpuregs[29] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_136 )
);
defparam \core/n11924_s155 .INIT=8'hCA;
LUT3 \core/n11924_s156  (
	.I0(\core/cpuregs[30] [25]),
	.I1(\core/cpuregs[31] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_137 )
);
defparam \core/n11924_s156 .INIT=8'hCA;
LUT3 \core/n11924_s157  (
	.I0(\core/cpuregs[32] [25]),
	.I1(\core/cpuregs[33] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_138 )
);
defparam \core/n11924_s157 .INIT=8'hCA;
LUT3 \core/n11924_s158  (
	.I0(\core/cpuregs[34] [25]),
	.I1(\core/cpuregs[35] [25]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11924_139 )
);
defparam \core/n11924_s158 .INIT=8'hCA;
LUT3 \core/n11925_s142  (
	.I0(\core/cpuregs[2] [24]),
	.I1(\core/cpuregs[3] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_123 )
);
defparam \core/n11925_s142 .INIT=8'hCA;
LUT3 \core/n11925_s143  (
	.I0(\core/cpuregs[4] [24]),
	.I1(\core/cpuregs[5] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_124 )
);
defparam \core/n11925_s143 .INIT=8'hCA;
LUT3 \core/n11925_s144  (
	.I0(\core/cpuregs[6] [24]),
	.I1(\core/cpuregs[7] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_125 )
);
defparam \core/n11925_s144 .INIT=8'hCA;
LUT3 \core/n11925_s145  (
	.I0(\core/cpuregs[8] [24]),
	.I1(\core/cpuregs[9] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_126 )
);
defparam \core/n11925_s145 .INIT=8'hCA;
LUT3 \core/n11925_s146  (
	.I0(\core/cpuregs[10] [24]),
	.I1(\core/cpuregs[11] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_127 )
);
defparam \core/n11925_s146 .INIT=8'hCA;
LUT3 \core/n11925_s147  (
	.I0(\core/cpuregs[12] [24]),
	.I1(\core/cpuregs[13] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_128 )
);
defparam \core/n11925_s147 .INIT=8'hCA;
LUT3 \core/n11925_s148  (
	.I0(\core/cpuregs[14] [24]),
	.I1(\core/cpuregs[15] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_129 )
);
defparam \core/n11925_s148 .INIT=8'hCA;
LUT3 \core/n11925_s149  (
	.I0(\core/cpuregs[16] [24]),
	.I1(\core/cpuregs[17] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_130 )
);
defparam \core/n11925_s149 .INIT=8'hCA;
LUT3 \core/n11925_s150  (
	.I0(\core/cpuregs[18] [24]),
	.I1(\core/cpuregs[19] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_131 )
);
defparam \core/n11925_s150 .INIT=8'hCA;
LUT3 \core/n11925_s151  (
	.I0(\core/cpuregs[20] [24]),
	.I1(\core/cpuregs[21] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_132 )
);
defparam \core/n11925_s151 .INIT=8'hCA;
LUT3 \core/n11925_s152  (
	.I0(\core/cpuregs[22] [24]),
	.I1(\core/cpuregs[23] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_133 )
);
defparam \core/n11925_s152 .INIT=8'hCA;
LUT3 \core/n11925_s153  (
	.I0(\core/cpuregs[24] [24]),
	.I1(\core/cpuregs[25] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_134 )
);
defparam \core/n11925_s153 .INIT=8'hCA;
LUT3 \core/n11925_s154  (
	.I0(\core/cpuregs[26] [24]),
	.I1(\core/cpuregs[27] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_135 )
);
defparam \core/n11925_s154 .INIT=8'hCA;
LUT3 \core/n11925_s155  (
	.I0(\core/cpuregs[28] [24]),
	.I1(\core/cpuregs[29] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_136 )
);
defparam \core/n11925_s155 .INIT=8'hCA;
LUT3 \core/n11925_s156  (
	.I0(\core/cpuregs[30] [24]),
	.I1(\core/cpuregs[31] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_137 )
);
defparam \core/n11925_s156 .INIT=8'hCA;
LUT3 \core/n11925_s157  (
	.I0(\core/cpuregs[32] [24]),
	.I1(\core/cpuregs[33] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_138 )
);
defparam \core/n11925_s157 .INIT=8'hCA;
LUT3 \core/n11925_s158  (
	.I0(\core/cpuregs[34] [24]),
	.I1(\core/cpuregs[35] [24]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11925_139 )
);
defparam \core/n11925_s158 .INIT=8'hCA;
LUT3 \core/n11926_s142  (
	.I0(\core/cpuregs[2] [23]),
	.I1(\core/cpuregs[3] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_123 )
);
defparam \core/n11926_s142 .INIT=8'hCA;
LUT3 \core/n11926_s143  (
	.I0(\core/cpuregs[4] [23]),
	.I1(\core/cpuregs[5] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_124 )
);
defparam \core/n11926_s143 .INIT=8'hCA;
LUT3 \core/n11926_s144  (
	.I0(\core/cpuregs[6] [23]),
	.I1(\core/cpuregs[7] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_125 )
);
defparam \core/n11926_s144 .INIT=8'hCA;
LUT3 \core/n11926_s145  (
	.I0(\core/cpuregs[8] [23]),
	.I1(\core/cpuregs[9] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_126 )
);
defparam \core/n11926_s145 .INIT=8'hCA;
LUT3 \core/n11926_s146  (
	.I0(\core/cpuregs[10] [23]),
	.I1(\core/cpuregs[11] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_127 )
);
defparam \core/n11926_s146 .INIT=8'hCA;
LUT3 \core/n11926_s147  (
	.I0(\core/cpuregs[12] [23]),
	.I1(\core/cpuregs[13] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_128 )
);
defparam \core/n11926_s147 .INIT=8'hCA;
LUT3 \core/n11926_s148  (
	.I0(\core/cpuregs[14] [23]),
	.I1(\core/cpuregs[15] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_129 )
);
defparam \core/n11926_s148 .INIT=8'hCA;
LUT3 \core/n11926_s149  (
	.I0(\core/cpuregs[16] [23]),
	.I1(\core/cpuregs[17] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_130 )
);
defparam \core/n11926_s149 .INIT=8'hCA;
LUT3 \core/n11926_s150  (
	.I0(\core/cpuregs[18] [23]),
	.I1(\core/cpuregs[19] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_131 )
);
defparam \core/n11926_s150 .INIT=8'hCA;
LUT3 \core/n11926_s151  (
	.I0(\core/cpuregs[20] [23]),
	.I1(\core/cpuregs[21] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_132 )
);
defparam \core/n11926_s151 .INIT=8'hCA;
LUT3 \core/n11926_s152  (
	.I0(\core/cpuregs[22] [23]),
	.I1(\core/cpuregs[23] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_133 )
);
defparam \core/n11926_s152 .INIT=8'hCA;
LUT3 \core/n11926_s153  (
	.I0(\core/cpuregs[24] [23]),
	.I1(\core/cpuregs[25] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_134 )
);
defparam \core/n11926_s153 .INIT=8'hCA;
LUT3 \core/n11926_s154  (
	.I0(\core/cpuregs[26] [23]),
	.I1(\core/cpuregs[27] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_135 )
);
defparam \core/n11926_s154 .INIT=8'hCA;
LUT3 \core/n11926_s155  (
	.I0(\core/cpuregs[28] [23]),
	.I1(\core/cpuregs[29] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_136 )
);
defparam \core/n11926_s155 .INIT=8'hCA;
LUT3 \core/n11926_s156  (
	.I0(\core/cpuregs[30] [23]),
	.I1(\core/cpuregs[31] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_137 )
);
defparam \core/n11926_s156 .INIT=8'hCA;
LUT3 \core/n11926_s157  (
	.I0(\core/cpuregs[32] [23]),
	.I1(\core/cpuregs[33] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_138 )
);
defparam \core/n11926_s157 .INIT=8'hCA;
LUT3 \core/n11926_s158  (
	.I0(\core/cpuregs[34] [23]),
	.I1(\core/cpuregs[35] [23]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11926_139 )
);
defparam \core/n11926_s158 .INIT=8'hCA;
LUT3 \core/n11927_s142  (
	.I0(\core/cpuregs[2] [22]),
	.I1(\core/cpuregs[3] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_123 )
);
defparam \core/n11927_s142 .INIT=8'hCA;
LUT3 \core/n11927_s143  (
	.I0(\core/cpuregs[4] [22]),
	.I1(\core/cpuregs[5] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_124 )
);
defparam \core/n11927_s143 .INIT=8'hCA;
LUT3 \core/n11927_s144  (
	.I0(\core/cpuregs[6] [22]),
	.I1(\core/cpuregs[7] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_125 )
);
defparam \core/n11927_s144 .INIT=8'hCA;
LUT3 \core/n11927_s145  (
	.I0(\core/cpuregs[8] [22]),
	.I1(\core/cpuregs[9] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_126 )
);
defparam \core/n11927_s145 .INIT=8'hCA;
LUT3 \core/n11927_s146  (
	.I0(\core/cpuregs[10] [22]),
	.I1(\core/cpuregs[11] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_127 )
);
defparam \core/n11927_s146 .INIT=8'hCA;
LUT3 \core/n11927_s147  (
	.I0(\core/cpuregs[12] [22]),
	.I1(\core/cpuregs[13] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_128 )
);
defparam \core/n11927_s147 .INIT=8'hCA;
LUT3 \core/n11927_s148  (
	.I0(\core/cpuregs[14] [22]),
	.I1(\core/cpuregs[15] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_129 )
);
defparam \core/n11927_s148 .INIT=8'hCA;
LUT3 \core/n11927_s149  (
	.I0(\core/cpuregs[16] [22]),
	.I1(\core/cpuregs[17] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_130 )
);
defparam \core/n11927_s149 .INIT=8'hCA;
LUT3 \core/n11927_s150  (
	.I0(\core/cpuregs[18] [22]),
	.I1(\core/cpuregs[19] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_131 )
);
defparam \core/n11927_s150 .INIT=8'hCA;
LUT3 \core/n11927_s151  (
	.I0(\core/cpuregs[20] [22]),
	.I1(\core/cpuregs[21] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_132 )
);
defparam \core/n11927_s151 .INIT=8'hCA;
LUT3 \core/n11927_s152  (
	.I0(\core/cpuregs[22] [22]),
	.I1(\core/cpuregs[23] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_133 )
);
defparam \core/n11927_s152 .INIT=8'hCA;
LUT3 \core/n11927_s153  (
	.I0(\core/cpuregs[24] [22]),
	.I1(\core/cpuregs[25] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_134 )
);
defparam \core/n11927_s153 .INIT=8'hCA;
LUT3 \core/n11927_s154  (
	.I0(\core/cpuregs[26] [22]),
	.I1(\core/cpuregs[27] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_135 )
);
defparam \core/n11927_s154 .INIT=8'hCA;
LUT3 \core/n11927_s155  (
	.I0(\core/cpuregs[28] [22]),
	.I1(\core/cpuregs[29] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_136 )
);
defparam \core/n11927_s155 .INIT=8'hCA;
LUT3 \core/n11927_s156  (
	.I0(\core/cpuregs[30] [22]),
	.I1(\core/cpuregs[31] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_137 )
);
defparam \core/n11927_s156 .INIT=8'hCA;
LUT3 \core/n11927_s157  (
	.I0(\core/cpuregs[32] [22]),
	.I1(\core/cpuregs[33] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_138 )
);
defparam \core/n11927_s157 .INIT=8'hCA;
LUT3 \core/n11927_s158  (
	.I0(\core/cpuregs[34] [22]),
	.I1(\core/cpuregs[35] [22]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11927_139 )
);
defparam \core/n11927_s158 .INIT=8'hCA;
LUT3 \core/n11928_s142  (
	.I0(\core/cpuregs[2] [21]),
	.I1(\core/cpuregs[3] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_123 )
);
defparam \core/n11928_s142 .INIT=8'hCA;
LUT3 \core/n11928_s143  (
	.I0(\core/cpuregs[4] [21]),
	.I1(\core/cpuregs[5] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_124 )
);
defparam \core/n11928_s143 .INIT=8'hCA;
LUT3 \core/n11928_s144  (
	.I0(\core/cpuregs[6] [21]),
	.I1(\core/cpuregs[7] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_125 )
);
defparam \core/n11928_s144 .INIT=8'hCA;
LUT3 \core/n11928_s145  (
	.I0(\core/cpuregs[8] [21]),
	.I1(\core/cpuregs[9] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_126 )
);
defparam \core/n11928_s145 .INIT=8'hCA;
LUT3 \core/n11928_s146  (
	.I0(\core/cpuregs[10] [21]),
	.I1(\core/cpuregs[11] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_127 )
);
defparam \core/n11928_s146 .INIT=8'hCA;
LUT3 \core/n11928_s147  (
	.I0(\core/cpuregs[12] [21]),
	.I1(\core/cpuregs[13] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_128 )
);
defparam \core/n11928_s147 .INIT=8'hCA;
LUT3 \core/n11928_s148  (
	.I0(\core/cpuregs[14] [21]),
	.I1(\core/cpuregs[15] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_129 )
);
defparam \core/n11928_s148 .INIT=8'hCA;
LUT3 \core/n11928_s149  (
	.I0(\core/cpuregs[16] [21]),
	.I1(\core/cpuregs[17] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_130 )
);
defparam \core/n11928_s149 .INIT=8'hCA;
LUT3 \core/n11928_s150  (
	.I0(\core/cpuregs[18] [21]),
	.I1(\core/cpuregs[19] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_131 )
);
defparam \core/n11928_s150 .INIT=8'hCA;
LUT3 \core/n11928_s151  (
	.I0(\core/cpuregs[20] [21]),
	.I1(\core/cpuregs[21] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_132 )
);
defparam \core/n11928_s151 .INIT=8'hCA;
LUT3 \core/n11928_s152  (
	.I0(\core/cpuregs[22] [21]),
	.I1(\core/cpuregs[23] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_133 )
);
defparam \core/n11928_s152 .INIT=8'hCA;
LUT3 \core/n11928_s153  (
	.I0(\core/cpuregs[24] [21]),
	.I1(\core/cpuregs[25] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_134 )
);
defparam \core/n11928_s153 .INIT=8'hCA;
LUT3 \core/n11928_s154  (
	.I0(\core/cpuregs[26] [21]),
	.I1(\core/cpuregs[27] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_135 )
);
defparam \core/n11928_s154 .INIT=8'hCA;
LUT3 \core/n11928_s155  (
	.I0(\core/cpuregs[28] [21]),
	.I1(\core/cpuregs[29] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_136 )
);
defparam \core/n11928_s155 .INIT=8'hCA;
LUT3 \core/n11928_s156  (
	.I0(\core/cpuregs[30] [21]),
	.I1(\core/cpuregs[31] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_137 )
);
defparam \core/n11928_s156 .INIT=8'hCA;
LUT3 \core/n11928_s157  (
	.I0(\core/cpuregs[32] [21]),
	.I1(\core/cpuregs[33] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_138 )
);
defparam \core/n11928_s157 .INIT=8'hCA;
LUT3 \core/n11928_s158  (
	.I0(\core/cpuregs[34] [21]),
	.I1(\core/cpuregs[35] [21]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11928_139 )
);
defparam \core/n11928_s158 .INIT=8'hCA;
LUT3 \core/n11929_s142  (
	.I0(\core/cpuregs[2] [20]),
	.I1(\core/cpuregs[3] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_123 )
);
defparam \core/n11929_s142 .INIT=8'hCA;
LUT3 \core/n11929_s143  (
	.I0(\core/cpuregs[4] [20]),
	.I1(\core/cpuregs[5] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_124 )
);
defparam \core/n11929_s143 .INIT=8'hCA;
LUT3 \core/n11929_s144  (
	.I0(\core/cpuregs[6] [20]),
	.I1(\core/cpuregs[7] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_125 )
);
defparam \core/n11929_s144 .INIT=8'hCA;
LUT3 \core/n11929_s145  (
	.I0(\core/cpuregs[8] [20]),
	.I1(\core/cpuregs[9] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_126 )
);
defparam \core/n11929_s145 .INIT=8'hCA;
LUT3 \core/n11929_s146  (
	.I0(\core/cpuregs[10] [20]),
	.I1(\core/cpuregs[11] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_127 )
);
defparam \core/n11929_s146 .INIT=8'hCA;
LUT3 \core/n11929_s147  (
	.I0(\core/cpuregs[12] [20]),
	.I1(\core/cpuregs[13] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_128 )
);
defparam \core/n11929_s147 .INIT=8'hCA;
LUT3 \core/n11929_s148  (
	.I0(\core/cpuregs[14] [20]),
	.I1(\core/cpuregs[15] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_129 )
);
defparam \core/n11929_s148 .INIT=8'hCA;
LUT3 \core/n11929_s149  (
	.I0(\core/cpuregs[16] [20]),
	.I1(\core/cpuregs[17] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_130 )
);
defparam \core/n11929_s149 .INIT=8'hCA;
LUT3 \core/n11929_s150  (
	.I0(\core/cpuregs[18] [20]),
	.I1(\core/cpuregs[19] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_131 )
);
defparam \core/n11929_s150 .INIT=8'hCA;
LUT3 \core/n11929_s151  (
	.I0(\core/cpuregs[20] [20]),
	.I1(\core/cpuregs[21] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_132 )
);
defparam \core/n11929_s151 .INIT=8'hCA;
LUT3 \core/n11929_s152  (
	.I0(\core/cpuregs[22] [20]),
	.I1(\core/cpuregs[23] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_133 )
);
defparam \core/n11929_s152 .INIT=8'hCA;
LUT3 \core/n11929_s153  (
	.I0(\core/cpuregs[24] [20]),
	.I1(\core/cpuregs[25] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_134 )
);
defparam \core/n11929_s153 .INIT=8'hCA;
LUT3 \core/n11929_s154  (
	.I0(\core/cpuregs[26] [20]),
	.I1(\core/cpuregs[27] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_135 )
);
defparam \core/n11929_s154 .INIT=8'hCA;
LUT3 \core/n11929_s155  (
	.I0(\core/cpuregs[28] [20]),
	.I1(\core/cpuregs[29] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_136 )
);
defparam \core/n11929_s155 .INIT=8'hCA;
LUT3 \core/n11929_s156  (
	.I0(\core/cpuregs[30] [20]),
	.I1(\core/cpuregs[31] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_137 )
);
defparam \core/n11929_s156 .INIT=8'hCA;
LUT3 \core/n11929_s157  (
	.I0(\core/cpuregs[32] [20]),
	.I1(\core/cpuregs[33] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_138 )
);
defparam \core/n11929_s157 .INIT=8'hCA;
LUT3 \core/n11929_s158  (
	.I0(\core/cpuregs[34] [20]),
	.I1(\core/cpuregs[35] [20]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11929_139 )
);
defparam \core/n11929_s158 .INIT=8'hCA;
LUT3 \core/n11930_s142  (
	.I0(\core/cpuregs[2] [19]),
	.I1(\core/cpuregs[3] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_123 )
);
defparam \core/n11930_s142 .INIT=8'hCA;
LUT3 \core/n11930_s143  (
	.I0(\core/cpuregs[4] [19]),
	.I1(\core/cpuregs[5] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_124 )
);
defparam \core/n11930_s143 .INIT=8'hCA;
LUT3 \core/n11930_s144  (
	.I0(\core/cpuregs[6] [19]),
	.I1(\core/cpuregs[7] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_125 )
);
defparam \core/n11930_s144 .INIT=8'hCA;
LUT3 \core/n11930_s145  (
	.I0(\core/cpuregs[8] [19]),
	.I1(\core/cpuregs[9] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_126 )
);
defparam \core/n11930_s145 .INIT=8'hCA;
LUT3 \core/n11930_s146  (
	.I0(\core/cpuregs[10] [19]),
	.I1(\core/cpuregs[11] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_127 )
);
defparam \core/n11930_s146 .INIT=8'hCA;
LUT3 \core/n11930_s147  (
	.I0(\core/cpuregs[12] [19]),
	.I1(\core/cpuregs[13] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_128 )
);
defparam \core/n11930_s147 .INIT=8'hCA;
LUT3 \core/n11930_s148  (
	.I0(\core/cpuregs[14] [19]),
	.I1(\core/cpuregs[15] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_129 )
);
defparam \core/n11930_s148 .INIT=8'hCA;
LUT3 \core/n11930_s149  (
	.I0(\core/cpuregs[16] [19]),
	.I1(\core/cpuregs[17] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_130 )
);
defparam \core/n11930_s149 .INIT=8'hCA;
LUT3 \core/n11930_s150  (
	.I0(\core/cpuregs[18] [19]),
	.I1(\core/cpuregs[19] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_131 )
);
defparam \core/n11930_s150 .INIT=8'hCA;
LUT3 \core/n11930_s151  (
	.I0(\core/cpuregs[20] [19]),
	.I1(\core/cpuregs[21] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_132 )
);
defparam \core/n11930_s151 .INIT=8'hCA;
LUT3 \core/n11930_s152  (
	.I0(\core/cpuregs[22] [19]),
	.I1(\core/cpuregs[23] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_133 )
);
defparam \core/n11930_s152 .INIT=8'hCA;
LUT3 \core/n11930_s153  (
	.I0(\core/cpuregs[24] [19]),
	.I1(\core/cpuregs[25] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_134 )
);
defparam \core/n11930_s153 .INIT=8'hCA;
LUT3 \core/n11930_s154  (
	.I0(\core/cpuregs[26] [19]),
	.I1(\core/cpuregs[27] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_135 )
);
defparam \core/n11930_s154 .INIT=8'hCA;
LUT3 \core/n11930_s155  (
	.I0(\core/cpuregs[28] [19]),
	.I1(\core/cpuregs[29] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_136 )
);
defparam \core/n11930_s155 .INIT=8'hCA;
LUT3 \core/n11930_s156  (
	.I0(\core/cpuregs[30] [19]),
	.I1(\core/cpuregs[31] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_137 )
);
defparam \core/n11930_s156 .INIT=8'hCA;
LUT3 \core/n11930_s157  (
	.I0(\core/cpuregs[32] [19]),
	.I1(\core/cpuregs[33] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_138 )
);
defparam \core/n11930_s157 .INIT=8'hCA;
LUT3 \core/n11930_s158  (
	.I0(\core/cpuregs[34] [19]),
	.I1(\core/cpuregs[35] [19]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11930_139 )
);
defparam \core/n11930_s158 .INIT=8'hCA;
LUT3 \core/n11931_s142  (
	.I0(\core/cpuregs[2] [18]),
	.I1(\core/cpuregs[3] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_123 )
);
defparam \core/n11931_s142 .INIT=8'hCA;
LUT3 \core/n11931_s143  (
	.I0(\core/cpuregs[4] [18]),
	.I1(\core/cpuregs[5] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_124 )
);
defparam \core/n11931_s143 .INIT=8'hCA;
LUT3 \core/n11931_s144  (
	.I0(\core/cpuregs[6] [18]),
	.I1(\core/cpuregs[7] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_125 )
);
defparam \core/n11931_s144 .INIT=8'hCA;
LUT3 \core/n11931_s145  (
	.I0(\core/cpuregs[8] [18]),
	.I1(\core/cpuregs[9] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_126 )
);
defparam \core/n11931_s145 .INIT=8'hCA;
LUT3 \core/n11931_s146  (
	.I0(\core/cpuregs[10] [18]),
	.I1(\core/cpuregs[11] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_127 )
);
defparam \core/n11931_s146 .INIT=8'hCA;
LUT3 \core/n11931_s147  (
	.I0(\core/cpuregs[12] [18]),
	.I1(\core/cpuregs[13] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_128 )
);
defparam \core/n11931_s147 .INIT=8'hCA;
LUT3 \core/n11931_s148  (
	.I0(\core/cpuregs[14] [18]),
	.I1(\core/cpuregs[15] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_129 )
);
defparam \core/n11931_s148 .INIT=8'hCA;
LUT3 \core/n11931_s149  (
	.I0(\core/cpuregs[16] [18]),
	.I1(\core/cpuregs[17] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_130 )
);
defparam \core/n11931_s149 .INIT=8'hCA;
LUT3 \core/n11931_s150  (
	.I0(\core/cpuregs[18] [18]),
	.I1(\core/cpuregs[19] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_131 )
);
defparam \core/n11931_s150 .INIT=8'hCA;
LUT3 \core/n11931_s151  (
	.I0(\core/cpuregs[20] [18]),
	.I1(\core/cpuregs[21] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_132 )
);
defparam \core/n11931_s151 .INIT=8'hCA;
LUT3 \core/n11931_s152  (
	.I0(\core/cpuregs[22] [18]),
	.I1(\core/cpuregs[23] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_133 )
);
defparam \core/n11931_s152 .INIT=8'hCA;
LUT3 \core/n11931_s153  (
	.I0(\core/cpuregs[24] [18]),
	.I1(\core/cpuregs[25] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_134 )
);
defparam \core/n11931_s153 .INIT=8'hCA;
LUT3 \core/n11931_s154  (
	.I0(\core/cpuregs[26] [18]),
	.I1(\core/cpuregs[27] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_135 )
);
defparam \core/n11931_s154 .INIT=8'hCA;
LUT3 \core/n11931_s155  (
	.I0(\core/cpuregs[28] [18]),
	.I1(\core/cpuregs[29] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_136 )
);
defparam \core/n11931_s155 .INIT=8'hCA;
LUT3 \core/n11931_s156  (
	.I0(\core/cpuregs[30] [18]),
	.I1(\core/cpuregs[31] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_137 )
);
defparam \core/n11931_s156 .INIT=8'hCA;
LUT3 \core/n11931_s157  (
	.I0(\core/cpuregs[32] [18]),
	.I1(\core/cpuregs[33] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_138 )
);
defparam \core/n11931_s157 .INIT=8'hCA;
LUT3 \core/n11931_s158  (
	.I0(\core/cpuregs[34] [18]),
	.I1(\core/cpuregs[35] [18]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11931_139 )
);
defparam \core/n11931_s158 .INIT=8'hCA;
LUT3 \core/n11932_s142  (
	.I0(\core/cpuregs[2] [17]),
	.I1(\core/cpuregs[3] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_123 )
);
defparam \core/n11932_s142 .INIT=8'hCA;
LUT3 \core/n11932_s143  (
	.I0(\core/cpuregs[4] [17]),
	.I1(\core/cpuregs[5] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_124 )
);
defparam \core/n11932_s143 .INIT=8'hCA;
LUT3 \core/n11932_s144  (
	.I0(\core/cpuregs[6] [17]),
	.I1(\core/cpuregs[7] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_125 )
);
defparam \core/n11932_s144 .INIT=8'hCA;
LUT3 \core/n11932_s145  (
	.I0(\core/cpuregs[8] [17]),
	.I1(\core/cpuregs[9] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_126 )
);
defparam \core/n11932_s145 .INIT=8'hCA;
LUT3 \core/n11932_s146  (
	.I0(\core/cpuregs[10] [17]),
	.I1(\core/cpuregs[11] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_127 )
);
defparam \core/n11932_s146 .INIT=8'hCA;
LUT3 \core/n11932_s147  (
	.I0(\core/cpuregs[12] [17]),
	.I1(\core/cpuregs[13] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_128 )
);
defparam \core/n11932_s147 .INIT=8'hCA;
LUT3 \core/n11932_s148  (
	.I0(\core/cpuregs[14] [17]),
	.I1(\core/cpuregs[15] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_129 )
);
defparam \core/n11932_s148 .INIT=8'hCA;
LUT3 \core/n11932_s149  (
	.I0(\core/cpuregs[16] [17]),
	.I1(\core/cpuregs[17] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_130 )
);
defparam \core/n11932_s149 .INIT=8'hCA;
LUT3 \core/n11932_s150  (
	.I0(\core/cpuregs[18] [17]),
	.I1(\core/cpuregs[19] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_131 )
);
defparam \core/n11932_s150 .INIT=8'hCA;
LUT3 \core/n11932_s151  (
	.I0(\core/cpuregs[20] [17]),
	.I1(\core/cpuregs[21] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_132 )
);
defparam \core/n11932_s151 .INIT=8'hCA;
LUT3 \core/n11932_s152  (
	.I0(\core/cpuregs[22] [17]),
	.I1(\core/cpuregs[23] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_133 )
);
defparam \core/n11932_s152 .INIT=8'hCA;
LUT3 \core/n11932_s153  (
	.I0(\core/cpuregs[24] [17]),
	.I1(\core/cpuregs[25] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_134 )
);
defparam \core/n11932_s153 .INIT=8'hCA;
LUT3 \core/n11932_s154  (
	.I0(\core/cpuregs[26] [17]),
	.I1(\core/cpuregs[27] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_135 )
);
defparam \core/n11932_s154 .INIT=8'hCA;
LUT3 \core/n11932_s155  (
	.I0(\core/cpuregs[28] [17]),
	.I1(\core/cpuregs[29] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_136 )
);
defparam \core/n11932_s155 .INIT=8'hCA;
LUT3 \core/n11932_s156  (
	.I0(\core/cpuregs[30] [17]),
	.I1(\core/cpuregs[31] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_137 )
);
defparam \core/n11932_s156 .INIT=8'hCA;
LUT3 \core/n11932_s157  (
	.I0(\core/cpuregs[32] [17]),
	.I1(\core/cpuregs[33] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_138 )
);
defparam \core/n11932_s157 .INIT=8'hCA;
LUT3 \core/n11932_s158  (
	.I0(\core/cpuregs[34] [17]),
	.I1(\core/cpuregs[35] [17]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11932_139 )
);
defparam \core/n11932_s158 .INIT=8'hCA;
LUT3 \core/n11933_s142  (
	.I0(\core/cpuregs[2] [16]),
	.I1(\core/cpuregs[3] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_123 )
);
defparam \core/n11933_s142 .INIT=8'hCA;
LUT3 \core/n11933_s143  (
	.I0(\core/cpuregs[4] [16]),
	.I1(\core/cpuregs[5] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_124 )
);
defparam \core/n11933_s143 .INIT=8'hCA;
LUT3 \core/n11933_s144  (
	.I0(\core/cpuregs[6] [16]),
	.I1(\core/cpuregs[7] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_125 )
);
defparam \core/n11933_s144 .INIT=8'hCA;
LUT3 \core/n11933_s145  (
	.I0(\core/cpuregs[8] [16]),
	.I1(\core/cpuregs[9] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_126 )
);
defparam \core/n11933_s145 .INIT=8'hCA;
LUT3 \core/n11933_s146  (
	.I0(\core/cpuregs[10] [16]),
	.I1(\core/cpuregs[11] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_127 )
);
defparam \core/n11933_s146 .INIT=8'hCA;
LUT3 \core/n11933_s147  (
	.I0(\core/cpuregs[12] [16]),
	.I1(\core/cpuregs[13] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_128 )
);
defparam \core/n11933_s147 .INIT=8'hCA;
LUT3 \core/n11933_s148  (
	.I0(\core/cpuregs[14] [16]),
	.I1(\core/cpuregs[15] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_129 )
);
defparam \core/n11933_s148 .INIT=8'hCA;
LUT3 \core/n11933_s149  (
	.I0(\core/cpuregs[16] [16]),
	.I1(\core/cpuregs[17] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_130 )
);
defparam \core/n11933_s149 .INIT=8'hCA;
LUT3 \core/n11933_s150  (
	.I0(\core/cpuregs[18] [16]),
	.I1(\core/cpuregs[19] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_131 )
);
defparam \core/n11933_s150 .INIT=8'hCA;
LUT3 \core/n11933_s151  (
	.I0(\core/cpuregs[20] [16]),
	.I1(\core/cpuregs[21] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_132 )
);
defparam \core/n11933_s151 .INIT=8'hCA;
LUT3 \core/n11933_s152  (
	.I0(\core/cpuregs[22] [16]),
	.I1(\core/cpuregs[23] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_133 )
);
defparam \core/n11933_s152 .INIT=8'hCA;
LUT3 \core/n11933_s153  (
	.I0(\core/cpuregs[24] [16]),
	.I1(\core/cpuregs[25] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_134 )
);
defparam \core/n11933_s153 .INIT=8'hCA;
LUT3 \core/n11933_s154  (
	.I0(\core/cpuregs[26] [16]),
	.I1(\core/cpuregs[27] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_135 )
);
defparam \core/n11933_s154 .INIT=8'hCA;
LUT3 \core/n11933_s155  (
	.I0(\core/cpuregs[28] [16]),
	.I1(\core/cpuregs[29] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_136 )
);
defparam \core/n11933_s155 .INIT=8'hCA;
LUT3 \core/n11933_s156  (
	.I0(\core/cpuregs[30] [16]),
	.I1(\core/cpuregs[31] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_137 )
);
defparam \core/n11933_s156 .INIT=8'hCA;
LUT3 \core/n11933_s157  (
	.I0(\core/cpuregs[32] [16]),
	.I1(\core/cpuregs[33] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_138 )
);
defparam \core/n11933_s157 .INIT=8'hCA;
LUT3 \core/n11933_s158  (
	.I0(\core/cpuregs[34] [16]),
	.I1(\core/cpuregs[35] [16]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11933_139 )
);
defparam \core/n11933_s158 .INIT=8'hCA;
LUT3 \core/n11934_s142  (
	.I0(\core/cpuregs[2] [15]),
	.I1(\core/cpuregs[3] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_123 )
);
defparam \core/n11934_s142 .INIT=8'hCA;
LUT3 \core/n11934_s143  (
	.I0(\core/cpuregs[4] [15]),
	.I1(\core/cpuregs[5] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_124 )
);
defparam \core/n11934_s143 .INIT=8'hCA;
LUT3 \core/n11934_s144  (
	.I0(\core/cpuregs[6] [15]),
	.I1(\core/cpuregs[7] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_125 )
);
defparam \core/n11934_s144 .INIT=8'hCA;
LUT3 \core/n11934_s145  (
	.I0(\core/cpuregs[8] [15]),
	.I1(\core/cpuregs[9] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_126 )
);
defparam \core/n11934_s145 .INIT=8'hCA;
LUT3 \core/n11934_s146  (
	.I0(\core/cpuregs[10] [15]),
	.I1(\core/cpuregs[11] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_127 )
);
defparam \core/n11934_s146 .INIT=8'hCA;
LUT3 \core/n11934_s147  (
	.I0(\core/cpuregs[12] [15]),
	.I1(\core/cpuregs[13] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_128 )
);
defparam \core/n11934_s147 .INIT=8'hCA;
LUT3 \core/n11934_s148  (
	.I0(\core/cpuregs[14] [15]),
	.I1(\core/cpuregs[15] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_129 )
);
defparam \core/n11934_s148 .INIT=8'hCA;
LUT3 \core/n11934_s149  (
	.I0(\core/cpuregs[16] [15]),
	.I1(\core/cpuregs[17] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_130 )
);
defparam \core/n11934_s149 .INIT=8'hCA;
LUT3 \core/n11934_s150  (
	.I0(\core/cpuregs[18] [15]),
	.I1(\core/cpuregs[19] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_131 )
);
defparam \core/n11934_s150 .INIT=8'hCA;
LUT3 \core/n11934_s151  (
	.I0(\core/cpuregs[20] [15]),
	.I1(\core/cpuregs[21] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_132 )
);
defparam \core/n11934_s151 .INIT=8'hCA;
LUT3 \core/n11934_s152  (
	.I0(\core/cpuregs[22] [15]),
	.I1(\core/cpuregs[23] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_133 )
);
defparam \core/n11934_s152 .INIT=8'hCA;
LUT3 \core/n11934_s153  (
	.I0(\core/cpuregs[24] [15]),
	.I1(\core/cpuregs[25] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_134 )
);
defparam \core/n11934_s153 .INIT=8'hCA;
LUT3 \core/n11934_s154  (
	.I0(\core/cpuregs[26] [15]),
	.I1(\core/cpuregs[27] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_135 )
);
defparam \core/n11934_s154 .INIT=8'hCA;
LUT3 \core/n11934_s155  (
	.I0(\core/cpuregs[28] [15]),
	.I1(\core/cpuregs[29] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_136 )
);
defparam \core/n11934_s155 .INIT=8'hCA;
LUT3 \core/n11934_s156  (
	.I0(\core/cpuregs[30] [15]),
	.I1(\core/cpuregs[31] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_137 )
);
defparam \core/n11934_s156 .INIT=8'hCA;
LUT3 \core/n11934_s157  (
	.I0(\core/cpuregs[32] [15]),
	.I1(\core/cpuregs[33] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_138 )
);
defparam \core/n11934_s157 .INIT=8'hCA;
LUT3 \core/n11934_s158  (
	.I0(\core/cpuregs[34] [15]),
	.I1(\core/cpuregs[35] [15]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11934_139 )
);
defparam \core/n11934_s158 .INIT=8'hCA;
LUT3 \core/n11935_s142  (
	.I0(\core/cpuregs[2] [14]),
	.I1(\core/cpuregs[3] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_123 )
);
defparam \core/n11935_s142 .INIT=8'hCA;
LUT3 \core/n11935_s143  (
	.I0(\core/cpuregs[4] [14]),
	.I1(\core/cpuregs[5] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_124 )
);
defparam \core/n11935_s143 .INIT=8'hCA;
LUT3 \core/n11935_s144  (
	.I0(\core/cpuregs[6] [14]),
	.I1(\core/cpuregs[7] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_125 )
);
defparam \core/n11935_s144 .INIT=8'hCA;
LUT3 \core/n11935_s145  (
	.I0(\core/cpuregs[8] [14]),
	.I1(\core/cpuregs[9] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_126 )
);
defparam \core/n11935_s145 .INIT=8'hCA;
LUT3 \core/n11935_s146  (
	.I0(\core/cpuregs[10] [14]),
	.I1(\core/cpuregs[11] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_127 )
);
defparam \core/n11935_s146 .INIT=8'hCA;
LUT3 \core/n11935_s147  (
	.I0(\core/cpuregs[12] [14]),
	.I1(\core/cpuregs[13] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_128 )
);
defparam \core/n11935_s147 .INIT=8'hCA;
LUT3 \core/n11935_s148  (
	.I0(\core/cpuregs[14] [14]),
	.I1(\core/cpuregs[15] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_129 )
);
defparam \core/n11935_s148 .INIT=8'hCA;
LUT3 \core/n11935_s149  (
	.I0(\core/cpuregs[16] [14]),
	.I1(\core/cpuregs[17] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_130 )
);
defparam \core/n11935_s149 .INIT=8'hCA;
LUT3 \core/n11935_s150  (
	.I0(\core/cpuregs[18] [14]),
	.I1(\core/cpuregs[19] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_131 )
);
defparam \core/n11935_s150 .INIT=8'hCA;
LUT3 \core/n11935_s151  (
	.I0(\core/cpuregs[20] [14]),
	.I1(\core/cpuregs[21] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_132 )
);
defparam \core/n11935_s151 .INIT=8'hCA;
LUT3 \core/n11935_s152  (
	.I0(\core/cpuregs[22] [14]),
	.I1(\core/cpuregs[23] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_133 )
);
defparam \core/n11935_s152 .INIT=8'hCA;
LUT3 \core/n11935_s153  (
	.I0(\core/cpuregs[24] [14]),
	.I1(\core/cpuregs[25] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_134 )
);
defparam \core/n11935_s153 .INIT=8'hCA;
LUT3 \core/n11935_s154  (
	.I0(\core/cpuregs[26] [14]),
	.I1(\core/cpuregs[27] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_135 )
);
defparam \core/n11935_s154 .INIT=8'hCA;
LUT3 \core/n11935_s155  (
	.I0(\core/cpuregs[28] [14]),
	.I1(\core/cpuregs[29] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_136 )
);
defparam \core/n11935_s155 .INIT=8'hCA;
LUT3 \core/n11935_s156  (
	.I0(\core/cpuregs[30] [14]),
	.I1(\core/cpuregs[31] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_137 )
);
defparam \core/n11935_s156 .INIT=8'hCA;
LUT3 \core/n11935_s157  (
	.I0(\core/cpuregs[32] [14]),
	.I1(\core/cpuregs[33] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_138 )
);
defparam \core/n11935_s157 .INIT=8'hCA;
LUT3 \core/n11935_s158  (
	.I0(\core/cpuregs[34] [14]),
	.I1(\core/cpuregs[35] [14]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11935_139 )
);
defparam \core/n11935_s158 .INIT=8'hCA;
LUT3 \core/n11936_s142  (
	.I0(\core/cpuregs[2] [13]),
	.I1(\core/cpuregs[3] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_123 )
);
defparam \core/n11936_s142 .INIT=8'hCA;
LUT3 \core/n11936_s143  (
	.I0(\core/cpuregs[4] [13]),
	.I1(\core/cpuregs[5] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_124 )
);
defparam \core/n11936_s143 .INIT=8'hCA;
LUT3 \core/n11936_s144  (
	.I0(\core/cpuregs[6] [13]),
	.I1(\core/cpuregs[7] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_125 )
);
defparam \core/n11936_s144 .INIT=8'hCA;
LUT3 \core/n11936_s145  (
	.I0(\core/cpuregs[8] [13]),
	.I1(\core/cpuregs[9] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_126 )
);
defparam \core/n11936_s145 .INIT=8'hCA;
LUT3 \core/n11936_s146  (
	.I0(\core/cpuregs[10] [13]),
	.I1(\core/cpuregs[11] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_127 )
);
defparam \core/n11936_s146 .INIT=8'hCA;
LUT3 \core/n11936_s147  (
	.I0(\core/cpuregs[12] [13]),
	.I1(\core/cpuregs[13] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_128 )
);
defparam \core/n11936_s147 .INIT=8'hCA;
LUT3 \core/n11936_s148  (
	.I0(\core/cpuregs[14] [13]),
	.I1(\core/cpuregs[15] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_129 )
);
defparam \core/n11936_s148 .INIT=8'hCA;
LUT3 \core/n11936_s149  (
	.I0(\core/cpuregs[16] [13]),
	.I1(\core/cpuregs[17] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_130 )
);
defparam \core/n11936_s149 .INIT=8'hCA;
LUT3 \core/n11936_s150  (
	.I0(\core/cpuregs[18] [13]),
	.I1(\core/cpuregs[19] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_131 )
);
defparam \core/n11936_s150 .INIT=8'hCA;
LUT3 \core/n11936_s151  (
	.I0(\core/cpuregs[20] [13]),
	.I1(\core/cpuregs[21] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_132 )
);
defparam \core/n11936_s151 .INIT=8'hCA;
LUT3 \core/n11936_s152  (
	.I0(\core/cpuregs[22] [13]),
	.I1(\core/cpuregs[23] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_133 )
);
defparam \core/n11936_s152 .INIT=8'hCA;
LUT3 \core/n11936_s153  (
	.I0(\core/cpuregs[24] [13]),
	.I1(\core/cpuregs[25] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_134 )
);
defparam \core/n11936_s153 .INIT=8'hCA;
LUT3 \core/n11936_s154  (
	.I0(\core/cpuregs[26] [13]),
	.I1(\core/cpuregs[27] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_135 )
);
defparam \core/n11936_s154 .INIT=8'hCA;
LUT3 \core/n11936_s155  (
	.I0(\core/cpuregs[28] [13]),
	.I1(\core/cpuregs[29] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_136 )
);
defparam \core/n11936_s155 .INIT=8'hCA;
LUT3 \core/n11936_s156  (
	.I0(\core/cpuregs[30] [13]),
	.I1(\core/cpuregs[31] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_137 )
);
defparam \core/n11936_s156 .INIT=8'hCA;
LUT3 \core/n11936_s157  (
	.I0(\core/cpuregs[32] [13]),
	.I1(\core/cpuregs[33] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_138 )
);
defparam \core/n11936_s157 .INIT=8'hCA;
LUT3 \core/n11936_s158  (
	.I0(\core/cpuregs[34] [13]),
	.I1(\core/cpuregs[35] [13]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11936_139 )
);
defparam \core/n11936_s158 .INIT=8'hCA;
LUT3 \core/n11937_s142  (
	.I0(\core/cpuregs[2] [12]),
	.I1(\core/cpuregs[3] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_123 )
);
defparam \core/n11937_s142 .INIT=8'hCA;
LUT3 \core/n11937_s143  (
	.I0(\core/cpuregs[4] [12]),
	.I1(\core/cpuregs[5] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_124 )
);
defparam \core/n11937_s143 .INIT=8'hCA;
LUT3 \core/n11937_s144  (
	.I0(\core/cpuregs[6] [12]),
	.I1(\core/cpuregs[7] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_125 )
);
defparam \core/n11937_s144 .INIT=8'hCA;
LUT3 \core/n11937_s145  (
	.I0(\core/cpuregs[8] [12]),
	.I1(\core/cpuregs[9] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_126 )
);
defparam \core/n11937_s145 .INIT=8'hCA;
LUT3 \core/n11937_s146  (
	.I0(\core/cpuregs[10] [12]),
	.I1(\core/cpuregs[11] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_127 )
);
defparam \core/n11937_s146 .INIT=8'hCA;
LUT3 \core/n11937_s147  (
	.I0(\core/cpuregs[12] [12]),
	.I1(\core/cpuregs[13] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_128 )
);
defparam \core/n11937_s147 .INIT=8'hCA;
LUT3 \core/n11937_s148  (
	.I0(\core/cpuregs[14] [12]),
	.I1(\core/cpuregs[15] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_129 )
);
defparam \core/n11937_s148 .INIT=8'hCA;
LUT3 \core/n11937_s149  (
	.I0(\core/cpuregs[16] [12]),
	.I1(\core/cpuregs[17] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_130 )
);
defparam \core/n11937_s149 .INIT=8'hCA;
LUT3 \core/n11937_s150  (
	.I0(\core/cpuregs[18] [12]),
	.I1(\core/cpuregs[19] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_131 )
);
defparam \core/n11937_s150 .INIT=8'hCA;
LUT3 \core/n11937_s151  (
	.I0(\core/cpuregs[20] [12]),
	.I1(\core/cpuregs[21] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_132 )
);
defparam \core/n11937_s151 .INIT=8'hCA;
LUT3 \core/n11937_s152  (
	.I0(\core/cpuregs[22] [12]),
	.I1(\core/cpuregs[23] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_133 )
);
defparam \core/n11937_s152 .INIT=8'hCA;
LUT3 \core/n11937_s153  (
	.I0(\core/cpuregs[24] [12]),
	.I1(\core/cpuregs[25] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_134 )
);
defparam \core/n11937_s153 .INIT=8'hCA;
LUT3 \core/n11937_s154  (
	.I0(\core/cpuregs[26] [12]),
	.I1(\core/cpuregs[27] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_135 )
);
defparam \core/n11937_s154 .INIT=8'hCA;
LUT3 \core/n11937_s155  (
	.I0(\core/cpuregs[28] [12]),
	.I1(\core/cpuregs[29] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_136 )
);
defparam \core/n11937_s155 .INIT=8'hCA;
LUT3 \core/n11937_s156  (
	.I0(\core/cpuregs[30] [12]),
	.I1(\core/cpuregs[31] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_137 )
);
defparam \core/n11937_s156 .INIT=8'hCA;
LUT3 \core/n11937_s157  (
	.I0(\core/cpuregs[32] [12]),
	.I1(\core/cpuregs[33] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_138 )
);
defparam \core/n11937_s157 .INIT=8'hCA;
LUT3 \core/n11937_s158  (
	.I0(\core/cpuregs[34] [12]),
	.I1(\core/cpuregs[35] [12]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11937_139 )
);
defparam \core/n11937_s158 .INIT=8'hCA;
LUT3 \core/n11938_s142  (
	.I0(\core/cpuregs[2] [11]),
	.I1(\core/cpuregs[3] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_123 )
);
defparam \core/n11938_s142 .INIT=8'hCA;
LUT3 \core/n11938_s143  (
	.I0(\core/cpuregs[4] [11]),
	.I1(\core/cpuregs[5] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_124 )
);
defparam \core/n11938_s143 .INIT=8'hCA;
LUT3 \core/n11938_s144  (
	.I0(\core/cpuregs[6] [11]),
	.I1(\core/cpuregs[7] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_125 )
);
defparam \core/n11938_s144 .INIT=8'hCA;
LUT3 \core/n11938_s145  (
	.I0(\core/cpuregs[8] [11]),
	.I1(\core/cpuregs[9] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_126 )
);
defparam \core/n11938_s145 .INIT=8'hCA;
LUT3 \core/n11938_s146  (
	.I0(\core/cpuregs[10] [11]),
	.I1(\core/cpuregs[11] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_127 )
);
defparam \core/n11938_s146 .INIT=8'hCA;
LUT3 \core/n11938_s147  (
	.I0(\core/cpuregs[12] [11]),
	.I1(\core/cpuregs[13] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_128 )
);
defparam \core/n11938_s147 .INIT=8'hCA;
LUT3 \core/n11938_s148  (
	.I0(\core/cpuregs[14] [11]),
	.I1(\core/cpuregs[15] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_129 )
);
defparam \core/n11938_s148 .INIT=8'hCA;
LUT3 \core/n11938_s149  (
	.I0(\core/cpuregs[16] [11]),
	.I1(\core/cpuregs[17] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_130 )
);
defparam \core/n11938_s149 .INIT=8'hCA;
LUT3 \core/n11938_s150  (
	.I0(\core/cpuregs[18] [11]),
	.I1(\core/cpuregs[19] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_131 )
);
defparam \core/n11938_s150 .INIT=8'hCA;
LUT3 \core/n11938_s151  (
	.I0(\core/cpuregs[20] [11]),
	.I1(\core/cpuregs[21] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_132 )
);
defparam \core/n11938_s151 .INIT=8'hCA;
LUT3 \core/n11938_s152  (
	.I0(\core/cpuregs[22] [11]),
	.I1(\core/cpuregs[23] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_133 )
);
defparam \core/n11938_s152 .INIT=8'hCA;
LUT3 \core/n11938_s153  (
	.I0(\core/cpuregs[24] [11]),
	.I1(\core/cpuregs[25] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_134 )
);
defparam \core/n11938_s153 .INIT=8'hCA;
LUT3 \core/n11938_s154  (
	.I0(\core/cpuregs[26] [11]),
	.I1(\core/cpuregs[27] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_135 )
);
defparam \core/n11938_s154 .INIT=8'hCA;
LUT3 \core/n11938_s155  (
	.I0(\core/cpuregs[28] [11]),
	.I1(\core/cpuregs[29] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_136 )
);
defparam \core/n11938_s155 .INIT=8'hCA;
LUT3 \core/n11938_s156  (
	.I0(\core/cpuregs[30] [11]),
	.I1(\core/cpuregs[31] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_137 )
);
defparam \core/n11938_s156 .INIT=8'hCA;
LUT3 \core/n11938_s157  (
	.I0(\core/cpuregs[32] [11]),
	.I1(\core/cpuregs[33] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_138 )
);
defparam \core/n11938_s157 .INIT=8'hCA;
LUT3 \core/n11938_s158  (
	.I0(\core/cpuregs[34] [11]),
	.I1(\core/cpuregs[35] [11]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11938_139 )
);
defparam \core/n11938_s158 .INIT=8'hCA;
LUT3 \core/n11939_s142  (
	.I0(\core/cpuregs[2] [10]),
	.I1(\core/cpuregs[3] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_123 )
);
defparam \core/n11939_s142 .INIT=8'hCA;
LUT3 \core/n11939_s143  (
	.I0(\core/cpuregs[4] [10]),
	.I1(\core/cpuregs[5] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_124 )
);
defparam \core/n11939_s143 .INIT=8'hCA;
LUT3 \core/n11939_s144  (
	.I0(\core/cpuregs[6] [10]),
	.I1(\core/cpuregs[7] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_125 )
);
defparam \core/n11939_s144 .INIT=8'hCA;
LUT3 \core/n11939_s145  (
	.I0(\core/cpuregs[8] [10]),
	.I1(\core/cpuregs[9] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_126 )
);
defparam \core/n11939_s145 .INIT=8'hCA;
LUT3 \core/n11939_s146  (
	.I0(\core/cpuregs[10] [10]),
	.I1(\core/cpuregs[11] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_127 )
);
defparam \core/n11939_s146 .INIT=8'hCA;
LUT3 \core/n11939_s147  (
	.I0(\core/cpuregs[12] [10]),
	.I1(\core/cpuregs[13] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_128 )
);
defparam \core/n11939_s147 .INIT=8'hCA;
LUT3 \core/n11939_s148  (
	.I0(\core/cpuregs[14] [10]),
	.I1(\core/cpuregs[15] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_129 )
);
defparam \core/n11939_s148 .INIT=8'hCA;
LUT3 \core/n11939_s149  (
	.I0(\core/cpuregs[16] [10]),
	.I1(\core/cpuregs[17] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_130 )
);
defparam \core/n11939_s149 .INIT=8'hCA;
LUT3 \core/n11939_s150  (
	.I0(\core/cpuregs[18] [10]),
	.I1(\core/cpuregs[19] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_131 )
);
defparam \core/n11939_s150 .INIT=8'hCA;
LUT3 \core/n11939_s151  (
	.I0(\core/cpuregs[20] [10]),
	.I1(\core/cpuregs[21] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_132 )
);
defparam \core/n11939_s151 .INIT=8'hCA;
LUT3 \core/n11939_s152  (
	.I0(\core/cpuregs[22] [10]),
	.I1(\core/cpuregs[23] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_133 )
);
defparam \core/n11939_s152 .INIT=8'hCA;
LUT3 \core/n11939_s153  (
	.I0(\core/cpuregs[24] [10]),
	.I1(\core/cpuregs[25] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_134 )
);
defparam \core/n11939_s153 .INIT=8'hCA;
LUT3 \core/n11939_s154  (
	.I0(\core/cpuregs[26] [10]),
	.I1(\core/cpuregs[27] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_135 )
);
defparam \core/n11939_s154 .INIT=8'hCA;
LUT3 \core/n11939_s155  (
	.I0(\core/cpuregs[28] [10]),
	.I1(\core/cpuregs[29] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_136 )
);
defparam \core/n11939_s155 .INIT=8'hCA;
LUT3 \core/n11939_s156  (
	.I0(\core/cpuregs[30] [10]),
	.I1(\core/cpuregs[31] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_137 )
);
defparam \core/n11939_s156 .INIT=8'hCA;
LUT3 \core/n11939_s157  (
	.I0(\core/cpuregs[32] [10]),
	.I1(\core/cpuregs[33] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_138 )
);
defparam \core/n11939_s157 .INIT=8'hCA;
LUT3 \core/n11939_s158  (
	.I0(\core/cpuregs[34] [10]),
	.I1(\core/cpuregs[35] [10]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11939_139 )
);
defparam \core/n11939_s158 .INIT=8'hCA;
LUT3 \core/n11940_s142  (
	.I0(\core/cpuregs[2] [9]),
	.I1(\core/cpuregs[3] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_123 )
);
defparam \core/n11940_s142 .INIT=8'hCA;
LUT3 \core/n11940_s143  (
	.I0(\core/cpuregs[4] [9]),
	.I1(\core/cpuregs[5] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_124 )
);
defparam \core/n11940_s143 .INIT=8'hCA;
LUT3 \core/n11940_s144  (
	.I0(\core/cpuregs[6] [9]),
	.I1(\core/cpuregs[7] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_125 )
);
defparam \core/n11940_s144 .INIT=8'hCA;
LUT3 \core/n11940_s145  (
	.I0(\core/cpuregs[8] [9]),
	.I1(\core/cpuregs[9] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_126 )
);
defparam \core/n11940_s145 .INIT=8'hCA;
LUT3 \core/n11940_s146  (
	.I0(\core/cpuregs[10] [9]),
	.I1(\core/cpuregs[11] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_127 )
);
defparam \core/n11940_s146 .INIT=8'hCA;
LUT3 \core/n11940_s147  (
	.I0(\core/cpuregs[12] [9]),
	.I1(\core/cpuregs[13] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_128 )
);
defparam \core/n11940_s147 .INIT=8'hCA;
LUT3 \core/n11940_s148  (
	.I0(\core/cpuregs[14] [9]),
	.I1(\core/cpuregs[15] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_129 )
);
defparam \core/n11940_s148 .INIT=8'hCA;
LUT3 \core/n11940_s149  (
	.I0(\core/cpuregs[16] [9]),
	.I1(\core/cpuregs[17] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_130 )
);
defparam \core/n11940_s149 .INIT=8'hCA;
LUT3 \core/n11940_s150  (
	.I0(\core/cpuregs[18] [9]),
	.I1(\core/cpuregs[19] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_131 )
);
defparam \core/n11940_s150 .INIT=8'hCA;
LUT3 \core/n11940_s151  (
	.I0(\core/cpuregs[20] [9]),
	.I1(\core/cpuregs[21] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_132 )
);
defparam \core/n11940_s151 .INIT=8'hCA;
LUT3 \core/n11940_s152  (
	.I0(\core/cpuregs[22] [9]),
	.I1(\core/cpuregs[23] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_133 )
);
defparam \core/n11940_s152 .INIT=8'hCA;
LUT3 \core/n11940_s153  (
	.I0(\core/cpuregs[24] [9]),
	.I1(\core/cpuregs[25] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_134 )
);
defparam \core/n11940_s153 .INIT=8'hCA;
LUT3 \core/n11940_s154  (
	.I0(\core/cpuregs[26] [9]),
	.I1(\core/cpuregs[27] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_135 )
);
defparam \core/n11940_s154 .INIT=8'hCA;
LUT3 \core/n11940_s155  (
	.I0(\core/cpuregs[28] [9]),
	.I1(\core/cpuregs[29] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_136 )
);
defparam \core/n11940_s155 .INIT=8'hCA;
LUT3 \core/n11940_s156  (
	.I0(\core/cpuregs[30] [9]),
	.I1(\core/cpuregs[31] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_137 )
);
defparam \core/n11940_s156 .INIT=8'hCA;
LUT3 \core/n11940_s157  (
	.I0(\core/cpuregs[32] [9]),
	.I1(\core/cpuregs[33] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_138 )
);
defparam \core/n11940_s157 .INIT=8'hCA;
LUT3 \core/n11940_s158  (
	.I0(\core/cpuregs[34] [9]),
	.I1(\core/cpuregs[35] [9]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11940_139 )
);
defparam \core/n11940_s158 .INIT=8'hCA;
LUT3 \core/n11941_s142  (
	.I0(\core/cpuregs[2] [8]),
	.I1(\core/cpuregs[3] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_123 )
);
defparam \core/n11941_s142 .INIT=8'hCA;
LUT3 \core/n11941_s143  (
	.I0(\core/cpuregs[4] [8]),
	.I1(\core/cpuregs[5] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_124 )
);
defparam \core/n11941_s143 .INIT=8'hCA;
LUT3 \core/n11941_s144  (
	.I0(\core/cpuregs[6] [8]),
	.I1(\core/cpuregs[7] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_125 )
);
defparam \core/n11941_s144 .INIT=8'hCA;
LUT3 \core/n11941_s145  (
	.I0(\core/cpuregs[8] [8]),
	.I1(\core/cpuregs[9] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_126 )
);
defparam \core/n11941_s145 .INIT=8'hCA;
LUT3 \core/n11941_s146  (
	.I0(\core/cpuregs[10] [8]),
	.I1(\core/cpuregs[11] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_127 )
);
defparam \core/n11941_s146 .INIT=8'hCA;
LUT3 \core/n11941_s147  (
	.I0(\core/cpuregs[12] [8]),
	.I1(\core/cpuregs[13] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_128 )
);
defparam \core/n11941_s147 .INIT=8'hCA;
LUT3 \core/n11941_s148  (
	.I0(\core/cpuregs[14] [8]),
	.I1(\core/cpuregs[15] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_129 )
);
defparam \core/n11941_s148 .INIT=8'hCA;
LUT3 \core/n11941_s149  (
	.I0(\core/cpuregs[16] [8]),
	.I1(\core/cpuregs[17] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_130 )
);
defparam \core/n11941_s149 .INIT=8'hCA;
LUT3 \core/n11941_s150  (
	.I0(\core/cpuregs[18] [8]),
	.I1(\core/cpuregs[19] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_131 )
);
defparam \core/n11941_s150 .INIT=8'hCA;
LUT3 \core/n11941_s151  (
	.I0(\core/cpuregs[20] [8]),
	.I1(\core/cpuregs[21] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_132 )
);
defparam \core/n11941_s151 .INIT=8'hCA;
LUT3 \core/n11941_s152  (
	.I0(\core/cpuregs[22] [8]),
	.I1(\core/cpuregs[23] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_133 )
);
defparam \core/n11941_s152 .INIT=8'hCA;
LUT3 \core/n11941_s153  (
	.I0(\core/cpuregs[24] [8]),
	.I1(\core/cpuregs[25] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_134 )
);
defparam \core/n11941_s153 .INIT=8'hCA;
LUT3 \core/n11941_s154  (
	.I0(\core/cpuregs[26] [8]),
	.I1(\core/cpuregs[27] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_135 )
);
defparam \core/n11941_s154 .INIT=8'hCA;
LUT3 \core/n11941_s155  (
	.I0(\core/cpuregs[28] [8]),
	.I1(\core/cpuregs[29] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_136 )
);
defparam \core/n11941_s155 .INIT=8'hCA;
LUT3 \core/n11941_s156  (
	.I0(\core/cpuregs[30] [8]),
	.I1(\core/cpuregs[31] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_137 )
);
defparam \core/n11941_s156 .INIT=8'hCA;
LUT3 \core/n11941_s157  (
	.I0(\core/cpuregs[32] [8]),
	.I1(\core/cpuregs[33] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_138 )
);
defparam \core/n11941_s157 .INIT=8'hCA;
LUT3 \core/n11941_s158  (
	.I0(\core/cpuregs[34] [8]),
	.I1(\core/cpuregs[35] [8]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11941_139 )
);
defparam \core/n11941_s158 .INIT=8'hCA;
LUT3 \core/n11942_s142  (
	.I0(\core/cpuregs[2] [7]),
	.I1(\core/cpuregs[3] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_123 )
);
defparam \core/n11942_s142 .INIT=8'hCA;
LUT3 \core/n11942_s143  (
	.I0(\core/cpuregs[4] [7]),
	.I1(\core/cpuregs[5] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_124 )
);
defparam \core/n11942_s143 .INIT=8'hCA;
LUT3 \core/n11942_s144  (
	.I0(\core/cpuregs[6] [7]),
	.I1(\core/cpuregs[7] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_125 )
);
defparam \core/n11942_s144 .INIT=8'hCA;
LUT3 \core/n11942_s145  (
	.I0(\core/cpuregs[8] [7]),
	.I1(\core/cpuregs[9] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_126 )
);
defparam \core/n11942_s145 .INIT=8'hCA;
LUT3 \core/n11942_s146  (
	.I0(\core/cpuregs[10] [7]),
	.I1(\core/cpuregs[11] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_127 )
);
defparam \core/n11942_s146 .INIT=8'hCA;
LUT3 \core/n11942_s147  (
	.I0(\core/cpuregs[12] [7]),
	.I1(\core/cpuregs[13] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_128 )
);
defparam \core/n11942_s147 .INIT=8'hCA;
LUT3 \core/n11942_s148  (
	.I0(\core/cpuregs[14] [7]),
	.I1(\core/cpuregs[15] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_129 )
);
defparam \core/n11942_s148 .INIT=8'hCA;
LUT3 \core/n11942_s149  (
	.I0(\core/cpuregs[16] [7]),
	.I1(\core/cpuregs[17] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_130 )
);
defparam \core/n11942_s149 .INIT=8'hCA;
LUT3 \core/n11942_s150  (
	.I0(\core/cpuregs[18] [7]),
	.I1(\core/cpuregs[19] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_131 )
);
defparam \core/n11942_s150 .INIT=8'hCA;
LUT3 \core/n11942_s151  (
	.I0(\core/cpuregs[20] [7]),
	.I1(\core/cpuregs[21] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_132 )
);
defparam \core/n11942_s151 .INIT=8'hCA;
LUT3 \core/n11942_s152  (
	.I0(\core/cpuregs[22] [7]),
	.I1(\core/cpuregs[23] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_133 )
);
defparam \core/n11942_s152 .INIT=8'hCA;
LUT3 \core/n11942_s153  (
	.I0(\core/cpuregs[24] [7]),
	.I1(\core/cpuregs[25] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_134 )
);
defparam \core/n11942_s153 .INIT=8'hCA;
LUT3 \core/n11942_s154  (
	.I0(\core/cpuregs[26] [7]),
	.I1(\core/cpuregs[27] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_135 )
);
defparam \core/n11942_s154 .INIT=8'hCA;
LUT3 \core/n11942_s155  (
	.I0(\core/cpuregs[28] [7]),
	.I1(\core/cpuregs[29] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_136 )
);
defparam \core/n11942_s155 .INIT=8'hCA;
LUT3 \core/n11942_s156  (
	.I0(\core/cpuregs[30] [7]),
	.I1(\core/cpuregs[31] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_137 )
);
defparam \core/n11942_s156 .INIT=8'hCA;
LUT3 \core/n11942_s157  (
	.I0(\core/cpuregs[32] [7]),
	.I1(\core/cpuregs[33] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_138 )
);
defparam \core/n11942_s157 .INIT=8'hCA;
LUT3 \core/n11942_s158  (
	.I0(\core/cpuregs[34] [7]),
	.I1(\core/cpuregs[35] [7]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11942_139 )
);
defparam \core/n11942_s158 .INIT=8'hCA;
LUT3 \core/n11943_s142  (
	.I0(\core/cpuregs[2] [6]),
	.I1(\core/cpuregs[3] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_123 )
);
defparam \core/n11943_s142 .INIT=8'hCA;
LUT3 \core/n11943_s143  (
	.I0(\core/cpuregs[4] [6]),
	.I1(\core/cpuregs[5] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_124 )
);
defparam \core/n11943_s143 .INIT=8'hCA;
LUT3 \core/n11943_s144  (
	.I0(\core/cpuregs[6] [6]),
	.I1(\core/cpuregs[7] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_125 )
);
defparam \core/n11943_s144 .INIT=8'hCA;
LUT3 \core/n11943_s145  (
	.I0(\core/cpuregs[8] [6]),
	.I1(\core/cpuregs[9] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_126 )
);
defparam \core/n11943_s145 .INIT=8'hCA;
LUT3 \core/n11943_s146  (
	.I0(\core/cpuregs[10] [6]),
	.I1(\core/cpuregs[11] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_127 )
);
defparam \core/n11943_s146 .INIT=8'hCA;
LUT3 \core/n11943_s147  (
	.I0(\core/cpuregs[12] [6]),
	.I1(\core/cpuregs[13] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_128 )
);
defparam \core/n11943_s147 .INIT=8'hCA;
LUT3 \core/n11943_s148  (
	.I0(\core/cpuregs[14] [6]),
	.I1(\core/cpuregs[15] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_129 )
);
defparam \core/n11943_s148 .INIT=8'hCA;
LUT3 \core/n11943_s149  (
	.I0(\core/cpuregs[16] [6]),
	.I1(\core/cpuregs[17] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_130 )
);
defparam \core/n11943_s149 .INIT=8'hCA;
LUT3 \core/n11943_s150  (
	.I0(\core/cpuregs[18] [6]),
	.I1(\core/cpuregs[19] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_131 )
);
defparam \core/n11943_s150 .INIT=8'hCA;
LUT3 \core/n11943_s151  (
	.I0(\core/cpuregs[20] [6]),
	.I1(\core/cpuregs[21] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_132 )
);
defparam \core/n11943_s151 .INIT=8'hCA;
LUT3 \core/n11943_s152  (
	.I0(\core/cpuregs[22] [6]),
	.I1(\core/cpuregs[23] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_133 )
);
defparam \core/n11943_s152 .INIT=8'hCA;
LUT3 \core/n11943_s153  (
	.I0(\core/cpuregs[24] [6]),
	.I1(\core/cpuregs[25] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_134 )
);
defparam \core/n11943_s153 .INIT=8'hCA;
LUT3 \core/n11943_s154  (
	.I0(\core/cpuregs[26] [6]),
	.I1(\core/cpuregs[27] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_135 )
);
defparam \core/n11943_s154 .INIT=8'hCA;
LUT3 \core/n11943_s155  (
	.I0(\core/cpuregs[28] [6]),
	.I1(\core/cpuregs[29] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_136 )
);
defparam \core/n11943_s155 .INIT=8'hCA;
LUT3 \core/n11943_s156  (
	.I0(\core/cpuregs[30] [6]),
	.I1(\core/cpuregs[31] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_137 )
);
defparam \core/n11943_s156 .INIT=8'hCA;
LUT3 \core/n11943_s157  (
	.I0(\core/cpuregs[32] [6]),
	.I1(\core/cpuregs[33] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_138 )
);
defparam \core/n11943_s157 .INIT=8'hCA;
LUT3 \core/n11943_s158  (
	.I0(\core/cpuregs[34] [6]),
	.I1(\core/cpuregs[35] [6]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11943_139 )
);
defparam \core/n11943_s158 .INIT=8'hCA;
LUT3 \core/n11944_s142  (
	.I0(\core/cpuregs[2] [5]),
	.I1(\core/cpuregs[3] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_123 )
);
defparam \core/n11944_s142 .INIT=8'hCA;
LUT3 \core/n11944_s143  (
	.I0(\core/cpuregs[4] [5]),
	.I1(\core/cpuregs[5] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_124 )
);
defparam \core/n11944_s143 .INIT=8'hCA;
LUT3 \core/n11944_s144  (
	.I0(\core/cpuregs[6] [5]),
	.I1(\core/cpuregs[7] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_125 )
);
defparam \core/n11944_s144 .INIT=8'hCA;
LUT3 \core/n11944_s145  (
	.I0(\core/cpuregs[8] [5]),
	.I1(\core/cpuregs[9] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_126 )
);
defparam \core/n11944_s145 .INIT=8'hCA;
LUT3 \core/n11944_s146  (
	.I0(\core/cpuregs[10] [5]),
	.I1(\core/cpuregs[11] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_127 )
);
defparam \core/n11944_s146 .INIT=8'hCA;
LUT3 \core/n11944_s147  (
	.I0(\core/cpuregs[12] [5]),
	.I1(\core/cpuregs[13] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_128 )
);
defparam \core/n11944_s147 .INIT=8'hCA;
LUT3 \core/n11944_s148  (
	.I0(\core/cpuregs[14] [5]),
	.I1(\core/cpuregs[15] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_129 )
);
defparam \core/n11944_s148 .INIT=8'hCA;
LUT3 \core/n11944_s149  (
	.I0(\core/cpuregs[16] [5]),
	.I1(\core/cpuregs[17] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_130 )
);
defparam \core/n11944_s149 .INIT=8'hCA;
LUT3 \core/n11944_s150  (
	.I0(\core/cpuregs[18] [5]),
	.I1(\core/cpuregs[19] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_131 )
);
defparam \core/n11944_s150 .INIT=8'hCA;
LUT3 \core/n11944_s151  (
	.I0(\core/cpuregs[20] [5]),
	.I1(\core/cpuregs[21] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_132 )
);
defparam \core/n11944_s151 .INIT=8'hCA;
LUT3 \core/n11944_s152  (
	.I0(\core/cpuregs[22] [5]),
	.I1(\core/cpuregs[23] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_133 )
);
defparam \core/n11944_s152 .INIT=8'hCA;
LUT3 \core/n11944_s153  (
	.I0(\core/cpuregs[24] [5]),
	.I1(\core/cpuregs[25] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_134 )
);
defparam \core/n11944_s153 .INIT=8'hCA;
LUT3 \core/n11944_s154  (
	.I0(\core/cpuregs[26] [5]),
	.I1(\core/cpuregs[27] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_135 )
);
defparam \core/n11944_s154 .INIT=8'hCA;
LUT3 \core/n11944_s155  (
	.I0(\core/cpuregs[28] [5]),
	.I1(\core/cpuregs[29] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_136 )
);
defparam \core/n11944_s155 .INIT=8'hCA;
LUT3 \core/n11944_s156  (
	.I0(\core/cpuregs[30] [5]),
	.I1(\core/cpuregs[31] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_137 )
);
defparam \core/n11944_s156 .INIT=8'hCA;
LUT3 \core/n11944_s157  (
	.I0(\core/cpuregs[32] [5]),
	.I1(\core/cpuregs[33] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_138 )
);
defparam \core/n11944_s157 .INIT=8'hCA;
LUT3 \core/n11944_s158  (
	.I0(\core/cpuregs[34] [5]),
	.I1(\core/cpuregs[35] [5]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11944_139 )
);
defparam \core/n11944_s158 .INIT=8'hCA;
LUT3 \core/n11945_s142  (
	.I0(\core/cpuregs[2] [4]),
	.I1(\core/cpuregs[3] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_123 )
);
defparam \core/n11945_s142 .INIT=8'hCA;
LUT3 \core/n11945_s143  (
	.I0(\core/cpuregs[4] [4]),
	.I1(\core/cpuregs[5] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_124 )
);
defparam \core/n11945_s143 .INIT=8'hCA;
LUT3 \core/n11945_s144  (
	.I0(\core/cpuregs[6] [4]),
	.I1(\core/cpuregs[7] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_125 )
);
defparam \core/n11945_s144 .INIT=8'hCA;
LUT3 \core/n11945_s145  (
	.I0(\core/cpuregs[8] [4]),
	.I1(\core/cpuregs[9] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_126 )
);
defparam \core/n11945_s145 .INIT=8'hCA;
LUT3 \core/n11945_s146  (
	.I0(\core/cpuregs[10] [4]),
	.I1(\core/cpuregs[11] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_127 )
);
defparam \core/n11945_s146 .INIT=8'hCA;
LUT3 \core/n11945_s147  (
	.I0(\core/cpuregs[12] [4]),
	.I1(\core/cpuregs[13] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_128 )
);
defparam \core/n11945_s147 .INIT=8'hCA;
LUT3 \core/n11945_s148  (
	.I0(\core/cpuregs[14] [4]),
	.I1(\core/cpuregs[15] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_129 )
);
defparam \core/n11945_s148 .INIT=8'hCA;
LUT3 \core/n11945_s149  (
	.I0(\core/cpuregs[16] [4]),
	.I1(\core/cpuregs[17] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_130 )
);
defparam \core/n11945_s149 .INIT=8'hCA;
LUT3 \core/n11945_s150  (
	.I0(\core/cpuregs[18] [4]),
	.I1(\core/cpuregs[19] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_131 )
);
defparam \core/n11945_s150 .INIT=8'hCA;
LUT3 \core/n11945_s151  (
	.I0(\core/cpuregs[20] [4]),
	.I1(\core/cpuregs[21] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_132 )
);
defparam \core/n11945_s151 .INIT=8'hCA;
LUT3 \core/n11945_s152  (
	.I0(\core/cpuregs[22] [4]),
	.I1(\core/cpuregs[23] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_133 )
);
defparam \core/n11945_s152 .INIT=8'hCA;
LUT3 \core/n11945_s153  (
	.I0(\core/cpuregs[24] [4]),
	.I1(\core/cpuregs[25] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_134 )
);
defparam \core/n11945_s153 .INIT=8'hCA;
LUT3 \core/n11945_s154  (
	.I0(\core/cpuregs[26] [4]),
	.I1(\core/cpuregs[27] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_135 )
);
defparam \core/n11945_s154 .INIT=8'hCA;
LUT3 \core/n11945_s155  (
	.I0(\core/cpuregs[28] [4]),
	.I1(\core/cpuregs[29] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_136 )
);
defparam \core/n11945_s155 .INIT=8'hCA;
LUT3 \core/n11945_s156  (
	.I0(\core/cpuregs[30] [4]),
	.I1(\core/cpuregs[31] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_137 )
);
defparam \core/n11945_s156 .INIT=8'hCA;
LUT3 \core/n11945_s157  (
	.I0(\core/cpuregs[32] [4]),
	.I1(\core/cpuregs[33] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_138 )
);
defparam \core/n11945_s157 .INIT=8'hCA;
LUT3 \core/n11945_s158  (
	.I0(\core/cpuregs[34] [4]),
	.I1(\core/cpuregs[35] [4]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11945_139 )
);
defparam \core/n11945_s158 .INIT=8'hCA;
LUT3 \core/n11946_s142  (
	.I0(\core/cpuregs[2] [3]),
	.I1(\core/cpuregs[3] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_123 )
);
defparam \core/n11946_s142 .INIT=8'hCA;
LUT3 \core/n11946_s143  (
	.I0(\core/cpuregs[4] [3]),
	.I1(\core/cpuregs[5] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_124 )
);
defparam \core/n11946_s143 .INIT=8'hCA;
LUT3 \core/n11946_s144  (
	.I0(\core/cpuregs[6] [3]),
	.I1(\core/cpuregs[7] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_125 )
);
defparam \core/n11946_s144 .INIT=8'hCA;
LUT3 \core/n11946_s145  (
	.I0(\core/cpuregs[8] [3]),
	.I1(\core/cpuregs[9] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_126 )
);
defparam \core/n11946_s145 .INIT=8'hCA;
LUT3 \core/n11946_s146  (
	.I0(\core/cpuregs[10] [3]),
	.I1(\core/cpuregs[11] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_127 )
);
defparam \core/n11946_s146 .INIT=8'hCA;
LUT3 \core/n11946_s147  (
	.I0(\core/cpuregs[12] [3]),
	.I1(\core/cpuregs[13] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_128 )
);
defparam \core/n11946_s147 .INIT=8'hCA;
LUT3 \core/n11946_s148  (
	.I0(\core/cpuregs[14] [3]),
	.I1(\core/cpuregs[15] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_129 )
);
defparam \core/n11946_s148 .INIT=8'hCA;
LUT3 \core/n11946_s149  (
	.I0(\core/cpuregs[16] [3]),
	.I1(\core/cpuregs[17] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_130 )
);
defparam \core/n11946_s149 .INIT=8'hCA;
LUT3 \core/n11946_s150  (
	.I0(\core/cpuregs[18] [3]),
	.I1(\core/cpuregs[19] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_131 )
);
defparam \core/n11946_s150 .INIT=8'hCA;
LUT3 \core/n11946_s151  (
	.I0(\core/cpuregs[20] [3]),
	.I1(\core/cpuregs[21] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_132 )
);
defparam \core/n11946_s151 .INIT=8'hCA;
LUT3 \core/n11946_s152  (
	.I0(\core/cpuregs[22] [3]),
	.I1(\core/cpuregs[23] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_133 )
);
defparam \core/n11946_s152 .INIT=8'hCA;
LUT3 \core/n11946_s153  (
	.I0(\core/cpuregs[24] [3]),
	.I1(\core/cpuregs[25] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_134 )
);
defparam \core/n11946_s153 .INIT=8'hCA;
LUT3 \core/n11946_s154  (
	.I0(\core/cpuregs[26] [3]),
	.I1(\core/cpuregs[27] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_135 )
);
defparam \core/n11946_s154 .INIT=8'hCA;
LUT3 \core/n11946_s155  (
	.I0(\core/cpuregs[28] [3]),
	.I1(\core/cpuregs[29] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_136 )
);
defparam \core/n11946_s155 .INIT=8'hCA;
LUT3 \core/n11946_s156  (
	.I0(\core/cpuregs[30] [3]),
	.I1(\core/cpuregs[31] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_137 )
);
defparam \core/n11946_s156 .INIT=8'hCA;
LUT3 \core/n11946_s157  (
	.I0(\core/cpuregs[32] [3]),
	.I1(\core/cpuregs[33] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_138 )
);
defparam \core/n11946_s157 .INIT=8'hCA;
LUT3 \core/n11946_s158  (
	.I0(\core/cpuregs[34] [3]),
	.I1(\core/cpuregs[35] [3]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11946_139 )
);
defparam \core/n11946_s158 .INIT=8'hCA;
LUT3 \core/n11947_s142  (
	.I0(\core/cpuregs[2] [2]),
	.I1(\core/cpuregs[3] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_123 )
);
defparam \core/n11947_s142 .INIT=8'hCA;
LUT3 \core/n11947_s143  (
	.I0(\core/cpuregs[4] [2]),
	.I1(\core/cpuregs[5] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_124 )
);
defparam \core/n11947_s143 .INIT=8'hCA;
LUT3 \core/n11947_s144  (
	.I0(\core/cpuregs[6] [2]),
	.I1(\core/cpuregs[7] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_125 )
);
defparam \core/n11947_s144 .INIT=8'hCA;
LUT3 \core/n11947_s145  (
	.I0(\core/cpuregs[8] [2]),
	.I1(\core/cpuregs[9] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_126 )
);
defparam \core/n11947_s145 .INIT=8'hCA;
LUT3 \core/n11947_s146  (
	.I0(\core/cpuregs[10] [2]),
	.I1(\core/cpuregs[11] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_127 )
);
defparam \core/n11947_s146 .INIT=8'hCA;
LUT3 \core/n11947_s147  (
	.I0(\core/cpuregs[12] [2]),
	.I1(\core/cpuregs[13] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_128 )
);
defparam \core/n11947_s147 .INIT=8'hCA;
LUT3 \core/n11947_s148  (
	.I0(\core/cpuregs[14] [2]),
	.I1(\core/cpuregs[15] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_129 )
);
defparam \core/n11947_s148 .INIT=8'hCA;
LUT3 \core/n11947_s149  (
	.I0(\core/cpuregs[16] [2]),
	.I1(\core/cpuregs[17] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_130 )
);
defparam \core/n11947_s149 .INIT=8'hCA;
LUT3 \core/n11947_s150  (
	.I0(\core/cpuregs[18] [2]),
	.I1(\core/cpuregs[19] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_131 )
);
defparam \core/n11947_s150 .INIT=8'hCA;
LUT3 \core/n11947_s151  (
	.I0(\core/cpuregs[20] [2]),
	.I1(\core/cpuregs[21] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_132 )
);
defparam \core/n11947_s151 .INIT=8'hCA;
LUT3 \core/n11947_s152  (
	.I0(\core/cpuregs[22] [2]),
	.I1(\core/cpuregs[23] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_133 )
);
defparam \core/n11947_s152 .INIT=8'hCA;
LUT3 \core/n11947_s153  (
	.I0(\core/cpuregs[24] [2]),
	.I1(\core/cpuregs[25] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_134 )
);
defparam \core/n11947_s153 .INIT=8'hCA;
LUT3 \core/n11947_s154  (
	.I0(\core/cpuregs[26] [2]),
	.I1(\core/cpuregs[27] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_135 )
);
defparam \core/n11947_s154 .INIT=8'hCA;
LUT3 \core/n11947_s155  (
	.I0(\core/cpuregs[28] [2]),
	.I1(\core/cpuregs[29] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_136 )
);
defparam \core/n11947_s155 .INIT=8'hCA;
LUT3 \core/n11947_s156  (
	.I0(\core/cpuregs[30] [2]),
	.I1(\core/cpuregs[31] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_137 )
);
defparam \core/n11947_s156 .INIT=8'hCA;
LUT3 \core/n11947_s157  (
	.I0(\core/cpuregs[32] [2]),
	.I1(\core/cpuregs[33] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_138 )
);
defparam \core/n11947_s157 .INIT=8'hCA;
LUT3 \core/n11947_s158  (
	.I0(\core/cpuregs[34] [2]),
	.I1(\core/cpuregs[35] [2]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11947_139 )
);
defparam \core/n11947_s158 .INIT=8'hCA;
LUT3 \core/n11948_s142  (
	.I0(\core/cpuregs[2] [1]),
	.I1(\core/cpuregs[3] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_123 )
);
defparam \core/n11948_s142 .INIT=8'hCA;
LUT3 \core/n11948_s143  (
	.I0(\core/cpuregs[4] [1]),
	.I1(\core/cpuregs[5] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_124 )
);
defparam \core/n11948_s143 .INIT=8'hCA;
LUT3 \core/n11948_s144  (
	.I0(\core/cpuregs[6] [1]),
	.I1(\core/cpuregs[7] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_125 )
);
defparam \core/n11948_s144 .INIT=8'hCA;
LUT3 \core/n11948_s145  (
	.I0(\core/cpuregs[8] [1]),
	.I1(\core/cpuregs[9] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_126 )
);
defparam \core/n11948_s145 .INIT=8'hCA;
LUT3 \core/n11948_s146  (
	.I0(\core/cpuregs[10] [1]),
	.I1(\core/cpuregs[11] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_127 )
);
defparam \core/n11948_s146 .INIT=8'hCA;
LUT3 \core/n11948_s147  (
	.I0(\core/cpuregs[12] [1]),
	.I1(\core/cpuregs[13] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_128 )
);
defparam \core/n11948_s147 .INIT=8'hCA;
LUT3 \core/n11948_s148  (
	.I0(\core/cpuregs[14] [1]),
	.I1(\core/cpuregs[15] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_129 )
);
defparam \core/n11948_s148 .INIT=8'hCA;
LUT3 \core/n11948_s149  (
	.I0(\core/cpuregs[16] [1]),
	.I1(\core/cpuregs[17] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_130 )
);
defparam \core/n11948_s149 .INIT=8'hCA;
LUT3 \core/n11948_s150  (
	.I0(\core/cpuregs[18] [1]),
	.I1(\core/cpuregs[19] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_131 )
);
defparam \core/n11948_s150 .INIT=8'hCA;
LUT3 \core/n11948_s151  (
	.I0(\core/cpuregs[20] [1]),
	.I1(\core/cpuregs[21] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_132 )
);
defparam \core/n11948_s151 .INIT=8'hCA;
LUT3 \core/n11948_s152  (
	.I0(\core/cpuregs[22] [1]),
	.I1(\core/cpuregs[23] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_133 )
);
defparam \core/n11948_s152 .INIT=8'hCA;
LUT3 \core/n11948_s153  (
	.I0(\core/cpuregs[24] [1]),
	.I1(\core/cpuregs[25] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_134 )
);
defparam \core/n11948_s153 .INIT=8'hCA;
LUT3 \core/n11948_s154  (
	.I0(\core/cpuregs[26] [1]),
	.I1(\core/cpuregs[27] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_135 )
);
defparam \core/n11948_s154 .INIT=8'hCA;
LUT3 \core/n11948_s155  (
	.I0(\core/cpuregs[28] [1]),
	.I1(\core/cpuregs[29] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_136 )
);
defparam \core/n11948_s155 .INIT=8'hCA;
LUT3 \core/n11948_s156  (
	.I0(\core/cpuregs[30] [1]),
	.I1(\core/cpuregs[31] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_137 )
);
defparam \core/n11948_s156 .INIT=8'hCA;
LUT3 \core/n11948_s157  (
	.I0(\core/cpuregs[32] [1]),
	.I1(\core/cpuregs[33] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_138 )
);
defparam \core/n11948_s157 .INIT=8'hCA;
LUT3 \core/n11948_s158  (
	.I0(\core/cpuregs[34] [1]),
	.I1(\core/cpuregs[35] [1]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11948_139 )
);
defparam \core/n11948_s158 .INIT=8'hCA;
LUT3 \core/n11949_s142  (
	.I0(\core/cpuregs[2] [0]),
	.I1(\core/cpuregs[3] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_123 )
);
defparam \core/n11949_s142 .INIT=8'hCA;
LUT3 \core/n11949_s143  (
	.I0(\core/cpuregs[4] [0]),
	.I1(\core/cpuregs[5] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_124 )
);
defparam \core/n11949_s143 .INIT=8'hCA;
LUT3 \core/n11949_s144  (
	.I0(\core/cpuregs[6] [0]),
	.I1(\core/cpuregs[7] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_125 )
);
defparam \core/n11949_s144 .INIT=8'hCA;
LUT3 \core/n11949_s145  (
	.I0(\core/cpuregs[8] [0]),
	.I1(\core/cpuregs[9] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_126 )
);
defparam \core/n11949_s145 .INIT=8'hCA;
LUT3 \core/n11949_s146  (
	.I0(\core/cpuregs[10] [0]),
	.I1(\core/cpuregs[11] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_127 )
);
defparam \core/n11949_s146 .INIT=8'hCA;
LUT3 \core/n11949_s147  (
	.I0(\core/cpuregs[12] [0]),
	.I1(\core/cpuregs[13] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_128 )
);
defparam \core/n11949_s147 .INIT=8'hCA;
LUT3 \core/n11949_s148  (
	.I0(\core/cpuregs[14] [0]),
	.I1(\core/cpuregs[15] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_129 )
);
defparam \core/n11949_s148 .INIT=8'hCA;
LUT3 \core/n11949_s149  (
	.I0(\core/cpuregs[16] [0]),
	.I1(\core/cpuregs[17] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_130 )
);
defparam \core/n11949_s149 .INIT=8'hCA;
LUT3 \core/n11949_s150  (
	.I0(\core/cpuregs[18] [0]),
	.I1(\core/cpuregs[19] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_131 )
);
defparam \core/n11949_s150 .INIT=8'hCA;
LUT3 \core/n11949_s151  (
	.I0(\core/cpuregs[20] [0]),
	.I1(\core/cpuregs[21] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_132 )
);
defparam \core/n11949_s151 .INIT=8'hCA;
LUT3 \core/n11949_s152  (
	.I0(\core/cpuregs[22] [0]),
	.I1(\core/cpuregs[23] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_133 )
);
defparam \core/n11949_s152 .INIT=8'hCA;
LUT3 \core/n11949_s153  (
	.I0(\core/cpuregs[24] [0]),
	.I1(\core/cpuregs[25] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_134 )
);
defparam \core/n11949_s153 .INIT=8'hCA;
LUT3 \core/n11949_s154  (
	.I0(\core/cpuregs[26] [0]),
	.I1(\core/cpuregs[27] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_135 )
);
defparam \core/n11949_s154 .INIT=8'hCA;
LUT3 \core/n11949_s155  (
	.I0(\core/cpuregs[28] [0]),
	.I1(\core/cpuregs[29] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_136 )
);
defparam \core/n11949_s155 .INIT=8'hCA;
LUT3 \core/n11949_s156  (
	.I0(\core/cpuregs[30] [0]),
	.I1(\core/cpuregs[31] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_137 )
);
defparam \core/n11949_s156 .INIT=8'hCA;
LUT3 \core/n11949_s157  (
	.I0(\core/cpuregs[32] [0]),
	.I1(\core/cpuregs[33] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_138 )
);
defparam \core/n11949_s157 .INIT=8'hCA;
LUT3 \core/n11949_s158  (
	.I0(\core/cpuregs[34] [0]),
	.I1(\core/cpuregs[35] [0]),
	.I2(\core/decoded_rs [0]),
	.F(\core/n11949_139 )
);
defparam \core/n11949_s158 .INIT=8'hCA;
LUT4 \core/mem_la_firstword_s0  (
	.I0(\core/reg_out [1]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_firstword_5 ),
	.F(\core/mem_la_firstword )
);
defparam \core/mem_la_firstword_s0 .INIT=16'hAC00;
LUT2 \core/mem_xfer_s0  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.F(\core/mem_xfer )
);
defparam \core/mem_xfer_s0 .INIT=4'hB;
LUT4 \core/mem_la_addr_31_s0  (
	.I0(\core/mem_la_addr_31_4 ),
	.I1(\core/mem_la_addr_31_5 ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [31])
);
defparam \core/mem_la_addr_31_s0 .INIT=16'hF0EE;
LUT4 \core/mem_la_addr_30_s0  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/mem_la_addr_30_10 ),
	.I2(\core/mem_la_addr_30_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [30])
);
defparam \core/mem_la_addr_30_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_28_s0  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/mem_la_addr_28_9 ),
	.I2(\core/mem_la_addr_28_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [28])
);
defparam \core/mem_la_addr_28_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_27_s0  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/mem_la_addr_27_7 ),
	.I2(\core/mem_la_addr_27_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [27])
);
defparam \core/mem_la_addr_27_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_26_s0  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/mem_la_addr_26_10 ),
	.I2(\core/mem_la_addr_26_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [26])
);
defparam \core/mem_la_addr_26_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_24_s0  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/mem_la_addr_24_4 ),
	.I2(\core/mem_la_addr_24_13 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [24])
);
defparam \core/mem_la_addr_24_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_23_s0  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/mem_la_addr_23_4 ),
	.I2(\core/mem_la_addr_23_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [23])
);
defparam \core/mem_la_addr_23_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_22_s0  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/mem_la_addr_22_7 ),
	.I2(\core/mem_la_addr_22_9 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [22])
);
defparam \core/mem_la_addr_22_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_21_s0  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/mem_la_addr_21_9 ),
	.I2(\core/mem_la_addr_21_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [21])
);
defparam \core/mem_la_addr_21_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_20_s0  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/mem_la_addr_20_7 ),
	.I2(\core/mem_la_addr_20_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [20])
);
defparam \core/mem_la_addr_20_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_19_s0  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/mem_la_addr_19_7 ),
	.I2(\core/mem_la_addr_19_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [19])
);
defparam \core/mem_la_addr_19_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_18_s0  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/mem_la_addr_18_4 ),
	.I2(\core/mem_la_addr_18_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [18])
);
defparam \core/mem_la_addr_18_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_17_s0  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/mem_la_addr_17_9 ),
	.I2(\core/mem_la_addr_17_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [17])
);
defparam \core/mem_la_addr_17_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_16_s0  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/mem_la_addr_16_8 ),
	.I2(\core/mem_la_addr_16_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [16])
);
defparam \core/mem_la_addr_16_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_15_s0  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/mem_la_addr_15_4 ),
	.I2(\core/mem_la_addr_15_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [15])
);
defparam \core/mem_la_addr_15_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_14_s0  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/mem_la_addr_14_4 ),
	.I2(\core/mem_la_addr_14_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [14])
);
defparam \core/mem_la_addr_14_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_13_s0  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/mem_la_addr_13_7 ),
	.I2(\core/mem_la_addr_13_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [13])
);
defparam \core/mem_la_addr_13_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_12_s0  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/mem_la_addr_12_7 ),
	.I2(\core/mem_la_addr_12_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [12])
);
defparam \core/mem_la_addr_12_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_11_s0  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/mem_la_addr_11_8 ),
	.I2(\core/mem_la_addr_11_10 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [11])
);
defparam \core/mem_la_addr_11_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_10_s0  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/mem_la_addr_10_9 ),
	.I2(\core/mem_la_addr_10_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [10])
);
defparam \core/mem_la_addr_10_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_7_s0  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/mem_la_addr_7_7 ),
	.I2(\core/mem_la_addr_7_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [7])
);
defparam \core/mem_la_addr_7_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_6_s0  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/mem_la_addr_6_7 ),
	.I2(\core/mem_la_addr_6_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [6])
);
defparam \core/mem_la_addr_6_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_5_s0  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/mem_la_addr_5_9 ),
	.I2(\core/mem_la_addr_5_11 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [5])
);
defparam \core/mem_la_addr_5_s0 .INIT=16'hAAC3;
LUT4 \core/mem_la_addr_4_s0  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/mem_la_addr_4_7 ),
	.I2(\core/mem_la_addr_4_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [4])
);
defparam \core/mem_la_addr_4_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_3_s0  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/mem_la_addr_3_7 ),
	.I2(\core/mem_la_addr_3_5 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [3])
);
defparam \core/mem_la_addr_3_s0 .INIT=16'hAA3C;
LUT4 \core/mem_la_addr_2_s0  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/mem_la_addr_2_4 ),
	.I2(\core/mem_la_addr_2_7 ),
	.I3(\core/mem_la_addr_31_6 ),
	.F(\core/mem_la_addr [2])
);
defparam \core/mem_la_addr_2_s0 .INIT=16'hAAC3;
LUT4 \core/mem_rdata_latched_31_s0  (
	.I0(mem_rdata[31]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_31_4 ),
	.F(\core/mem_rdata_latched [31])
);
defparam \core/mem_rdata_latched_31_s0 .INIT=16'hFC0A;
LUT4 \core/mem_rdata_latched_30_s0  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(\core/mem_rdata_latched_30_5 ),
	.I2(\core/mem_rdata_latched_30_15 ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched [30])
);
defparam \core/mem_rdata_latched_30_s0 .INIT=16'h0E03;
LUT4 \core/mem_rdata_latched_29_s0  (
	.I0(\core/mem_rdata_q [29]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_29_4 ),
	.F(\core/mem_rdata_latched [29])
);
defparam \core/mem_rdata_latched_29_s0 .INIT=16'h0AFC;
LUT4 \core/mem_rdata_latched_28_s0  (
	.I0(\core/mem_rdata_latched_28_15 ),
	.I1(mem_rdata[28]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_28_5 ),
	.F(\core/mem_rdata_latched [28])
);
defparam \core/mem_rdata_latched_28_s0 .INIT=16'hCF50;
LUT4 \core/mem_rdata_latched_26_s0  (
	.I0(mem_rdata[26]),
	.I1(\core/mem_rdata_latched_26_4 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_26_5 ),
	.F(\core/mem_rdata_latched [26])
);
defparam \core/mem_rdata_latched_26_s0 .INIT=16'h3FA0;
LUT4 \core/mem_rdata_latched_25_s0  (
	.I0(\core/mem_rdata_latched_25_14 ),
	.I1(mem_rdata[25]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_25_5 ),
	.F(\core/mem_rdata_latched [25])
);
defparam \core/mem_rdata_latched_25_s0 .INIT=16'hA0CF;
LUT3 \core/mem_rdata_latched_24_s0  (
	.I0(\core/mem_rdata_latched_24_13 ),
	.I1(\core/mem_rdata_latched_24_11 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched [24])
);
defparam \core/mem_rdata_latched_24_s0 .INIT=8'hAC;
LUT4 \core/mem_rdata_latched_21_s0  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_latched_21_4 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_rdata_latched_21_5 ),
	.F(\core/mem_rdata_latched [21])
);
defparam \core/mem_rdata_latched_21_s0 .INIT=16'h3FA0;
LUT4 \core/mem_rdata_latched_12_s1  (
	.I0(mem_rdata[28]),
	.I1(\core/mem_rdata_latched_12_5 ),
	.I2(\core/mem_rdata_latched_12_6 ),
	.I3(\core/mem_rdata_latched_12_7 ),
	.F(\core/mem_rdata_latched [12])
);
defparam \core/mem_rdata_latched_12_s1 .INIT=16'h008F;
LUT4 \core/mem_rdata_latched_11_s1  (
	.I0(\core/mem_rdata_latched_11_11 ),
	.I1(\core/mem_rdata_latched_11_6 ),
	.I2(\core/mem_16bit_buffer [11]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched [11])
);
defparam \core/mem_rdata_latched_11_s1 .INIT=16'hBBF0;
LUT4 \core/mem_rdata_latched_10_s1  (
	.I0(\core/mem_rdata_latched_26_4 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_10_6 ),
	.I3(\core/mem_rdata_latched_10_7 ),
	.F(\core/mem_rdata_latched [10])
);
defparam \core/mem_rdata_latched_10_s1 .INIT=16'h004F;
LUT4 \core/mem_rdata_latched_6_s1  (
	.I0(\core/mem_rdata_latched_6_5 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_6_6 ),
	.I3(\core/mem_rdata_latched_6_7 ),
	.F(\core/mem_rdata_latched [6])
);
defparam \core/mem_rdata_latched_6_s1 .INIT=16'h004F;
LUT4 \core/mem_rdata_latched_5_s1  (
	.I0(\core/mem_rdata_latched_11_7 ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_5_5 ),
	.I3(\core/mem_rdata_latched_5_6 ),
	.F(\core/mem_rdata_latched [5])
);
defparam \core/mem_rdata_latched_5_s1 .INIT=16'h80FF;
LUT4 \core/mem_rdata_latched_3_s1  (
	.I0(\core/mem_rdata_latched_3_22 ),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(\core/mem_rdata_latched_3_7 ),
	.I3(\core/mem_rdata_latched_3_8 ),
	.F(\core/mem_rdata_latched [3])
);
defparam \core/mem_rdata_latched_3_s1 .INIT=16'hFFF8;
LUT4 \core/mem_rdata_latched_2_s1  (
	.I0(mem_rdata[18]),
	.I1(\core/mem_rdata_latched_2_5 ),
	.I2(\core/mem_rdata_latched_2_6 ),
	.I3(\core/mem_rdata_latched_2_7 ),
	.F(\core/mem_rdata_latched [2])
);
defparam \core/mem_rdata_latched_2_s1 .INIT=16'hE0FF;
LUT3 \core/mem_rdata_latched_1_s1  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_16bit_buffer [1]),
	.I2(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched [1])
);
defparam \core/mem_rdata_latched_1_s1 .INIT=8'h5C;
LUT3 \core/mem_rdata_latched_0_s1  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_16bit_buffer [0]),
	.I2(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched [0])
);
defparam \core/mem_rdata_latched_0_s1 .INIT=8'h5C;
LUT2 \core/n1742_s0  (
	.I0(mem_valid_Z),
	.I1(\core/n1742_6 ),
	.F(\core/n1742_3 )
);
defparam \core/n1742_s0 .INIT=4'h8;
LUT3 \core/n19690_s0  (
	.I0(\core/n19690_6 ),
	.I1(\core/mem_la_read_4 ),
	.I2(\core/n2306_5 ),
	.F(\core/n19690_3 )
);
defparam \core/n19690_s0 .INIT=8'h0B;
LUT3 \core/mem_la_wdata_15_s0  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [15]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [15])
);
defparam \core/mem_la_wdata_15_s0 .INIT=8'hAC;
LUT3 \core/mem_la_wdata_14_s0  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [14])
);
defparam \core/mem_la_wdata_14_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_13_s0  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [13])
);
defparam \core/mem_la_wdata_13_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_12_s0  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [12])
);
defparam \core/mem_la_wdata_12_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_11_s0  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [11])
);
defparam \core/mem_la_wdata_11_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_10_s0  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [10])
);
defparam \core/mem_la_wdata_10_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_9_s0  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [9])
);
defparam \core/mem_la_wdata_9_s0 .INIT=8'hCA;
LUT3 \core/mem_la_wdata_8_s0  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [8])
);
defparam \core/mem_la_wdata_8_s0 .INIT=8'hCA;
LUT3 \core/n1860_s0  (
	.I0(\core/n1860_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_11 ),
	.F(\core/n1860_3 )
);
defparam \core/n1860_s0 .INIT=8'hC5;
LUT3 \core/n1861_s0  (
	.I0(\core/n1861_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_11 ),
	.F(\core/n1861_3 )
);
defparam \core/n1861_s0 .INIT=8'hC5;
LUT3 \core/n1862_s0  (
	.I0(\core/n1862_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_11 ),
	.F(\core/n1862_3 )
);
defparam \core/n1862_s0 .INIT=8'hC5;
LUT3 \core/n1863_s0  (
	.I0(\core/n1863_4 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n1860_11 ),
	.F(\core/n1863_3 )
);
defparam \core/n1863_s0 .INIT=8'hC5;
LUT3 \core/n1864_s0  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n1860_11 ),
	.I2(\core/n1864_4 ),
	.F(\core/n1864_3 )
);
defparam \core/n1864_s0 .INIT=8'hF8;
LUT4 \core/n1952_s4  (
	.I0(\core/n1952_8 ),
	.I1(\core/n1952_9 ),
	.I2(\core/n1952_19 ),
	.I3(\core/n1952_17 ),
	.F(\core/n1952_7 )
);
defparam \core/n1952_s4 .INIT=16'h5CCC;
LUT4 \core/n2203_s0  (
	.I0(\core/n2203_4 ),
	.I1(\core/n2203_21 ),
	.I2(\core/n2203_6 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2203_3 )
);
defparam \core/n2203_s0 .INIT=16'hF111;
LUT4 \core/n2204_s0  (
	.I0(\core/n2203_4 ),
	.I1(\core/n2204_4 ),
	.I2(\core/n2204_5 ),
	.I3(\core/n2204_6 ),
	.F(\core/n2204_3 )
);
defparam \core/n2204_s0 .INIT=16'h4F44;
LUT4 \core/n2205_s0  (
	.I0(\core/n2205_4 ),
	.I1(\core/n2205_5 ),
	.I2(\core/n2203_7 ),
	.I3(\core/n2205_6 ),
	.F(\core/n2205_3 )
);
defparam \core/n2205_s0 .INIT=16'h004F;
LUT4 \core/n2206_s0  (
	.I0(\core/n2206_4 ),
	.I1(\core/n2206_5 ),
	.I2(\core/n2206_6 ),
	.I3(\core/n2206_7 ),
	.F(\core/n2206_3 )
);
defparam \core/n2206_s0 .INIT=16'hFF10;
LUT4 \core/n2207_s0  (
	.I0(\core/n2207_4 ),
	.I1(\core/n2207_5 ),
	.I2(\core/n2207_6 ),
	.I3(\core/n2207_7 ),
	.F(\core/n2207_3 )
);
defparam \core/n2207_s0 .INIT=16'h004F;
LUT4 \core/n2208_s0  (
	.I0(\core/n1952_19 ),
	.I1(\core/n2208_4 ),
	.I2(\core/n2208_5 ),
	.I3(\core/n2208_6 ),
	.F(\core/n2208_3 )
);
defparam \core/n2208_s0 .INIT=16'h0D00;
LUT4 \core/n2209_s0  (
	.I0(\core/n2209_4 ),
	.I1(\core/n2209_5 ),
	.I2(\core/n2209_6 ),
	.I3(\core/n2209_7 ),
	.F(\core/n2209_3 )
);
defparam \core/n2209_s0 .INIT=16'hBBB0;
LUT4 \core/n2210_s0  (
	.I0(\core/n2210_4 ),
	.I1(\core/n2210_5 ),
	.I2(\core/n2210_6 ),
	.I3(\core/n2210_7 ),
	.F(\core/n2210_3 )
);
defparam \core/n2210_s0 .INIT=16'hFF04;
LUT4 \core/n2211_s0  (
	.I0(\core/n2211_4 ),
	.I1(\core/n2211_5 ),
	.I2(\core/n2203_7 ),
	.I3(\core/n2211_6 ),
	.F(\core/n2211_3 )
);
defparam \core/n2211_s0 .INIT=16'h001F;
LUT4 \core/n2212_s0  (
	.I0(\core/n2212_4 ),
	.I1(\core/n2212_5 ),
	.I2(\core/n2203_7 ),
	.I3(\core/n2212_6 ),
	.F(\core/n2212_3 )
);
defparam \core/n2212_s0 .INIT=16'h001F;
LUT4 \core/n2213_s0  (
	.I0(\core/n2213_4 ),
	.I1(\core/n2213_5 ),
	.I2(\core/n2213_6 ),
	.I3(\core/n1952_19 ),
	.F(\core/n2213_3 )
);
defparam \core/n2213_s0 .INIT=16'hBBF0;
LUT4 \core/n2214_s0  (
	.I0(\core/n2214_4 ),
	.I1(\core/n2214_25 ),
	.I2(\core/n1952_19 ),
	.I3(\core/n2214_6 ),
	.F(\core/n2214_3 )
);
defparam \core/n2214_s0 .INIT=16'h00F1;
LUT4 \core/n2220_s0  (
	.I0(\core/n2220_15 ),
	.I1(\core/n2220_5 ),
	.I2(\core/n2220_6 ),
	.I3(\core/n2220_7 ),
	.F(\core/n2220_3 )
);
defparam \core/n2220_s0 .INIT=16'h3A00;
LUT4 \core/n2221_s0  (
	.I0(\core/n2221_4 ),
	.I1(\core/n2203_7 ),
	.I2(\core/n2221_5 ),
	.I3(\core/n2221_15 ),
	.F(\core/n2221_3 )
);
defparam \core/n2221_s0 .INIT=16'h444F;
LUT4 \core/n2222_s0  (
	.I0(\core/n2222_4 ),
	.I1(\core/n2222_5 ),
	.I2(\core/n2222_6 ),
	.I3(\core/n2222_7 ),
	.F(\core/n2222_3 )
);
defparam \core/n2222_s0 .INIT=16'hE0EE;
LUT4 \core/n2226_s2  (
	.I0(\core/n2226_8 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n2226_9 ),
	.I3(\core/n2226_15 ),
	.F(\core/n2226_5 )
);
defparam \core/n2226_s2 .INIT=16'h440F;
LUT4 \core/n2227_s2  (
	.I0(\core/n2226_8 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2227_6 ),
	.I3(\core/n2226_15 ),
	.F(\core/n2227_5 )
);
defparam \core/n2227_s2 .INIT=16'h44F0;
LUT2 \core/n2314_s0  (
	.I0(\core/n2314_4 ),
	.I1(\core/n19690_6 ),
	.F(\core/n2314_3 )
);
defparam \core/n2314_s0 .INIT=4'h4;
LUT2 \core/n2315_s0  (
	.I0(\core/n2315_4 ),
	.I1(\core/n19690_6 ),
	.F(\core/n2315_3 )
);
defparam \core/n2315_s0 .INIT=4'h4;
LUT4 \core/n2316_s0  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n2316_4 ),
	.I2(\core/n2316_5 ),
	.I3(\core/n19690_6 ),
	.F(\core/n2316_3 )
);
defparam \core/n2316_s0 .INIT=16'hF400;
LUT4 \core/n2317_s0  (
	.I0(\core/n2316_4 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/n2316_5 ),
	.I3(\core/n19690_6 ),
	.F(\core/n2317_3 )
);
defparam \core/n2317_s0 .INIT=16'hF800;
LUT3 \core/n2421_s0  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/n2421_4 ),
	.I2(\core/n2421_5 ),
	.F(\core/n2421_3 )
);
defparam \core/n2421_s0 .INIT=8'hBF;
LUT4 \core/n19817_s0  (
	.I0(\core/clear_prefetched_high_word_q ),
	.I1(\core/prefetched_high_word ),
	.I2(\core/trap ),
	.I3(\core/n7354_5 ),
	.F(\core/n19817_3 )
);
defparam \core/n19817_s0 .INIT=16'hFFF8;
LUT3 \core/n5300_s0  (
	.I0(\core/instr_jal ),
	.I1(\core/instr_auipc ),
	.I2(\core/instr_lui ),
	.F(\core/n5300_3 )
);
defparam \core/n5300_s0 .INIT=8'hFE;
LUT4 \core/n5301_s0  (
	.I0(\core/instr_sub ),
	.I1(\core/instr_add ),
	.I2(\core/n5300_3 ),
	.I3(\core/n5301_4 ),
	.F(\core/n5301_3 )
);
defparam \core/n5301_s0 .INIT=16'hFEFF;
LUT3 \core/n5302_s0  (
	.I0(\core/instr_slt ),
	.I1(\core/instr_slti ),
	.I2(\core/instr_blt ),
	.F(\core/n5302_3 )
);
defparam \core/n5302_s0 .INIT=8'hFE;
LUT3 \core/n5303_s0  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_sltiu ),
	.I2(\core/instr_bltu ),
	.F(\core/n5303_3 )
);
defparam \core/n5303_s0 .INIT=8'hFE;
LUT3 \core/n5304_s0  (
	.I0(\core/instr_lhu ),
	.I1(\core/instr_lbu ),
	.I2(\core/instr_lw ),
	.F(\core/n5304_3 )
);
defparam \core/n5304_s0 .INIT=8'hFE;
LUT2 \core/n5305_s0  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/n5305_4 ),
	.F(\core/n5305_3 )
);
defparam \core/n5305_s0 .INIT=4'hB;
LUT2 \core/n5306_s0  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/n5306_4 ),
	.F(\core/n5306_3 )
);
defparam \core/n5306_s0 .INIT=4'h8;
LUT4 \core/n5332_s0  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5332_8 ),
	.I3(\core/n5332_10 ),
	.F(\core/n5332_3 )
);
defparam \core/n5332_s0 .INIT=16'h1000;
LUT4 \core/n5346_s0  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [26]),
	.I2(\core/mem_rdata_latched [27]),
	.I3(\core/n5346_4 ),
	.F(\core/n5346_3 )
);
defparam \core/n5346_s0 .INIT=16'h1000;
LUT4 \core/n5359_s0  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/n5359_4 ),
	.I2(\core/mem_rdata_latched [30]),
	.I3(\core/n5359_12 ),
	.F(\core/n5359_3 )
);
defparam \core/n5359_s0 .INIT=16'h4000;
LUT4 \core/n5706_s0  (
	.I0(\core/n2226_8 ),
	.I1(\core/n5706_12 ),
	.I2(\core/n5706_5 ),
	.I3(\core/mem_rdata_latched [11]),
	.F(\core/n5706_3 )
);
defparam \core/n5706_s0 .INIT=16'hF100;
LUT4 \core/n5707_s0  (
	.I0(\core/n5706_5 ),
	.I1(\core/n5707_4 ),
	.I2(\core/n5707_11 ),
	.I3(\core/n5707_6 ),
	.F(\core/n5707_3 )
);
defparam \core/n5707_s0 .INIT=16'hF832;
LUT4 \core/n5708_s0  (
	.I0(\core/n5706_5 ),
	.I1(\core/n5708_4 ),
	.I2(\core/n1952_9 ),
	.I3(\core/n5708_7 ),
	.F(\core/n5708_3 )
);
defparam \core/n5708_s0 .INIT=16'hFFE0;
LUT4 \core/n5709_s0  (
	.I0(\core/n5706_5 ),
	.I1(\core/n5708_4 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5709_6 ),
	.F(\core/n5709_3 )
);
defparam \core/n5709_s0 .INIT=16'hFF0E;
LUT4 \core/n5710_s0  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5710_4 ),
	.I2(\core/n5710_5 ),
	.I3(\core/n5710_6 ),
	.F(\core/n5710_3 )
);
defparam \core/n5710_s0 .INIT=16'h1F00;
LUT4 \core/n5712_s0  (
	.I0(\core/n5712_4 ),
	.I1(\core/n5712_5 ),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/n5712_6 ),
	.F(\core/n5712_3 )
);
defparam \core/n5712_s0 .INIT=16'hF444;
LUT4 \core/n5713_s0  (
	.I0(\core/n5416_5 ),
	.I1(\core/n5713_4 ),
	.I2(\core/n5713_5 ),
	.I3(\core/n5713_6 ),
	.F(\core/n5713_3 )
);
defparam \core/n5713_s0 .INIT=16'h000E;
LUT4 \core/n5714_s0  (
	.I0(\core/n5712_4 ),
	.I1(\core/n5714_4 ),
	.I2(\core/n5714_5 ),
	.I3(\core/n5714_6 ),
	.F(\core/n5714_3 )
);
defparam \core/n5714_s0 .INIT=16'hF400;
LUT4 \core/n5715_s0  (
	.I0(\core/n5715_4 ),
	.I1(\core/n5715_5 ),
	.I2(\core/n5715_6 ),
	.I3(\core/n5715_7 ),
	.F(\core/n5715_3 )
);
defparam \core/n5715_s0 .INIT=16'h0100;
LUT4 \core/n5716_s0  (
	.I0(\core/n5716_4 ),
	.I1(\core/n5716_11 ),
	.I2(\core/n5716_6 ),
	.I3(\core/n5714_6 ),
	.F(\core/n5716_3 )
);
defparam \core/n5716_s0 .INIT=16'h0D00;
LUT4 \core/n5718_s0  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5718_5 ),
	.I2(\core/mem_rdata_latched [6]),
	.I3(\core/n5718_12 ),
	.F(\core/n5718_3 )
);
defparam \core/n5718_s0 .INIT=16'hFF10;
LUT4 \core/n5719_s0  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5718_5 ),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5719_4 ),
	.F(\core/n5719_3 )
);
defparam \core/n5719_s0 .INIT=16'h10FF;
LUT4 \core/n5720_s0  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [22]),
	.F(\core/n5720_3 )
);
defparam \core/n5720_s0 .INIT=16'h4F44;
LUT4 \core/n5721_s0  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [21]),
	.F(\core/n5721_3 )
);
defparam \core/n5721_s0 .INIT=16'h4F44;
LUT3 \core/n5735_s0  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5735_3 )
);
defparam \core/n5735_s0 .INIT=8'hCA;
LUT3 \core/n5748_s0  (
	.I0(\core/n1861_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5748_3 )
);
defparam \core/n5748_s0 .INIT=8'hC5;
LUT3 \core/n5750_s0  (
	.I0(\core/n1863_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5750_3 )
);
defparam \core/n5750_s0 .INIT=8'hC5;
LUT3 \core/n5751_s0  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5751_3 )
);
defparam \core/n5751_s0 .INIT=8'hCA;
LUT3 \core/n5752_s0  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5752_3 )
);
defparam \core/n5752_s0 .INIT=8'hCA;
LUT3 \core/n5753_s0  (
	.I0(\core/n5718_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5416_5 ),
	.F(\core/n5753_3 )
);
defparam \core/n5753_s0 .INIT=8'hCA;
LUT3 \core/n5755_s0  (
	.I0(\core/mem_rdata_latched [30]),
	.I1(\core/n2226_9 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5755_3 )
);
defparam \core/n5755_s0 .INIT=8'h3A;
LUT3 \core/n5756_s0  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5416_5 ),
	.F(\core/n5756_3 )
);
defparam \core/n5756_s0 .INIT=8'hCA;
LUT3 \core/n5757_s0  (
	.I0(\core/mem_rdata_latched [28]),
	.I1(\core/n1952_9 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5757_3 )
);
defparam \core/n5757_s0 .INIT=8'hCA;
LUT3 \core/n5758_s0  (
	.I0(\core/mem_rdata_latched [27]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n5416_5 ),
	.F(\core/n5758_3 )
);
defparam \core/n5758_s0 .INIT=8'hCA;
LUT3 \core/n5759_s0  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n2227_6 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5759_3 )
);
defparam \core/n5759_s0 .INIT=8'hCA;
LUT3 \core/n5760_s0  (
	.I0(\core/mem_rdata_latched [25]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5416_5 ),
	.F(\core/n5760_3 )
);
defparam \core/n5760_s0 .INIT=8'hCA;
LUT3 \core/n5761_s0  (
	.I0(\core/mem_rdata_latched [24]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n5416_5 ),
	.F(\core/n5761_3 )
);
defparam \core/n5761_s0 .INIT=8'hCA;
LUT3 \core/n5762_s0  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5416_5 ),
	.F(\core/n5762_3 )
);
defparam \core/n5762_s0 .INIT=8'hCA;
LUT3 \core/n5763_s0  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5416_5 ),
	.F(\core/n5763_3 )
);
defparam \core/n5763_s0 .INIT=8'hCA;
LUT3 \core/n5764_s0  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5416_5 ),
	.F(\core/n5764_3 )
);
defparam \core/n5764_s0 .INIT=8'hCA;
LUT4 \core/n5765_s0  (
	.I0(\core/n5765_4 ),
	.I1(\core/n5765_11 ),
	.I2(\core/n5765_6 ),
	.I3(\core/n5765_13 ),
	.F(\core/n5765_3 )
);
defparam \core/n5765_s0 .INIT=16'hFFF4;
LUT2 \core/n5851_s0  (
	.I0(\core/decoder_pseudo_trigger ),
	.I1(\core/decoder_trigger ),
	.F(\core/n5851_3 )
);
defparam \core/n5851_s0 .INIT=4'h4;
LUT4 \core/n5856_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5856_3 )
);
defparam \core/n5856_s0 .INIT=16'h1000;
LUT4 \core/n5859_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5859_3 )
);
defparam \core/n5859_s0 .INIT=16'h1000;
LUT4 \core/n5863_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5863_3 )
);
defparam \core/n5863_s0 .INIT=16'h4000;
LUT4 \core/n5867_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5867_3 )
);
defparam \core/n5867_s0 .INIT=16'h4000;
LUT4 \core/n5872_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n5872_3 )
);
defparam \core/n5872_s0 .INIT=16'h8000;
LUT4 \core/n5877_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5877_3 )
);
defparam \core/n5877_s0 .INIT=16'h1000;
LUT4 \core/n5880_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5880_3 )
);
defparam \core/n5880_s0 .INIT=16'h1000;
LUT4 \core/n5883_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5883_3 )
);
defparam \core/n5883_s0 .INIT=16'h1000;
LUT4 \core/n5887_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n5887_3 )
);
defparam \core/n5887_s0 .INIT=16'h4000;
LUT4 \core/n5892_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_sb_sh_sw ),
	.F(\core/n5892_3 )
);
defparam \core/n5892_s0 .INIT=16'h1000;
LUT4 \core/n5895_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_sb_sh_sw ),
	.F(\core/n5895_3 )
);
defparam \core/n5895_s0 .INIT=16'h1000;
LUT4 \core/n5900_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5900_3 )
);
defparam \core/n5900_s0 .INIT=16'h1000;
LUT4 \core/n5907_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5907_3 )
);
defparam \core/n5907_s0 .INIT=16'h1000;
LUT4 \core/n5911_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5911_3 )
);
defparam \core/n5911_s0 .INIT=16'h4000;
LUT4 \core/n5921_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/n5904_4 ),
	.I3(\core/n5921_4 ),
	.F(\core/n5921_3 )
);
defparam \core/n5921_s0 .INIT=16'h1000;
LUT4 \core/n5927_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/n5904_4 ),
	.I3(\core/n5921_4 ),
	.F(\core/n5927_3 )
);
defparam \core/n5927_s0 .INIT=16'h4000;
LUT2 \core/n5934_s0  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/n5934_4 ),
	.F(\core/n5934_3 )
);
defparam \core/n5934_s0 .INIT=4'h8;
LUT3 \core/n5943_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5853_4 ),
	.I2(\core/n5943_4 ),
	.F(\core/n5943_3 )
);
defparam \core/n5943_s0 .INIT=8'h80;
LUT4 \core/n5948_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5948_3 )
);
defparam \core/n5948_s0 .INIT=16'h1000;
LUT4 \core/n5953_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n5938_4 ),
	.F(\core/n5953_3 )
);
defparam \core/n5953_s0 .INIT=16'h1000;
LUT4 \core/n5959_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5959_3 )
);
defparam \core/n5959_s0 .INIT=16'h4000;
LUT4 \core/n5964_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5938_4 ),
	.F(\core/n5964_3 )
);
defparam \core/n5964_s0 .INIT=16'h1000;
LUT4 \core/n5970_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5970_3 )
);
defparam \core/n5970_s0 .INIT=16'h4000;
LUT2 \core/n5977_s0  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5934_4 ),
	.F(\core/n5977_3 )
);
defparam \core/n5977_s0 .INIT=4'h8;
LUT4 \core/n5983_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n5938_4 ),
	.F(\core/n5983_3 )
);
defparam \core/n5983_s0 .INIT=16'h4000;
LUT4 \core/n5990_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5990_3 )
);
defparam \core/n5990_s0 .INIT=16'h8000;
LUT4 \core/n6005_s0  (
	.I0(\core/n6005_4 ),
	.I1(\core/n6005_5 ),
	.I2(\core/n6005_6 ),
	.I3(\core/n6005_7 ),
	.F(\core/n6005_3 )
);
defparam \core/n6005_s0 .INIT=16'hF800;
LUT4 \core/n6015_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6015_3 )
);
defparam \core/n6015_s0 .INIT=16'h4000;
LUT4 \core/n6026_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6026_3 )
);
defparam \core/n6026_s0 .INIT=16'h8000;
LUT4 \core/n6035_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/n6015_4 ),
	.F(\core/n6035_3 )
);
defparam \core/n6035_s0 .INIT=16'h1000;
LUT4 \core/n6045_s0  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [14]),
	.I3(\core/n6015_4 ),
	.F(\core/n6045_3 )
);
defparam \core/n6045_s0 .INIT=16'h4000;
LUT4 \core/n6054_s0  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6054_3 )
);
defparam \core/n6054_s0 .INIT=16'h1000;
LUT4 \core/n6064_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n6015_4 ),
	.F(\core/n6064_3 )
);
defparam \core/n6064_s0 .INIT=16'h4000;
LUT3 \core/n6070_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6070_3 )
);
defparam \core/n6070_s0 .INIT=8'h10;
LUT3 \core/n6077_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6077_3 )
);
defparam \core/n6077_s0 .INIT=8'h40;
LUT3 \core/n6085_s0  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/n6070_4 ),
	.F(\core/n6085_3 )
);
defparam \core/n6085_s0 .INIT=8'h80;
LUT4 \core/n6093_s0  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/n6093_4 ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/n6093_5 ),
	.F(\core/n6093_3 )
);
defparam \core/n6093_s0 .INIT=16'h4000;
LUT2 \core/n6110_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_imm ),
	.F(\core/n6110_3 )
);
defparam \core/n6110_s0 .INIT=4'h4;
LUT4 \core/n6128_s0  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/is_alu_reg_imm ),
	.I3(\core/instr_jalr ),
	.F(\core/n6128_3 )
);
defparam \core/n6128_s0 .INIT=16'hFFB0;
LUT2 \core/n6145_s0  (
	.I0(\core/n6110_4 ),
	.I1(\core/is_alu_reg_reg ),
	.F(\core/n6145_3 )
);
defparam \core/n6145_s0 .INIT=4'h4;
LUT4 \core/n21220_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21220_7 ),
	.F(\core/n21220_3 )
);
defparam \core/n21220_s0 .INIT=16'h1000;
LUT4 \core/n21252_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21220_7 ),
	.F(\core/n21252_3 )
);
defparam \core/n21252_s0 .INIT=16'h1000;
LUT4 \core/n21284_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21220_7 ),
	.F(\core/n21284_3 )
);
defparam \core/n21284_s0 .INIT=16'h4000;
LUT4 \core/n21316_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21220_7 ),
	.F(\core/n21316_3 )
);
defparam \core/n21316_s0 .INIT=16'h1000;
LUT4 \core/n21348_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21220_7 ),
	.F(\core/n21348_3 )
);
defparam \core/n21348_s0 .INIT=16'h4000;
LUT4 \core/n21380_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21220_7 ),
	.F(\core/n21380_3 )
);
defparam \core/n21380_s0 .INIT=16'h4000;
LUT4 \core/n21412_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21220_7 ),
	.F(\core/n21412_3 )
);
defparam \core/n21412_s0 .INIT=16'h8000;
LUT4 \core/n21444_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21444_6 ),
	.F(\core/n21444_3 )
);
defparam \core/n21444_s0 .INIT=16'h0100;
LUT4 \core/n21476_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21444_6 ),
	.F(\core/n21476_3 )
);
defparam \core/n21476_s0 .INIT=16'h1000;
LUT4 \core/n21508_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21444_6 ),
	.F(\core/n21508_3 )
);
defparam \core/n21508_s0 .INIT=16'h1000;
LUT4 \core/n21540_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21444_6 ),
	.F(\core/n21540_3 )
);
defparam \core/n21540_s0 .INIT=16'h4000;
LUT4 \core/n21572_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21444_6 ),
	.F(\core/n21572_3 )
);
defparam \core/n21572_s0 .INIT=16'h1000;
LUT4 \core/n21604_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21444_6 ),
	.F(\core/n21604_3 )
);
defparam \core/n21604_s0 .INIT=16'h4000;
LUT4 \core/n21636_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21444_6 ),
	.F(\core/n21636_3 )
);
defparam \core/n21636_s0 .INIT=16'h4000;
LUT4 \core/n21668_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21444_6 ),
	.F(\core/n21668_3 )
);
defparam \core/n21668_s0 .INIT=16'h8000;
LUT4 \core/n21700_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21700_6 ),
	.F(\core/n21700_3 )
);
defparam \core/n21700_s0 .INIT=16'h0100;
LUT4 \core/n21732_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21700_6 ),
	.F(\core/n21732_3 )
);
defparam \core/n21732_s0 .INIT=16'h1000;
LUT4 \core/n21764_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21700_6 ),
	.F(\core/n21764_3 )
);
defparam \core/n21764_s0 .INIT=16'h1000;
LUT4 \core/n21796_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21700_6 ),
	.F(\core/n21796_3 )
);
defparam \core/n21796_s0 .INIT=16'h4000;
LUT4 \core/n21828_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21700_6 ),
	.F(\core/n21828_3 )
);
defparam \core/n21828_s0 .INIT=16'h1000;
LUT4 \core/n21860_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21700_6 ),
	.F(\core/n21860_3 )
);
defparam \core/n21860_s0 .INIT=16'h4000;
LUT4 \core/n21892_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21700_6 ),
	.F(\core/n21892_3 )
);
defparam \core/n21892_s0 .INIT=16'h4000;
LUT4 \core/n21924_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21700_6 ),
	.F(\core/n21924_3 )
);
defparam \core/n21924_s0 .INIT=16'h8000;
LUT4 \core/n21956_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21956_6 ),
	.F(\core/n21956_3 )
);
defparam \core/n21956_s0 .INIT=16'h0100;
LUT4 \core/n21988_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21956_6 ),
	.F(\core/n21988_3 )
);
defparam \core/n21988_s0 .INIT=16'h1000;
LUT4 \core/n22020_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n21956_6 ),
	.F(\core/n22020_3 )
);
defparam \core/n22020_s0 .INIT=16'h1000;
LUT4 \core/n22052_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n21956_6 ),
	.F(\core/n22052_3 )
);
defparam \core/n22052_s0 .INIT=16'h4000;
LUT4 \core/n22084_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21956_6 ),
	.F(\core/n22084_3 )
);
defparam \core/n22084_s0 .INIT=16'h1000;
LUT4 \core/n22116_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [0]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21956_6 ),
	.F(\core/n22116_3 )
);
defparam \core/n22116_s0 .INIT=16'h4000;
LUT4 \core/n22148_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21956_6 ),
	.F(\core/n22148_3 )
);
defparam \core/n22148_s0 .INIT=16'h4000;
LUT4 \core/n22180_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n21956_6 ),
	.F(\core/n22180_3 )
);
defparam \core/n22180_s0 .INIT=16'h8000;
LUT4 \core/n22212_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [2]),
	.I3(\core/n22212_4 ),
	.F(\core/n22212_3 )
);
defparam \core/n22212_s0 .INIT=16'h0100;
LUT4 \core/n22244_s0  (
	.I0(\core/latched_rd [1]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22212_4 ),
	.F(\core/n22244_3 )
);
defparam \core/n22244_s0 .INIT=16'h1000;
LUT4 \core/n22276_s0  (
	.I0(\core/latched_rd [0]),
	.I1(\core/latched_rd [2]),
	.I2(\core/latched_rd [1]),
	.I3(\core/n22212_4 ),
	.F(\core/n22276_3 )
);
defparam \core/n22276_s0 .INIT=16'h1000;
LUT4 \core/n22308_s0  (
	.I0(\core/latched_rd [2]),
	.I1(\core/latched_rd [1]),
	.I2(\core/latched_rd [0]),
	.I3(\core/n22212_4 ),
	.F(\core/n22308_3 )
);
defparam \core/n22308_s0 .INIT=16'h4000;
LUT2 \core/n11077_s0  (
	.I0(\core/next_irq_pending [1]),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11077_3 )
);
defparam \core/n11077_s0 .INIT=4'hE;
LUT4 \core/n11111_s0  (
	.I0(\core/latched_csr [1]),
	.I1(\core/latched_csr [0]),
	.I2(\core/n11111_9 ),
	.I3(\core/n11111_5 ),
	.F(\core/n11111_3 )
);
defparam \core/n11111_s0 .INIT=16'h4000;
LUT3 \core/n11117_s0  (
	.I0(\core/csr_mepc [31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11117_4 ),
	.F(\core/n11117_3 )
);
defparam \core/n11117_s0 .INIT=8'hAC;
LUT3 \core/n11118_s0  (
	.I0(\core/csr_mepc [30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11117_4 ),
	.F(\core/n11118_3 )
);
defparam \core/n11118_s0 .INIT=8'hAC;
LUT3 \core/n11119_s0  (
	.I0(\core/csr_mepc [29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11117_4 ),
	.F(\core/n11119_3 )
);
defparam \core/n11119_s0 .INIT=8'hAC;
LUT3 \core/n11120_s0  (
	.I0(\core/csr_mepc [28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11117_4 ),
	.F(\core/n11120_3 )
);
defparam \core/n11120_s0 .INIT=8'hAC;
LUT3 \core/n11121_s0  (
	.I0(\core/csr_mepc [27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11117_4 ),
	.F(\core/n11121_3 )
);
defparam \core/n11121_s0 .INIT=8'hAC;
LUT3 \core/n11122_s0  (
	.I0(\core/csr_mepc [26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11117_4 ),
	.F(\core/n11122_3 )
);
defparam \core/n11122_s0 .INIT=8'hAC;
LUT3 \core/n11123_s0  (
	.I0(\core/csr_mepc [25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11117_4 ),
	.F(\core/n11123_3 )
);
defparam \core/n11123_s0 .INIT=8'hAC;
LUT3 \core/n11124_s0  (
	.I0(\core/csr_mepc [24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11117_4 ),
	.F(\core/n11124_3 )
);
defparam \core/n11124_s0 .INIT=8'hAC;
LUT3 \core/n11125_s0  (
	.I0(\core/csr_mepc [23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11117_4 ),
	.F(\core/n11125_3 )
);
defparam \core/n11125_s0 .INIT=8'hAC;
LUT3 \core/n11126_s0  (
	.I0(\core/csr_mepc [22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11117_4 ),
	.F(\core/n11126_3 )
);
defparam \core/n11126_s0 .INIT=8'hAC;
LUT3 \core/n11127_s0  (
	.I0(\core/csr_mepc [21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11117_4 ),
	.F(\core/n11127_3 )
);
defparam \core/n11127_s0 .INIT=8'hAC;
LUT3 \core/n11128_s0  (
	.I0(\core/csr_mepc [20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11117_4 ),
	.F(\core/n11128_3 )
);
defparam \core/n11128_s0 .INIT=8'hAC;
LUT3 \core/n11129_s0  (
	.I0(\core/csr_mepc [19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11117_4 ),
	.F(\core/n11129_3 )
);
defparam \core/n11129_s0 .INIT=8'hAC;
LUT3 \core/n11130_s0  (
	.I0(\core/csr_mepc [18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11117_4 ),
	.F(\core/n11130_3 )
);
defparam \core/n11130_s0 .INIT=8'hAC;
LUT3 \core/n11131_s0  (
	.I0(\core/csr_mepc [17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11117_4 ),
	.F(\core/n11131_3 )
);
defparam \core/n11131_s0 .INIT=8'hAC;
LUT3 \core/n11132_s0  (
	.I0(\core/csr_mepc [16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11117_4 ),
	.F(\core/n11132_3 )
);
defparam \core/n11132_s0 .INIT=8'hAC;
LUT3 \core/n11133_s0  (
	.I0(\core/csr_mepc [15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11117_4 ),
	.F(\core/n11133_3 )
);
defparam \core/n11133_s0 .INIT=8'hAC;
LUT3 \core/n11134_s0  (
	.I0(\core/csr_mepc [14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11117_4 ),
	.F(\core/n11134_3 )
);
defparam \core/n11134_s0 .INIT=8'hAC;
LUT3 \core/n11135_s0  (
	.I0(\core/csr_mepc [13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11117_4 ),
	.F(\core/n11135_3 )
);
defparam \core/n11135_s0 .INIT=8'hAC;
LUT3 \core/n11136_s0  (
	.I0(\core/csr_mepc [12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11117_4 ),
	.F(\core/n11136_3 )
);
defparam \core/n11136_s0 .INIT=8'hAC;
LUT3 \core/n11137_s0  (
	.I0(\core/csr_mepc [11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11117_4 ),
	.F(\core/n11137_3 )
);
defparam \core/n11137_s0 .INIT=8'hAC;
LUT3 \core/n11138_s0  (
	.I0(\core/csr_mepc [10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11117_4 ),
	.F(\core/n11138_3 )
);
defparam \core/n11138_s0 .INIT=8'hAC;
LUT3 \core/n11139_s0  (
	.I0(\core/csr_mepc [9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11117_4 ),
	.F(\core/n11139_3 )
);
defparam \core/n11139_s0 .INIT=8'hAC;
LUT3 \core/n11140_s0  (
	.I0(\core/csr_mepc [8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11117_4 ),
	.F(\core/n11140_3 )
);
defparam \core/n11140_s0 .INIT=8'hAC;
LUT3 \core/n11141_s0  (
	.I0(\core/csr_mepc [7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11117_4 ),
	.F(\core/n11141_3 )
);
defparam \core/n11141_s0 .INIT=8'hAC;
LUT3 \core/n11142_s0  (
	.I0(\core/csr_mepc [6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11117_4 ),
	.F(\core/n11142_3 )
);
defparam \core/n11142_s0 .INIT=8'hAC;
LUT3 \core/n11143_s0  (
	.I0(\core/csr_mepc [5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11117_4 ),
	.F(\core/n11143_3 )
);
defparam \core/n11143_s0 .INIT=8'hAC;
LUT3 \core/n11144_s0  (
	.I0(\core/csr_mepc [4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11117_4 ),
	.F(\core/n11144_3 )
);
defparam \core/n11144_s0 .INIT=8'hAC;
LUT3 \core/n11145_s0  (
	.I0(\core/csr_mepc [3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11117_4 ),
	.F(\core/n11145_3 )
);
defparam \core/n11145_s0 .INIT=8'hAC;
LUT3 \core/n11146_s0  (
	.I0(\core/csr_mepc [2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11117_4 ),
	.F(\core/n11146_3 )
);
defparam \core/n11146_s0 .INIT=8'hAC;
LUT3 \core/n11147_s0  (
	.I0(\core/csr_mepc [1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11117_4 ),
	.F(\core/n11147_3 )
);
defparam \core/n11147_s0 .INIT=8'hAC;
LUT4 \core/n11225_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11111_5 ),
	.F(\core/n11225_3 )
);
defparam \core/n11225_s0 .INIT=16'h4000;
LUT4 \core/n11234_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11234_4 ),
	.F(\core/n11234_3 )
);
defparam \core/n11234_s0 .INIT=16'h1000;
LUT4 \core/n11244_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11244_4 ),
	.F(\core/n11244_3 )
);
defparam \core/n11244_s0 .INIT=16'h1000;
LUT4 \core/n11326_s0  (
	.I0(\core/pcpi_timeout_counter [0]),
	.I1(\core/pcpi_timeout_counter [1]),
	.I2(\core/pcpi_timeout_counter [2]),
	.I3(\core/pcpi_timeout_counter [3]),
	.F(\core/n11326_3 )
);
defparam \core/n11326_s0 .INIT=16'h0001;
LUT3 \core/n11340_s0  (
	.I0(wr_csr_nxt[31]),
	.I1(\core/reg_pc [31]),
	.I2(\core/n11340_4 ),
	.F(\core/n11340_3 )
);
defparam \core/n11340_s0 .INIT=8'hAC;
LUT3 \core/n11341_s0  (
	.I0(wr_csr_nxt[30]),
	.I1(\core/reg_pc [30]),
	.I2(\core/n11340_4 ),
	.F(\core/n11341_3 )
);
defparam \core/n11341_s0 .INIT=8'hAC;
LUT3 \core/n11342_s0  (
	.I0(wr_csr_nxt[29]),
	.I1(\core/reg_pc [29]),
	.I2(\core/n11340_4 ),
	.F(\core/n11342_3 )
);
defparam \core/n11342_s0 .INIT=8'hAC;
LUT3 \core/n11343_s0  (
	.I0(wr_csr_nxt[28]),
	.I1(\core/reg_pc [28]),
	.I2(\core/n11340_4 ),
	.F(\core/n11343_3 )
);
defparam \core/n11343_s0 .INIT=8'hAC;
LUT3 \core/n11344_s0  (
	.I0(wr_csr_nxt[27]),
	.I1(\core/reg_pc [27]),
	.I2(\core/n11340_4 ),
	.F(\core/n11344_3 )
);
defparam \core/n11344_s0 .INIT=8'hAC;
LUT3 \core/n11345_s0  (
	.I0(wr_csr_nxt[26]),
	.I1(\core/reg_pc [26]),
	.I2(\core/n11340_4 ),
	.F(\core/n11345_3 )
);
defparam \core/n11345_s0 .INIT=8'hAC;
LUT3 \core/n11346_s0  (
	.I0(wr_csr_nxt[25]),
	.I1(\core/reg_pc [25]),
	.I2(\core/n11340_4 ),
	.F(\core/n11346_3 )
);
defparam \core/n11346_s0 .INIT=8'hAC;
LUT3 \core/n11347_s0  (
	.I0(wr_csr_nxt[24]),
	.I1(\core/reg_pc [24]),
	.I2(\core/n11340_4 ),
	.F(\core/n11347_3 )
);
defparam \core/n11347_s0 .INIT=8'hAC;
LUT3 \core/n11348_s0  (
	.I0(wr_csr_nxt[23]),
	.I1(\core/reg_pc [23]),
	.I2(\core/n11340_4 ),
	.F(\core/n11348_3 )
);
defparam \core/n11348_s0 .INIT=8'hAC;
LUT3 \core/n11349_s0  (
	.I0(wr_csr_nxt[22]),
	.I1(\core/reg_pc [22]),
	.I2(\core/n11340_4 ),
	.F(\core/n11349_3 )
);
defparam \core/n11349_s0 .INIT=8'hAC;
LUT3 \core/n11350_s0  (
	.I0(wr_csr_nxt[21]),
	.I1(\core/reg_pc [21]),
	.I2(\core/n11340_4 ),
	.F(\core/n11350_3 )
);
defparam \core/n11350_s0 .INIT=8'hAC;
LUT3 \core/n11351_s0  (
	.I0(wr_csr_nxt[20]),
	.I1(\core/reg_pc [20]),
	.I2(\core/n11340_4 ),
	.F(\core/n11351_3 )
);
defparam \core/n11351_s0 .INIT=8'hAC;
LUT3 \core/n11352_s0  (
	.I0(wr_csr_nxt[19]),
	.I1(\core/reg_pc [19]),
	.I2(\core/n11340_4 ),
	.F(\core/n11352_3 )
);
defparam \core/n11352_s0 .INIT=8'hAC;
LUT3 \core/n11353_s0  (
	.I0(wr_csr_nxt[18]),
	.I1(\core/reg_pc [18]),
	.I2(\core/n11340_4 ),
	.F(\core/n11353_3 )
);
defparam \core/n11353_s0 .INIT=8'hAC;
LUT3 \core/n11354_s0  (
	.I0(wr_csr_nxt[17]),
	.I1(\core/reg_pc [17]),
	.I2(\core/n11340_4 ),
	.F(\core/n11354_3 )
);
defparam \core/n11354_s0 .INIT=8'hAC;
LUT3 \core/n11355_s0  (
	.I0(wr_csr_nxt[16]),
	.I1(\core/reg_pc [16]),
	.I2(\core/n11340_4 ),
	.F(\core/n11355_3 )
);
defparam \core/n11355_s0 .INIT=8'hAC;
LUT3 \core/n11356_s0  (
	.I0(wr_csr_nxt[15]),
	.I1(\core/reg_pc [15]),
	.I2(\core/n11340_4 ),
	.F(\core/n11356_3 )
);
defparam \core/n11356_s0 .INIT=8'hAC;
LUT3 \core/n11357_s0  (
	.I0(wr_csr_nxt[14]),
	.I1(\core/reg_pc [14]),
	.I2(\core/n11340_4 ),
	.F(\core/n11357_3 )
);
defparam \core/n11357_s0 .INIT=8'hAC;
LUT3 \core/n11358_s0  (
	.I0(wr_csr_nxt[13]),
	.I1(\core/reg_pc [13]),
	.I2(\core/n11340_4 ),
	.F(\core/n11358_3 )
);
defparam \core/n11358_s0 .INIT=8'hAC;
LUT3 \core/n11359_s0  (
	.I0(wr_csr_nxt[12]),
	.I1(\core/reg_pc [12]),
	.I2(\core/n11340_4 ),
	.F(\core/n11359_3 )
);
defparam \core/n11359_s0 .INIT=8'hAC;
LUT3 \core/n11360_s0  (
	.I0(wr_csr_nxt[11]),
	.I1(\core/reg_pc [11]),
	.I2(\core/n11340_4 ),
	.F(\core/n11360_3 )
);
defparam \core/n11360_s0 .INIT=8'hAC;
LUT3 \core/n11361_s0  (
	.I0(wr_csr_nxt[10]),
	.I1(\core/reg_pc [10]),
	.I2(\core/n11340_4 ),
	.F(\core/n11361_3 )
);
defparam \core/n11361_s0 .INIT=8'hAC;
LUT3 \core/n11362_s0  (
	.I0(wr_csr_nxt[9]),
	.I1(\core/reg_pc [9]),
	.I2(\core/n11340_4 ),
	.F(\core/n11362_3 )
);
defparam \core/n11362_s0 .INIT=8'hAC;
LUT3 \core/n11363_s0  (
	.I0(wr_csr_nxt[8]),
	.I1(\core/reg_pc [8]),
	.I2(\core/n11340_4 ),
	.F(\core/n11363_3 )
);
defparam \core/n11363_s0 .INIT=8'hAC;
LUT3 \core/n11364_s0  (
	.I0(wr_csr_nxt[7]),
	.I1(\core/reg_pc [7]),
	.I2(\core/n11340_4 ),
	.F(\core/n11364_3 )
);
defparam \core/n11364_s0 .INIT=8'hAC;
LUT3 \core/n11365_s0  (
	.I0(wr_csr_nxt[6]),
	.I1(\core/reg_pc [6]),
	.I2(\core/n11340_4 ),
	.F(\core/n11365_3 )
);
defparam \core/n11365_s0 .INIT=8'hAC;
LUT3 \core/n11366_s0  (
	.I0(wr_csr_nxt[5]),
	.I1(\core/reg_pc [5]),
	.I2(\core/n11340_4 ),
	.F(\core/n11366_3 )
);
defparam \core/n11366_s0 .INIT=8'hAC;
LUT3 \core/n11367_s0  (
	.I0(wr_csr_nxt[4]),
	.I1(\core/reg_pc [4]),
	.I2(\core/n11340_4 ),
	.F(\core/n11367_3 )
);
defparam \core/n11367_s0 .INIT=8'hAC;
LUT3 \core/n11368_s0  (
	.I0(wr_csr_nxt[3]),
	.I1(\core/reg_pc [3]),
	.I2(\core/n11340_4 ),
	.F(\core/n11368_3 )
);
defparam \core/n11368_s0 .INIT=8'hAC;
LUT3 \core/n11369_s0  (
	.I0(wr_csr_nxt[2]),
	.I1(\core/reg_pc [2]),
	.I2(\core/n11340_4 ),
	.F(\core/n11369_3 )
);
defparam \core/n11369_s0 .INIT=8'hAC;
LUT3 \core/n11370_s0  (
	.I0(wr_csr_nxt[1]),
	.I1(\core/reg_pc [1]),
	.I2(\core/n11340_4 ),
	.F(\core/n11370_3 )
);
defparam \core/n11370_s0 .INIT=8'hAC;
LUT4 \core/n11539_s0  (
	.I0(\core/n11539_9 ),
	.I1(\core/n11539_5 ),
	.I2(wr_csr_nxt[2]),
	.I3(\core/n11539_6 ),
	.F(\core/n11539_3 )
);
defparam \core/n11539_s0 .INIT=16'hF0BB;
LUT4 \core/n11540_s0  (
	.I0(\core/n11540_4 ),
	.I1(\core/n11540_5 ),
	.I2(wr_csr_nxt[1]),
	.I3(\core/n11539_6 ),
	.F(\core/n11540_3 )
);
defparam \core/n11540_s0 .INIT=16'hF077;
LUT4 \core/n11581_s0  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11581_4 ),
	.I3(\core/n11234_4 ),
	.F(\core/n11581_3 )
);
defparam \core/n11581_s0 .INIT=16'h1000;
LUT3 \core/n11639_s1  (
	.I0(wr_csr_nxt[31]),
	.I1(\core/n11639_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11639_4 )
);
defparam \core/n11639_s1 .INIT=8'hA3;
LUT3 \core/n11640_s1  (
	.I0(wr_csr_nxt[30]),
	.I1(\core/n11640_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11640_4 )
);
defparam \core/n11640_s1 .INIT=8'hA3;
LUT3 \core/n11641_s1  (
	.I0(wr_csr_nxt[29]),
	.I1(\core/n11641_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11641_4 )
);
defparam \core/n11641_s1 .INIT=8'hA3;
LUT3 \core/n11642_s1  (
	.I0(wr_csr_nxt[28]),
	.I1(\core/n11642_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11642_4 )
);
defparam \core/n11642_s1 .INIT=8'hA3;
LUT3 \core/n11643_s1  (
	.I0(wr_csr_nxt[27]),
	.I1(\core/n11643_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11643_4 )
);
defparam \core/n11643_s1 .INIT=8'hA3;
LUT3 \core/n11644_s1  (
	.I0(wr_csr_nxt[26]),
	.I1(\core/n11644_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11644_4 )
);
defparam \core/n11644_s1 .INIT=8'hA3;
LUT3 \core/n11645_s1  (
	.I0(wr_csr_nxt[25]),
	.I1(\core/n11645_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11645_4 )
);
defparam \core/n11645_s1 .INIT=8'hA3;
LUT3 \core/n11646_s1  (
	.I0(wr_csr_nxt[24]),
	.I1(\core/n11646_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11646_4 )
);
defparam \core/n11646_s1 .INIT=8'hA3;
LUT3 \core/n11647_s1  (
	.I0(wr_csr_nxt[23]),
	.I1(\core/n11647_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11647_4 )
);
defparam \core/n11647_s1 .INIT=8'hA3;
LUT3 \core/n11648_s1  (
	.I0(wr_csr_nxt[22]),
	.I1(\core/n11648_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11648_4 )
);
defparam \core/n11648_s1 .INIT=8'hA3;
LUT3 \core/n11649_s1  (
	.I0(wr_csr_nxt[21]),
	.I1(\core/n11649_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11649_4 )
);
defparam \core/n11649_s1 .INIT=8'hA3;
LUT3 \core/n11650_s1  (
	.I0(wr_csr_nxt[20]),
	.I1(\core/n11650_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11650_4 )
);
defparam \core/n11650_s1 .INIT=8'hA3;
LUT3 \core/n11651_s1  (
	.I0(wr_csr_nxt[19]),
	.I1(\core/n11651_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11651_4 )
);
defparam \core/n11651_s1 .INIT=8'hA3;
LUT3 \core/n11652_s1  (
	.I0(wr_csr_nxt[18]),
	.I1(\core/n11652_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11652_4 )
);
defparam \core/n11652_s1 .INIT=8'hA3;
LUT3 \core/n11653_s1  (
	.I0(wr_csr_nxt[17]),
	.I1(\core/n11653_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11653_4 )
);
defparam \core/n11653_s1 .INIT=8'hA3;
LUT3 \core/n11654_s1  (
	.I0(wr_csr_nxt[16]),
	.I1(\core/n11654_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11654_4 )
);
defparam \core/n11654_s1 .INIT=8'hA3;
LUT3 \core/n11655_s1  (
	.I0(wr_csr_nxt[15]),
	.I1(\core/n11655_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11655_4 )
);
defparam \core/n11655_s1 .INIT=8'hA3;
LUT3 \core/n11656_s1  (
	.I0(wr_csr_nxt[14]),
	.I1(\core/n11656_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11656_4 )
);
defparam \core/n11656_s1 .INIT=8'hA3;
LUT3 \core/n11657_s1  (
	.I0(wr_csr_nxt[13]),
	.I1(\core/n11657_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11657_4 )
);
defparam \core/n11657_s1 .INIT=8'hA3;
LUT3 \core/n11658_s1  (
	.I0(wr_csr_nxt[12]),
	.I1(\core/n11658_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11658_4 )
);
defparam \core/n11658_s1 .INIT=8'hA3;
LUT3 \core/n11659_s1  (
	.I0(wr_csr_nxt[11]),
	.I1(\core/n11659_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11659_4 )
);
defparam \core/n11659_s1 .INIT=8'hA3;
LUT3 \core/n11660_s1  (
	.I0(wr_csr_nxt[10]),
	.I1(\core/n11660_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11660_4 )
);
defparam \core/n11660_s1 .INIT=8'hA3;
LUT3 \core/n11661_s1  (
	.I0(wr_csr_nxt[9]),
	.I1(\core/n11661_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11661_4 )
);
defparam \core/n11661_s1 .INIT=8'hA3;
LUT3 \core/n11662_s1  (
	.I0(wr_csr_nxt[8]),
	.I1(\core/n11662_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11662_4 )
);
defparam \core/n11662_s1 .INIT=8'hA3;
LUT3 \core/n11663_s1  (
	.I0(wr_csr_nxt[7]),
	.I1(\core/n11663_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11663_4 )
);
defparam \core/n11663_s1 .INIT=8'hA3;
LUT3 \core/n11664_s1  (
	.I0(wr_csr_nxt[6]),
	.I1(\core/n11664_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11664_4 )
);
defparam \core/n11664_s1 .INIT=8'hA3;
LUT3 \core/n11665_s1  (
	.I0(wr_csr_nxt[5]),
	.I1(\core/n11665_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11665_4 )
);
defparam \core/n11665_s1 .INIT=8'hA3;
LUT3 \core/n11666_s1  (
	.I0(wr_csr_nxt[4]),
	.I1(\core/n11666_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11666_4 )
);
defparam \core/n11666_s1 .INIT=8'hA3;
LUT3 \core/n11667_s1  (
	.I0(wr_csr_nxt[3]),
	.I1(\core/n11667_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11667_4 )
);
defparam \core/n11667_s1 .INIT=8'hA3;
LUT3 \core/n11668_s1  (
	.I0(wr_csr_nxt[2]),
	.I1(\core/n11668_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11668_4 )
);
defparam \core/n11668_s1 .INIT=8'hA3;
LUT3 \core/n11669_s1  (
	.I0(wr_csr_nxt[1]),
	.I1(\core/n11669_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11669_4 )
);
defparam \core/n11669_s1 .INIT=8'hA3;
LUT3 \core/n11670_s1  (
	.I0(wr_csr_nxt[0]),
	.I1(\core/n11670_5 ),
	.I2(\core/n11639_6 ),
	.F(\core/n11670_4 )
);
defparam \core/n11670_s1 .INIT=8'hA3;
LUT3 \core/decoded_rs_4_s0  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/decoded_rs1 [4]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [4])
);
defparam \core/decoded_rs_4_s0 .INIT=8'hAC;
LUT3 \core/decoded_rs_3_s0  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [3])
);
defparam \core/decoded_rs_3_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_2_s0  (
	.I0(\core/decoded_rs1 [2]),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [2])
);
defparam \core/decoded_rs_2_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_1_s0  (
	.I0(\core/decoded_rs1 [1]),
	.I1(\core/decoded_rs2 [1]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [1])
);
defparam \core/decoded_rs_1_s0 .INIT=8'hCA;
LUT3 \core/decoded_rs_0_s0  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/decoded_rs [0])
);
defparam \core/decoded_rs_0_s0 .INIT=8'hCA;
LUT4 \core/n12232_s0  (
	.I0(\core/n12232_4 ),
	.I1(\core/csr_cycle [24]),
	.I2(\core/n12232_5 ),
	.I3(\core/n12232_6 ),
	.F(\core/n12232_3 )
);
defparam \core/n12232_s0 .INIT=16'h8000;
LUT4 \core/n12470_s0  (
	.I0(\core/cpuregs_rs1 [31]),
	.I1(\core/n12470_7 ),
	.I2(\core/timer [31]),
	.I3(\core/n12470_5 ),
	.F(\core/n12470_3 )
);
defparam \core/n12470_s0 .INIT=16'hAA3C;
LUT4 \core/n12471_s0  (
	.I0(\core/cpuregs_rs1 [30]),
	.I1(\core/timer [30]),
	.I2(\core/n12471_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12471_3 )
);
defparam \core/n12471_s0 .INIT=16'hAA3C;
LUT4 \core/n12472_s0  (
	.I0(\core/cpuregs_rs1 [29]),
	.I1(\core/n12472_4 ),
	.I2(\core/timer [29]),
	.I3(\core/n12470_5 ),
	.F(\core/n12472_3 )
);
defparam \core/n12472_s0 .INIT=16'hAA3C;
LUT4 \core/n12473_s0  (
	.I0(\core/cpuregs_rs1 [28]),
	.I1(\core/n12473_4 ),
	.I2(\core/timer [28]),
	.I3(\core/n12470_5 ),
	.F(\core/n12473_3 )
);
defparam \core/n12473_s0 .INIT=16'hAA3C;
LUT4 \core/n12474_s0  (
	.I0(\core/cpuregs_rs1 [27]),
	.I1(\core/n12474_4 ),
	.I2(\core/timer [27]),
	.I3(\core/n12470_5 ),
	.F(\core/n12474_3 )
);
defparam \core/n12474_s0 .INIT=16'hAA3C;
LUT4 \core/n12475_s0  (
	.I0(\core/cpuregs_rs1 [26]),
	.I1(\core/n12475_4 ),
	.I2(\core/timer [26]),
	.I3(\core/n12470_5 ),
	.F(\core/n12475_3 )
);
defparam \core/n12475_s0 .INIT=16'hAA3C;
LUT4 \core/n12476_s0  (
	.I0(\core/cpuregs_rs1 [25]),
	.I1(\core/n12476_4 ),
	.I2(\core/timer [25]),
	.I3(\core/n12470_5 ),
	.F(\core/n12476_3 )
);
defparam \core/n12476_s0 .INIT=16'hAA3C;
LUT4 \core/n12477_s0  (
	.I0(\core/cpuregs_rs1 [24]),
	.I1(\core/n12477_4 ),
	.I2(\core/timer [24]),
	.I3(\core/n12470_5 ),
	.F(\core/n12477_3 )
);
defparam \core/n12477_s0 .INIT=16'hAA3C;
LUT4 \core/n12478_s0  (
	.I0(\core/cpuregs_rs1 [23]),
	.I1(\core/timer [23]),
	.I2(\core/n12478_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12478_3 )
);
defparam \core/n12478_s0 .INIT=16'hAA3C;
LUT4 \core/n12479_s0  (
	.I0(\core/cpuregs_rs1 [22]),
	.I1(\core/n12479_4 ),
	.I2(\core/timer [22]),
	.I3(\core/n12470_5 ),
	.F(\core/n12479_3 )
);
defparam \core/n12479_s0 .INIT=16'hAA3C;
LUT4 \core/n12480_s0  (
	.I0(\core/cpuregs_rs1 [21]),
	.I1(\core/n12480_4 ),
	.I2(\core/timer [21]),
	.I3(\core/n12470_5 ),
	.F(\core/n12480_3 )
);
defparam \core/n12480_s0 .INIT=16'hAA3C;
LUT4 \core/n12481_s0  (
	.I0(\core/cpuregs_rs1 [20]),
	.I1(\core/timer [20]),
	.I2(\core/n12481_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12481_3 )
);
defparam \core/n12481_s0 .INIT=16'hAA3C;
LUT4 \core/n12482_s0  (
	.I0(\core/cpuregs_rs1 [19]),
	.I1(\core/n12482_4 ),
	.I2(\core/timer [19]),
	.I3(\core/n12470_5 ),
	.F(\core/n12482_3 )
);
defparam \core/n12482_s0 .INIT=16'hAA3C;
LUT4 \core/n12483_s0  (
	.I0(\core/cpuregs_rs1 [18]),
	.I1(\core/n12483_4 ),
	.I2(\core/timer [18]),
	.I3(\core/n12470_5 ),
	.F(\core/n12483_3 )
);
defparam \core/n12483_s0 .INIT=16'hAA3C;
LUT4 \core/n12484_s0  (
	.I0(\core/cpuregs_rs1 [17]),
	.I1(\core/timer [17]),
	.I2(\core/n12484_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12484_3 )
);
defparam \core/n12484_s0 .INIT=16'hAA3C;
LUT4 \core/n12485_s0  (
	.I0(\core/cpuregs_rs1 [16]),
	.I1(\core/n12485_4 ),
	.I2(\core/timer [16]),
	.I3(\core/n12470_5 ),
	.F(\core/n12485_3 )
);
defparam \core/n12485_s0 .INIT=16'hAA3C;
LUT4 \core/n12486_s0  (
	.I0(\core/cpuregs_rs1 [15]),
	.I1(\core/n12486_6 ),
	.I2(\core/timer [15]),
	.I3(\core/n12470_5 ),
	.F(\core/n12486_3 )
);
defparam \core/n12486_s0 .INIT=16'hAA3C;
LUT4 \core/n12487_s0  (
	.I0(\core/cpuregs_rs1 [14]),
	.I1(\core/timer [14]),
	.I2(\core/n12487_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12487_3 )
);
defparam \core/n12487_s0 .INIT=16'hAA3C;
LUT4 \core/n12488_s0  (
	.I0(\core/cpuregs_rs1 [13]),
	.I1(\core/n12488_6 ),
	.I2(\core/timer [13]),
	.I3(\core/n12470_5 ),
	.F(\core/n12488_3 )
);
defparam \core/n12488_s0 .INIT=16'hAA3C;
LUT4 \core/n12489_s0  (
	.I0(\core/cpuregs_rs1 [12]),
	.I1(\core/timer [12]),
	.I2(\core/n12489_7 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12489_3 )
);
defparam \core/n12489_s0 .INIT=16'hAA3C;
LUT4 \core/n12490_s0  (
	.I0(\core/cpuregs_rs1 [11]),
	.I1(\core/n12490_4 ),
	.I2(\core/timer [11]),
	.I3(\core/n12470_5 ),
	.F(\core/n12490_3 )
);
defparam \core/n12490_s0 .INIT=16'hAA3C;
LUT4 \core/n12491_s0  (
	.I0(\core/cpuregs_rs1 [10]),
	.I1(\core/n12491_6 ),
	.I2(\core/timer [10]),
	.I3(\core/n12470_5 ),
	.F(\core/n12491_3 )
);
defparam \core/n12491_s0 .INIT=16'hAA3C;
LUT4 \core/n12492_s0  (
	.I0(\core/cpuregs_rs1 [9]),
	.I1(\core/timer [9]),
	.I2(\core/n12492_6 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12492_3 )
);
defparam \core/n12492_s0 .INIT=16'hAA3C;
LUT4 \core/n12493_s0  (
	.I0(\core/cpuregs_rs1 [8]),
	.I1(\core/timer [8]),
	.I2(\core/n12493_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12493_3 )
);
defparam \core/n12493_s0 .INIT=16'hAA3C;
LUT4 \core/n12494_s0  (
	.I0(\core/cpuregs_rs1 [7]),
	.I1(\core/timer [7]),
	.I2(\core/n12494_4 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12494_3 )
);
defparam \core/n12494_s0 .INIT=16'hAA3C;
LUT4 \core/n12496_s0  (
	.I0(\core/cpuregs_rs1 [5]),
	.I1(\core/n12496_4 ),
	.I2(\core/timer [5]),
	.I3(\core/n12470_5 ),
	.F(\core/n12496_3 )
);
defparam \core/n12496_s0 .INIT=16'hAA3C;
LUT4 \core/n12497_s0  (
	.I0(\core/n12497_4 ),
	.I1(\core/timer [4]),
	.I2(\core/n12497_5 ),
	.I3(\core/n12470_5 ),
	.F(\core/n12497_3 )
);
defparam \core/n12497_s0 .INIT=16'hAA3C;
LUT4 \core/n12498_s0  (
	.I0(\core/cpuregs_rs1 [3]),
	.I1(\core/n12498_4 ),
	.I2(\core/timer [3]),
	.I3(\core/n12470_5 ),
	.F(\core/n12498_3 )
);
defparam \core/n12498_s0 .INIT=16'hAA3C;
LUT4 \core/n12499_s0  (
	.I0(\core/cpuregs_rs1 [2]),
	.I1(\core/n12499_4 ),
	.I2(\core/timer [2]),
	.I3(\core/n12470_5 ),
	.F(\core/n12499_3 )
);
defparam \core/n12499_s0 .INIT=16'hAA3C;
LUT4 \core/n12500_s0  (
	.I0(\core/n12500_4 ),
	.I1(\core/timer [1]),
	.I2(\core/timer [0]),
	.I3(\core/n12470_5 ),
	.F(\core/n12500_3 )
);
defparam \core/n12500_s0 .INIT=16'hAAC3;
LUT4 \core/n15183_s0  (
	.I0(\core/irq_mask [0]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(\core/n15183_4 ),
	.F(\core/n15183_3 )
);
defparam \core/n15183_s0 .INIT=16'h00BF;
LUT3 \core/n13133_s0  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_dret ),
	.I2(\core/instr_jalr ),
	.F(\core/n13133_3 )
);
defparam \core/n13133_s0 .INIT=8'h01;
LUT2 \core/n14521_s0  (
	.I0(\core/instr_sll ),
	.I1(\core/instr_slli ),
	.F(\core/n14521_3 )
);
defparam \core/n14521_s0 .INIT=4'hE;
LUT2 \core/n19816_s0  (
	.I0(\core/trap ),
	.I1(\core/n19690_6 ),
	.F(\core/n19816_3 )
);
defparam \core/n19816_s0 .INIT=4'h4;
LUT2 \core/n23222_s0  (
	.I0(\core/instr_maskirq ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n23222_3 )
);
defparam \core/n23222_s0 .INIT=4'h8;
LUT2 \core/n23284_s0  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n23284_4 ),
	.F(\core/n23284_3 )
);
defparam \core/n23284_s0 .INIT=4'h8;
LUT4 \core/n23488_s0  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [2]),
	.I2(\core/n23488_10 ),
	.I3(\core/n23488_5 ),
	.F(\core/n23488_3 )
);
defparam \core/n23488_s0 .INIT=16'hEEE0;
LUT4 \core/n16226_s0  (
	.I0(\core/n16226_4 ),
	.I1(\core/n16226_5 ),
	.I2(\core/n5306_3 ),
	.I3(\core/n15727_11 ),
	.F(\core/n16226_3 )
);
defparam \core/n16226_s0 .INIT=16'hFFB0;
LUT4 \core/n23456_s0  (
	.I0(\core/irq_mask [2]),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n23456_6 ),
	.I3(\core/n23488_5 ),
	.F(\core/n23456_3 )
);
defparam \core/n23456_s0 .INIT=16'hFF40;
LUT4 \core/mem_la_wdata_31_s5  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/mem_la_wdata_31_11 ),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [31])
);
defparam \core/mem_la_wdata_31_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_30_s5  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/mem_la_wdata_30_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [30])
);
defparam \core/mem_la_wdata_30_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_29_s5  (
	.I0(\core/reg_op2 [5]),
	.I1(\core/mem_la_wdata_29_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [29])
);
defparam \core/mem_la_wdata_29_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_28_s5  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/mem_la_wdata_28_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [28])
);
defparam \core/mem_la_wdata_28_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_27_s5  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/mem_la_wdata_27_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [27])
);
defparam \core/mem_la_wdata_27_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_26_s5  (
	.I0(\core/reg_op2 [2]),
	.I1(\core/mem_la_wdata_26_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [26])
);
defparam \core/mem_la_wdata_26_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_25_s5  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/mem_la_wdata_25_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [25])
);
defparam \core/mem_la_wdata_25_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_24_s5  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/mem_la_wdata_24_11 ),
	.I2(\core/mem_wordsize [0]),
	.I3(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata [24])
);
defparam \core/mem_la_wdata_24_s5 .INIT=16'h0A3C;
LUT4 \core/mem_la_wdata_23_s4  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [23])
);
defparam \core/mem_la_wdata_23_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_22_s4  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op2 [6]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [22])
);
defparam \core/mem_la_wdata_22_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_21_s4  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [21])
);
defparam \core/mem_la_wdata_21_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_20_s4  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op2 [4]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [20])
);
defparam \core/mem_la_wdata_20_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_19_s4  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [3]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [19])
);
defparam \core/mem_la_wdata_19_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_18_s4  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [18])
);
defparam \core/mem_la_wdata_18_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_17_s4  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [17])
);
defparam \core/mem_la_wdata_17_s4 .INIT=16'h0CCA;
LUT4 \core/mem_la_wdata_16_s4  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata [16])
);
defparam \core/mem_la_wdata_16_s4 .INIT=16'h0CCA;
LUT4 \core/n5416_s1  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/n5416_6 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n5416_5 )
);
defparam \core/n5416_s1 .INIT=16'hEE0F;
LUT3 \core/prefetched_high_word_s2  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_la_read ),
	.I2(\core/mem_la_secondword_8 ),
	.F(\core/prefetched_high_word_6 )
);
defparam \core/prefetched_high_word_s2 .INIT=8'h10;
LUT4 \core/n2528_s6  (
	.I0(\core/mem_la_addr_31_6 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/n2306_5 ),
	.I3(\core/n2528_11 ),
	.F(\core/n2528_10 )
);
defparam \core/n2528_s6 .INIT=16'h0D00;
LUT4 \core/n5772_s3  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n5306_3 ),
	.I3(\core/n5772_11 ),
	.F(\core/n5772_6 )
);
defparam \core/n5772_s3 .INIT=16'h1000;
LUT4 \core/n5767_s2  (
	.I0(\core/n5767_6 ),
	.I1(\core/n5767_12 ),
	.I2(\core/n5767_10 ),
	.I3(\core/n5306_3 ),
	.F(\core/n5767_5 )
);
defparam \core/n5767_s2 .INIT=16'h4000;
LUT3 \core/wr_dcsr_ena_s2  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/wr_dcsr_ena_5 ),
	.F(\core/wr_dcsr_ena_4 )
);
defparam \core/wr_dcsr_ena_s2 .INIT=8'hEF;
LUT4 \core/n16062_s2  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/instr_waitirq ),
	.I3(\core/latched_compr_8 ),
	.F(\core/n16062_5 )
);
defparam \core/n16062_s2 .INIT=16'h1FFF;
LUT3 \core/mem_16bit_buffer_15_s3  (
	.I0(\core/mem_16bit_buffer_15_8 ),
	.I1(\core/n2306_5 ),
	.I2(\core/mem_la_secondword_8 ),
	.F(\core/mem_16bit_buffer_15_7 )
);
defparam \core/mem_16bit_buffer_15_s3 .INIT=8'h10;
LUT3 \core/csr_mcause_30_s3  (
	.I0(\core/csr_mcause_30_11 ),
	.I1(\core/n11539_6 ),
	.I2(\core/n11540_5 ),
	.F(\core/csr_mcause_0_7 )
);
defparam \core/csr_mcause_30_s3 .INIT=8'hEF;
LUT3 \core/csr_mtval_31_s3  (
	.I0(\core/csr_mtval_31_11 ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n11639_6 ),
	.F(\core/csr_mtval_31_8 )
);
defparam \core/csr_mtval_31_s3 .INIT=8'hFE;
LUT4 \core/timer_31_s3  (
	.I0(\core/n12478_4 ),
	.I1(\core/timer_31_9 ),
	.I2(\core/dbg_mode_r ),
	.I3(\core/n12470_5 ),
	.F(\core/timer_31_8 )
);
defparam \core/timer_31_s3 .INIT=16'hFF07;
LUT3 \core/n15254_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15254_12 )
);
defparam \core/n15254_s8 .INIT=8'hFE;
LUT3 \core/n15250_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15250_20 ),
	.F(\core/n15250_17 )
);
defparam \core/n15250_s13 .INIT=8'hEF;
LUT4 \core/reg_op1_31_s5  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(n519_5),
	.F(\core/reg_op1_31_9 )
);
defparam \core/reg_op1_31_s5 .INIT=16'h00EF;
LUT4 \core/irq_active_s4  (
	.I0(\core/instr_retirq ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_active_10 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/irq_active_9 )
);
defparam \core/irq_active_s4 .INIT=16'hA2C0;
LUT4 \core/dbg_active_s4  (
	.I0(\core/instr_dret ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/dbg_active_10 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/dbg_active_9 )
);
defparam \core/dbg_active_s4 .INIT=16'hA2C0;
LUT4 \core/n6160_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n6160_10 ),
	.F(\core/n6160_9 )
);
defparam \core/n6160_s5 .INIT=16'hE0FF;
LUT4 \core/n6163_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n6160_10 ),
	.F(\core/n6163_9 )
);
defparam \core/n6163_s5 .INIT=16'hE0FF;
LUT4 \core/n6166_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [28]),
	.I3(\core/n6160_10 ),
	.F(\core/n6166_9 )
);
defparam \core/n6166_s5 .INIT=16'hE0FF;
LUT4 \core/n6169_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [27]),
	.I3(\core/n6160_10 ),
	.F(\core/n6169_9 )
);
defparam \core/n6169_s5 .INIT=16'hE0FF;
LUT4 \core/n6172_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/n6160_10 ),
	.F(\core/n6172_9 )
);
defparam \core/n6172_s5 .INIT=16'hE0FF;
LUT4 \core/n6175_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [25]),
	.I3(\core/n6160_10 ),
	.F(\core/n6175_9 )
);
defparam \core/n6175_s5 .INIT=16'hE0FF;
LUT4 \core/n6178_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [24]),
	.I3(\core/n6160_10 ),
	.F(\core/n6178_9 )
);
defparam \core/n6178_s5 .INIT=16'hE0FF;
LUT4 \core/n6181_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [23]),
	.I3(\core/n6160_10 ),
	.F(\core/n6181_9 )
);
defparam \core/n6181_s5 .INIT=16'hE0FF;
LUT4 \core/n6184_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [22]),
	.I3(\core/n6160_10 ),
	.F(\core/n6184_9 )
);
defparam \core/n6184_s5 .INIT=16'hE0FF;
LUT4 \core/n6187_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [21]),
	.I3(\core/n6160_10 ),
	.F(\core/n6187_9 )
);
defparam \core/n6187_s5 .INIT=16'hE0FF;
LUT4 \core/n6190_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [20]),
	.I3(\core/n6160_10 ),
	.F(\core/n6190_9 )
);
defparam \core/n6190_s5 .INIT=16'hE0FF;
LUT4 \core/n6193_s5  (
	.I0(\core/decoded_imm_uj [19]),
	.I1(\core/instr_jal ),
	.I2(\core/n6193_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6193_9 )
);
defparam \core/n6193_s5 .INIT=16'hFFF8;
LUT4 \core/n6196_s5  (
	.I0(\core/decoded_imm_uj [18]),
	.I1(\core/instr_jal ),
	.I2(\core/n6196_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6196_9 )
);
defparam \core/n6196_s5 .INIT=16'hFFF8;
LUT4 \core/n6199_s5  (
	.I0(\core/decoded_imm_uj [17]),
	.I1(\core/instr_jal ),
	.I2(\core/n6199_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6199_9 )
);
defparam \core/n6199_s5 .INIT=16'hFFF8;
LUT4 \core/n6202_s5  (
	.I0(\core/decoded_imm_uj [16]),
	.I1(\core/instr_jal ),
	.I2(\core/n6202_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6202_9 )
);
defparam \core/n6202_s5 .INIT=16'hFFF8;
LUT4 \core/n6205_s5  (
	.I0(\core/decoded_imm_uj [15]),
	.I1(\core/instr_jal ),
	.I2(\core/n6205_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6205_9 )
);
defparam \core/n6205_s5 .INIT=16'hFFF8;
LUT4 \core/n6208_s5  (
	.I0(\core/decoded_imm_uj [14]),
	.I1(\core/instr_jal ),
	.I2(\core/n6208_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6208_9 )
);
defparam \core/n6208_s5 .INIT=16'hFFF8;
LUT4 \core/n6211_s5  (
	.I0(\core/decoded_imm_uj [13]),
	.I1(\core/instr_jal ),
	.I2(\core/n6211_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6211_9 )
);
defparam \core/n6211_s5 .INIT=16'hFFF8;
LUT4 \core/n6214_s5  (
	.I0(\core/decoded_imm_uj [12]),
	.I1(\core/instr_jal ),
	.I2(\core/n6214_10 ),
	.I3(\core/n6193_13 ),
	.F(\core/n6214_9 )
);
defparam \core/n6214_s5 .INIT=16'hFFF8;
LUT4 \core/n6217_s5  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n6217_10 ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6217_11 ),
	.F(\core/n6217_9 )
);
defparam \core/n6217_s5 .INIT=16'hB0FF;
LUT3 \core/n6238_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/n6238_11 ),
	.F(\core/n6238_10 )
);
defparam \core/n6238_s6 .INIT=8'h4F;
LUT3 \core/n6241_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/n6241_11 ),
	.F(\core/n6241_10 )
);
defparam \core/n6241_s6 .INIT=8'h4F;
LUT3 \core/n6244_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/n6244_11 ),
	.F(\core/n6244_10 )
);
defparam \core/n6244_s6 .INIT=8'h4F;
LUT3 \core/n6247_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/n6247_11 ),
	.F(\core/n6247_10 )
);
defparam \core/n6247_s6 .INIT=8'h4F;
LUT3 \core/n6249_s6  (
	.I0(\core/n6217_10 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/n6249_11 ),
	.F(\core/n6249_10 )
);
defparam \core/n6249_s6 .INIT=8'h4F;
LUT4 \core/alu_out_31_s7  (
	.I0(\core/alu_add_sub [31]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_31_12 ),
	.I3(\core/alu_out_31_13 ),
	.F(\core/alu_out [31])
);
defparam \core/alu_out_31_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_30_s7  (
	.I0(\core/alu_add_sub [30]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_30_12 ),
	.I3(\core/alu_out_30_13 ),
	.F(\core/alu_out [30])
);
defparam \core/alu_out_30_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_29_s7  (
	.I0(\core/alu_add_sub [29]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_29_12 ),
	.I3(\core/alu_out_29_13 ),
	.F(\core/alu_out [29])
);
defparam \core/alu_out_29_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_28_s7  (
	.I0(\core/alu_add_sub [28]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_28_12 ),
	.I3(\core/alu_out_28_13 ),
	.F(\core/alu_out [28])
);
defparam \core/alu_out_28_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_27_s7  (
	.I0(\core/alu_add_sub [27]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_27_12 ),
	.I3(\core/alu_out_27_13 ),
	.F(\core/alu_out [27])
);
defparam \core/alu_out_27_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_26_s7  (
	.I0(\core/alu_add_sub [26]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_26_12 ),
	.I3(\core/alu_out_26_13 ),
	.F(\core/alu_out [26])
);
defparam \core/alu_out_26_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_25_s7  (
	.I0(\core/alu_add_sub [25]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_25_12 ),
	.I3(\core/alu_out_25_13 ),
	.F(\core/alu_out [25])
);
defparam \core/alu_out_25_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_24_s7  (
	.I0(\core/alu_add_sub [24]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_24_12 ),
	.I3(\core/alu_out_24_13 ),
	.F(\core/alu_out [24])
);
defparam \core/alu_out_24_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_23_s7  (
	.I0(\core/alu_add_sub [23]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_23_12 ),
	.I3(\core/alu_out_23_13 ),
	.F(\core/alu_out [23])
);
defparam \core/alu_out_23_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_22_s7  (
	.I0(\core/alu_add_sub [22]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_22_12 ),
	.I3(\core/alu_out_22_13 ),
	.F(\core/alu_out [22])
);
defparam \core/alu_out_22_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_21_s7  (
	.I0(\core/alu_add_sub [21]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_21_12 ),
	.I3(\core/alu_out_21_13 ),
	.F(\core/alu_out [21])
);
defparam \core/alu_out_21_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_20_s7  (
	.I0(\core/alu_add_sub [20]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_20_12 ),
	.I3(\core/alu_out_20_13 ),
	.F(\core/alu_out [20])
);
defparam \core/alu_out_20_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_19_s7  (
	.I0(\core/alu_add_sub [19]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_19_12 ),
	.I3(\core/alu_out_19_13 ),
	.F(\core/alu_out [19])
);
defparam \core/alu_out_19_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_18_s7  (
	.I0(\core/alu_add_sub [18]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_18_12 ),
	.I3(\core/alu_out_18_13 ),
	.F(\core/alu_out [18])
);
defparam \core/alu_out_18_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_17_s7  (
	.I0(\core/alu_add_sub [17]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_17_12 ),
	.I3(\core/alu_out_17_13 ),
	.F(\core/alu_out [17])
);
defparam \core/alu_out_17_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_16_s7  (
	.I0(\core/alu_add_sub [16]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_16_12 ),
	.I3(\core/alu_out_16_13 ),
	.F(\core/alu_out [16])
);
defparam \core/alu_out_16_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_15_s7  (
	.I0(\core/alu_add_sub [15]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_15_12 ),
	.I3(\core/alu_out_15_13 ),
	.F(\core/alu_out [15])
);
defparam \core/alu_out_15_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_14_s7  (
	.I0(\core/alu_add_sub [14]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_14_12 ),
	.I3(\core/alu_out_14_13 ),
	.F(\core/alu_out [14])
);
defparam \core/alu_out_14_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_13_s7  (
	.I0(\core/alu_add_sub [13]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_13_12 ),
	.I3(\core/alu_out_13_13 ),
	.F(\core/alu_out [13])
);
defparam \core/alu_out_13_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_12_s7  (
	.I0(\core/alu_add_sub [12]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_12_12 ),
	.I3(\core/alu_out_12_13 ),
	.F(\core/alu_out [12])
);
defparam \core/alu_out_12_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_11_s7  (
	.I0(\core/alu_add_sub [11]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_11_12 ),
	.I3(\core/alu_out_11_13 ),
	.F(\core/alu_out [11])
);
defparam \core/alu_out_11_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_10_s7  (
	.I0(\core/alu_add_sub [10]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_10_12 ),
	.I3(\core/alu_out_10_13 ),
	.F(\core/alu_out [10])
);
defparam \core/alu_out_10_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_9_s7  (
	.I0(\core/alu_add_sub [9]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_9_12 ),
	.I3(\core/alu_out_9_13 ),
	.F(\core/alu_out [9])
);
defparam \core/alu_out_9_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_8_s7  (
	.I0(\core/alu_add_sub [8]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_8_12 ),
	.I3(\core/alu_out_8_13 ),
	.F(\core/alu_out [8])
);
defparam \core/alu_out_8_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_7_s7  (
	.I0(\core/alu_add_sub [7]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_7_12 ),
	.I3(\core/alu_out_7_13 ),
	.F(\core/alu_out [7])
);
defparam \core/alu_out_7_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_6_s7  (
	.I0(\core/alu_add_sub [6]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_6_12 ),
	.I3(\core/alu_out_6_13 ),
	.F(\core/alu_out [6])
);
defparam \core/alu_out_6_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_5_s7  (
	.I0(\core/alu_add_sub [5]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_5_12 ),
	.I3(\core/alu_out_5_13 ),
	.F(\core/alu_out [5])
);
defparam \core/alu_out_5_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_4_s7  (
	.I0(\core/alu_add_sub [4]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_4_12 ),
	.I3(\core/alu_out_4_13 ),
	.F(\core/alu_out [4])
);
defparam \core/alu_out_4_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_3_s7  (
	.I0(\core/alu_add_sub [3]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_3_12 ),
	.I3(\core/alu_out_3_13 ),
	.F(\core/alu_out [3])
);
defparam \core/alu_out_3_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_2_s7  (
	.I0(\core/alu_add_sub [2]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_2_12 ),
	.I3(\core/alu_out_2_13 ),
	.F(\core/alu_out [2])
);
defparam \core/alu_out_2_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_1_s7  (
	.I0(\core/alu_add_sub [1]),
	.I1(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I2(\core/alu_out_1_12 ),
	.I3(\core/alu_out_1_13 ),
	.F(\core/alu_out [1])
);
defparam \core/alu_out_1_s7 .INIT=16'hFFF8;
LUT4 \core/alu_out_0_s7  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_compare ),
	.I2(\core/alu_out_0_13 ),
	.I3(\core/alu_out_0_14 ),
	.F(\core/alu_out [0])
);
defparam \core/alu_out_0_s7 .INIT=16'hF4FF;
LUT4 \core/cpuregs_wrdata_31_s5  (
	.I0(\core/cpuregs_wrdata_31_10 ),
	.I1(\core/n7360_1 ),
	.I2(\core/cpuregs_wrdata_31_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [31])
);
defparam \core/cpuregs_wrdata_31_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_30_s5  (
	.I0(\core/cpuregs_wrdata_30_10 ),
	.I1(\core/n7361_1 ),
	.I2(\core/cpuregs_wrdata_30_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [30])
);
defparam \core/cpuregs_wrdata_30_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_29_s5  (
	.I0(\core/cpuregs_wrdata_29_10 ),
	.I1(\core/n7362_1 ),
	.I2(\core/cpuregs_wrdata_29_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [29])
);
defparam \core/cpuregs_wrdata_29_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_28_s5  (
	.I0(\core/cpuregs_wrdata_28_10 ),
	.I1(\core/n7363_1 ),
	.I2(\core/cpuregs_wrdata_28_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [28])
);
defparam \core/cpuregs_wrdata_28_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_27_s5  (
	.I0(\core/cpuregs_wrdata_27_10 ),
	.I1(\core/n7364_1 ),
	.I2(\core/cpuregs_wrdata_27_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [27])
);
defparam \core/cpuregs_wrdata_27_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_26_s5  (
	.I0(\core/cpuregs_wrdata_26_10 ),
	.I1(\core/n7365_1 ),
	.I2(\core/cpuregs_wrdata_26_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [26])
);
defparam \core/cpuregs_wrdata_26_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_25_s5  (
	.I0(\core/cpuregs_wrdata_25_10 ),
	.I1(\core/n7366_1 ),
	.I2(\core/cpuregs_wrdata_25_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [25])
);
defparam \core/cpuregs_wrdata_25_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_24_s5  (
	.I0(\core/cpuregs_wrdata_24_10 ),
	.I1(\core/n7367_1 ),
	.I2(\core/cpuregs_wrdata_24_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [24])
);
defparam \core/cpuregs_wrdata_24_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_22_s5  (
	.I0(\core/cpuregs_wrdata_22_10 ),
	.I1(\core/n7369_1 ),
	.I2(\core/cpuregs_wrdata_22_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [22])
);
defparam \core/cpuregs_wrdata_22_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_21_s5  (
	.I0(\core/cpuregs_wrdata_21_10 ),
	.I1(\core/n7370_1 ),
	.I2(\core/cpuregs_wrdata_21_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [21])
);
defparam \core/cpuregs_wrdata_21_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_20_s5  (
	.I0(\core/cpuregs_wrdata_20_10 ),
	.I1(\core/n7371_1 ),
	.I2(\core/cpuregs_wrdata_20_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [20])
);
defparam \core/cpuregs_wrdata_20_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_19_s5  (
	.I0(\core/cpuregs_wrdata_19_10 ),
	.I1(\core/n7372_1 ),
	.I2(\core/cpuregs_wrdata_19_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [19])
);
defparam \core/cpuregs_wrdata_19_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_18_s5  (
	.I0(\core/cpuregs_wrdata_18_10 ),
	.I1(\core/n7373_1 ),
	.I2(\core/cpuregs_wrdata_18_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [18])
);
defparam \core/cpuregs_wrdata_18_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_16_s5  (
	.I0(\core/cpuregs_wrdata_16_10 ),
	.I1(\core/n7375_1 ),
	.I2(\core/cpuregs_wrdata_16_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [16])
);
defparam \core/cpuregs_wrdata_16_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_14_s5  (
	.I0(\core/cpuregs_wrdata_14_10 ),
	.I1(\core/n7377_1 ),
	.I2(\core/cpuregs_wrdata_14_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [14])
);
defparam \core/cpuregs_wrdata_14_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_13_s5  (
	.I0(\core/cpuregs_wrdata_13_10 ),
	.I1(\core/n7378_1 ),
	.I2(\core/cpuregs_wrdata_13_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [13])
);
defparam \core/cpuregs_wrdata_13_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_12_s5  (
	.I0(\core/cpuregs_wrdata_12_10 ),
	.I1(\core/n7379_1 ),
	.I2(\core/cpuregs_wrdata_12_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [12])
);
defparam \core/cpuregs_wrdata_12_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_11_s5  (
	.I0(\core/cpuregs_wrdata_11_10 ),
	.I1(\core/n7380_1 ),
	.I2(\core/cpuregs_wrdata_11_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [11])
);
defparam \core/cpuregs_wrdata_11_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_10_s5  (
	.I0(\core/cpuregs_wrdata_10_10 ),
	.I1(\core/n7381_1 ),
	.I2(\core/cpuregs_wrdata_10_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [10])
);
defparam \core/cpuregs_wrdata_10_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_8_s5  (
	.I0(\core/cpuregs_wrdata_8_10 ),
	.I1(\core/n7383_1 ),
	.I2(\core/cpuregs_wrdata_8_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [8])
);
defparam \core/cpuregs_wrdata_8_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_7_s5  (
	.I0(\core/cpuregs_wrdata_7_10 ),
	.I1(\core/n7384_1 ),
	.I2(\core/cpuregs_wrdata_7_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [7])
);
defparam \core/cpuregs_wrdata_7_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_6_s5  (
	.I0(\core/cpuregs_wrdata_6_10 ),
	.I1(\core/n7385_1 ),
	.I2(\core/cpuregs_wrdata_6_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [6])
);
defparam \core/cpuregs_wrdata_6_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_5_s5  (
	.I0(\core/cpuregs_wrdata_5_10 ),
	.I1(\core/n7386_1 ),
	.I2(\core/cpuregs_wrdata_5_11 ),
	.I3(\core/latched_branch ),
	.F(\core/cpuregs_wrdata [5])
);
defparam \core/cpuregs_wrdata_5_s5 .INIT=16'hFCFA;
LUT4 \core/cpuregs_wrdata_4_s5  (
	.I0(\core/next_irq_pending [4]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpuregs_wrdata_4_10 ),
	.I3(\core/cpuregs_wrdata_4_11 ),
	.F(\core/cpuregs_wrdata [4])
);
defparam \core/cpuregs_wrdata_4_s5 .INIT=16'hF8FF;
LUT4 \core/cpuregs_wrdata_3_s5  (
	.I0(\core/cpuregs_wrdata_23_11 ),
	.I1(\core/cpuregs_wrdata_3_10 ),
	.I2(\core/cpuregs_wrdata_3_11 ),
	.I3(\core/cpuregs_wrdata_3_12 ),
	.F(\core/cpuregs_wrdata [3])
);
defparam \core/cpuregs_wrdata_3_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_2_s5  (
	.I0(\core/cpuregs_wrdata_23_11 ),
	.I1(\core/cpuregs_wrdata_2_10 ),
	.I2(\core/cpuregs_wrdata_2_11 ),
	.I3(\core/cpuregs_wrdata_2_12 ),
	.F(\core/cpuregs_wrdata [2])
);
defparam \core/cpuregs_wrdata_2_s5 .INIT=16'hF2FF;
LUT4 \core/cpuregs_wrdata_1_s5  (
	.I0(\core/next_irq_pending [1]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpuregs_wrdata_1_10 ),
	.I3(\core/cpuregs_wrdata_1_11 ),
	.F(\core/cpuregs_wrdata [1])
);
defparam \core/cpuregs_wrdata_1_s5 .INIT=16'hF8FF;
LUT3 \core/n12726_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [31]),
	.I2(\core/n12726_11 ),
	.F(\core/n12726_9 )
);
defparam \core/n12726_s5 .INIT=8'h4F;
LUT3 \core/n12728_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/n12728_10 ),
	.F(\core/n12728_9 )
);
defparam \core/n12728_s5 .INIT=8'h4F;
LUT3 \core/n12730_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/n12730_10 ),
	.F(\core/n12730_9 )
);
defparam \core/n12730_s5 .INIT=8'h4F;
LUT3 \core/n12732_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/n12732_10 ),
	.F(\core/n12732_9 )
);
defparam \core/n12732_s5 .INIT=8'h4F;
LUT3 \core/n12734_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/n12734_10 ),
	.F(\core/n12734_9 )
);
defparam \core/n12734_s5 .INIT=8'h4F;
LUT3 \core/n12736_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/n12736_10 ),
	.F(\core/n12736_9 )
);
defparam \core/n12736_s5 .INIT=8'h4F;
LUT4 \core/n12738_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/irq_active_10 ),
	.I3(\core/n12738_10 ),
	.F(\core/n12738_9 )
);
defparam \core/n12738_s5 .INIT=16'hF4FF;
LUT3 \core/n12740_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/n12740_10 ),
	.F(\core/n12740_9 )
);
defparam \core/n12740_s5 .INIT=8'h4F;
LUT3 \core/n12742_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/n12742_10 ),
	.F(\core/n12742_9 )
);
defparam \core/n12742_s5 .INIT=8'h4F;
LUT3 \core/n12744_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/n12744_10 ),
	.F(\core/n12744_9 )
);
defparam \core/n12744_s5 .INIT=8'h4F;
LUT3 \core/n12746_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/n12746_10 ),
	.F(\core/n12746_9 )
);
defparam \core/n12746_s5 .INIT=8'h4F;
LUT3 \core/n12748_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/n12748_10 ),
	.F(\core/n12748_9 )
);
defparam \core/n12748_s5 .INIT=8'h4F;
LUT3 \core/n12750_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/n12750_10 ),
	.F(\core/n12750_9 )
);
defparam \core/n12750_s5 .INIT=8'h4F;
LUT3 \core/n12752_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/n12752_10 ),
	.F(\core/n12752_9 )
);
defparam \core/n12752_s5 .INIT=8'h4F;
LUT3 \core/n12754_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/n12754_10 ),
	.F(\core/n12754_9 )
);
defparam \core/n12754_s5 .INIT=8'h4F;
LUT3 \core/n12756_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/n12756_10 ),
	.F(\core/n12756_9 )
);
defparam \core/n12756_s5 .INIT=8'h4F;
LUT3 \core/n12758_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/n12758_10 ),
	.F(\core/n12758_9 )
);
defparam \core/n12758_s5 .INIT=8'h4F;
LUT3 \core/n12760_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/n12760_10 ),
	.F(\core/n12760_9 )
);
defparam \core/n12760_s5 .INIT=8'h4F;
LUT3 \core/n12762_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/n12762_10 ),
	.F(\core/n12762_9 )
);
defparam \core/n12762_s5 .INIT=8'h4F;
LUT3 \core/n12764_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/n12764_10 ),
	.F(\core/n12764_9 )
);
defparam \core/n12764_s5 .INIT=8'h4F;
LUT4 \core/n12766_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/dbg_active_10 ),
	.I3(\core/n12766_10 ),
	.F(\core/n12766_9 )
);
defparam \core/n12766_s5 .INIT=16'hF4FF;
LUT3 \core/n12768_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/n12768_10 ),
	.F(\core/n12768_9 )
);
defparam \core/n12768_s5 .INIT=8'h4F;
LUT3 \core/n12770_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/n12770_10 ),
	.F(\core/n12770_9 )
);
defparam \core/n12770_s5 .INIT=8'h4F;
LUT3 \core/n12772_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/n12772_10 ),
	.F(\core/n12772_9 )
);
defparam \core/n12772_s5 .INIT=8'h4F;
LUT3 \core/n12774_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/n12774_10 ),
	.F(\core/n12774_9 )
);
defparam \core/n12774_s5 .INIT=8'h4F;
LUT3 \core/n12776_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/n12776_10 ),
	.F(\core/n12776_9 )
);
defparam \core/n12776_s5 .INIT=8'h4F;
LUT3 \core/n12778_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [5]),
	.I2(\core/n12778_10 ),
	.F(\core/n12778_9 )
);
defparam \core/n12778_s5 .INIT=8'h4F;
LUT3 \core/n12780_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/n12780_10 ),
	.F(\core/n12780_9 )
);
defparam \core/n12780_s5 .INIT=8'h4F;
LUT3 \core/n12782_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/n12782_10 ),
	.F(\core/n12782_9 )
);
defparam \core/n12782_s5 .INIT=8'h4F;
LUT3 \core/n12784_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/n12784_10 ),
	.F(\core/n12784_9 )
);
defparam \core/n12784_s5 .INIT=8'h4F;
LUT3 \core/n12786_s5  (
	.I0(\core/n12726_10 ),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/n12786_10 ),
	.F(\core/n12786_9 )
);
defparam \core/n12786_s5 .INIT=8'h4F;
LUT4 \core/n15179_s4  (
	.I0(\core/n23284_3 ),
	.I1(\core/n15179_9 ),
	.I2(\core/pcpi_timeout ),
	.I3(\core/n15179_10 ),
	.F(\core/n15179_8 )
);
defparam \core/n15179_s4 .INIT=16'hFF80;
LUT4 \core/n15182_s4  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/n15182_9 ),
	.I2(\core/n15182_10 ),
	.I3(\core/next_irq_pending [1]),
	.F(\core/n15182_8 )
);
defparam \core/n15182_s4 .INIT=16'hBBB0;
LUT4 \core/n15288_s7  (
	.I0(\core/n15288_12 ),
	.I1(\core/n15288_13 ),
	.I2(\core/n15288_14 ),
	.I3(\core/n15288_15 ),
	.F(\core/n15288_11 )
);
defparam \core/n15288_s7 .INIT=16'hFEFF;
LUT4 \core/n15289_s7  (
	.I0(\core/n15289_12 ),
	.I1(\core/n15289_13 ),
	.I2(\core/n15289_14 ),
	.I3(\core/n15289_15 ),
	.F(\core/n15289_11 )
);
defparam \core/n15289_s7 .INIT=16'hFEFF;
LUT4 \core/n15290_s7  (
	.I0(\core/n15290_12 ),
	.I1(\core/n15290_13 ),
	.I2(\core/n15290_14 ),
	.I3(\core/n15290_15 ),
	.F(\core/n15290_11 )
);
defparam \core/n15290_s7 .INIT=16'hFEFF;
LUT4 \core/n15291_s7  (
	.I0(\core/n15291_12 ),
	.I1(\core/n15291_13 ),
	.I2(\core/n15291_14 ),
	.I3(\core/n15291_15 ),
	.F(\core/n15291_11 )
);
defparam \core/n15291_s7 .INIT=16'hFEFF;
LUT4 \core/n15292_s7  (
	.I0(\core/n15292_12 ),
	.I1(\core/n15292_13 ),
	.I2(\core/n15292_14 ),
	.I3(\core/n15292_15 ),
	.F(\core/n15292_11 )
);
defparam \core/n15292_s7 .INIT=16'hFEFF;
LUT4 \core/n15293_s7  (
	.I0(\core/n14458_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15293_12 ),
	.I3(\core/n15293_13 ),
	.F(\core/n15293_11 )
);
defparam \core/n15293_s7 .INIT=16'hF8FF;
LUT4 \core/n15294_s7  (
	.I0(\core/n15294_12 ),
	.I1(\core/n15294_13 ),
	.I2(\core/n15294_14 ),
	.I3(\core/n15294_15 ),
	.F(\core/n15294_11 )
);
defparam \core/n15294_s7 .INIT=16'hFEFF;
LUT4 \core/n15295_s7  (
	.I0(\core/n15295_12 ),
	.I1(\core/n15295_13 ),
	.I2(\core/n15295_14 ),
	.I3(\core/n15295_15 ),
	.F(\core/n15295_11 )
);
defparam \core/n15295_s7 .INIT=16'hFEFF;
LUT4 \core/n15296_s7  (
	.I0(\core/n15296_12 ),
	.I1(\core/n15296_13 ),
	.I2(\core/n15296_14 ),
	.I3(\core/n15296_15 ),
	.F(\core/n15296_11 )
);
defparam \core/n15296_s7 .INIT=16'hFEFF;
LUT4 \core/n15297_s7  (
	.I0(\core/n15297_12 ),
	.I1(\core/n15297_13 ),
	.I2(\core/n15297_14 ),
	.I3(\core/n15297_15 ),
	.F(\core/n15297_11 )
);
defparam \core/n15297_s7 .INIT=16'hFEFF;
LUT4 \core/n15298_s7  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/n15298_12 ),
	.I3(\core/n15298_13 ),
	.F(\core/n15298_11 )
);
defparam \core/n15298_s7 .INIT=16'hF8FF;
LUT4 \core/n15299_s7  (
	.I0(\core/n14464_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15299_12 ),
	.I3(\core/n15299_13 ),
	.F(\core/n15299_11 )
);
defparam \core/n15299_s7 .INIT=16'hF8FF;
LUT4 \core/n15300_s7  (
	.I0(\core/n15300_12 ),
	.I1(\core/n15300_13 ),
	.I2(\core/n15300_14 ),
	.I3(\core/n15300_15 ),
	.F(\core/n15300_11 )
);
defparam \core/n15300_s7 .INIT=16'hFEFF;
LUT4 \core/n15301_s7  (
	.I0(\core/n15301_12 ),
	.I1(\core/n15301_13 ),
	.I2(\core/n15301_14 ),
	.I3(\core/n15301_15 ),
	.F(\core/n15301_11 )
);
defparam \core/n15301_s7 .INIT=16'hFEFF;
LUT4 \core/n15302_s7  (
	.I0(\core/n14467_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15302_12 ),
	.I3(\core/n15302_13 ),
	.F(\core/n15302_11 )
);
defparam \core/n15302_s7 .INIT=16'hF8FF;
LUT4 \core/n15303_s7  (
	.I0(\core/n15303_12 ),
	.I1(\core/n15303_13 ),
	.I2(\core/n15303_14 ),
	.I3(\core/n15303_15 ),
	.F(\core/n15303_11 )
);
defparam \core/n15303_s7 .INIT=16'hFEFF;
LUT4 \core/n15304_s7  (
	.I0(\core/n15304_12 ),
	.I1(\core/n15304_13 ),
	.I2(\core/n15304_14 ),
	.I3(\core/n15304_15 ),
	.F(\core/n15304_11 )
);
defparam \core/n15304_s7 .INIT=16'hFEFF;
LUT4 \core/n15305_s7  (
	.I0(\core/n14470_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15305_12 ),
	.I3(\core/n15305_13 ),
	.F(\core/n15305_11 )
);
defparam \core/n15305_s7 .INIT=16'hF8FF;
LUT4 \core/n15306_s7  (
	.I0(\core/n14471_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15306_12 ),
	.I3(\core/n15306_13 ),
	.F(\core/n15306_11 )
);
defparam \core/n15306_s7 .INIT=16'hF8FF;
LUT4 \core/n15307_s7  (
	.I0(\core/n15307_12 ),
	.I1(\core/n15307_13 ),
	.I2(\core/n15307_14 ),
	.I3(\core/n15307_15 ),
	.F(\core/n15307_11 )
);
defparam \core/n15307_s7 .INIT=16'hFEFF;
LUT4 \core/n15308_s7  (
	.I0(\core/n15308_12 ),
	.I1(\core/n15308_13 ),
	.I2(\core/n15308_14 ),
	.I3(\core/n15308_15 ),
	.F(\core/n15308_11 )
);
defparam \core/n15308_s7 .INIT=16'hFEFF;
LUT4 \core/n15309_s7  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/n15309_12 ),
	.I3(\core/n15309_13 ),
	.F(\core/n15309_11 )
);
defparam \core/n15309_s7 .INIT=16'hF8FF;
LUT4 \core/n15310_s7  (
	.I0(\core/n14475_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15310_12 ),
	.I3(\core/n15310_13 ),
	.F(\core/n15310_11 )
);
defparam \core/n15310_s7 .INIT=16'hF8FF;
LUT4 \core/n15311_s7  (
	.I0(\core/n15311_12 ),
	.I1(\core/n15311_13 ),
	.I2(\core/n15311_14 ),
	.I3(\core/n15311_15 ),
	.F(\core/n15311_11 )
);
defparam \core/n15311_s7 .INIT=16'hFEFF;
LUT3 \core/n15312_s7  (
	.I0(\core/n15312_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15312_13 ),
	.F(\core/n15312_11 )
);
defparam \core/n15312_s7 .INIT=8'h4F;
LUT3 \core/n15313_s7  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n15313_12 ),
	.F(\core/n15313_11 )
);
defparam \core/n15313_s7 .INIT=8'h8F;
LUT4 \core/n15314_s7  (
	.I0(\core/n15314_12 ),
	.I1(\core/n15314_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15314_14 ),
	.F(\core/n15314_11 )
);
defparam \core/n15314_s7 .INIT=16'hB0FF;
LUT4 \core/n15315_s7  (
	.I0(\core/n15315_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15315_13 ),
	.I3(\core/n15315_14 ),
	.F(\core/n15315_11 )
);
defparam \core/n15315_s7 .INIT=16'hF4FF;
LUT4 \core/n15316_s7  (
	.I0(\core/n15316_12 ),
	.I1(\core/n15316_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15316_14 ),
	.F(\core/n15316_11 )
);
defparam \core/n15316_s7 .INIT=16'hB0FF;
LUT4 \core/n15317_s7  (
	.I0(\core/n15317_12 ),
	.I1(\core/n15317_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15317_14 ),
	.F(\core/n15317_11 )
);
defparam \core/n15317_s7 .INIT=16'hB0FF;
LUT4 \core/n15318_s7  (
	.I0(\core/n15318_12 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15318_13 ),
	.I3(\core/n15318_14 ),
	.F(\core/n15318_11 )
);
defparam \core/n15318_s7 .INIT=16'hF4FF;
LUT4 \core/n15319_s7  (
	.I0(\core/n15319_12 ),
	.I1(\core/n15319_13 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15319_14 ),
	.F(\core/n15319_11 )
);
defparam \core/n15319_s7 .INIT=16'hB0FF;
LUT3 \core/n15619_s4  (
	.I0(\core/n12497_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15619_9 ),
	.F(\core/n15619_8 )
);
defparam \core/n15619_s4 .INIT=8'h8F;
LUT3 \core/n15620_s4  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15620_9 ),
	.F(\core/n15620_8 )
);
defparam \core/n15620_s4 .INIT=8'h8F;
LUT3 \core/n15621_s4  (
	.I0(\core/cpuregs_rs1 [2]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15621_9 ),
	.F(\core/n15621_8 )
);
defparam \core/n15621_s4 .INIT=8'h8F;
LUT4 \core/n15622_s5  (
	.I0(\core/n12500_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15622_10 ),
	.I3(\core/n15622_11 ),
	.F(\core/n15622_9 )
);
defparam \core/n15622_s5 .INIT=16'hFFF8;
LUT4 \core/n15623_s5  (
	.I0(\core/n15623_10 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/n14520_24 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15623_9 )
);
defparam \core/n15623_s5 .INIT=16'hD755;
LUT4 \core/n15254_s9  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/instr_jalr ),
	.I2(\core/n15254_15 ),
	.I3(\core/n15254_16 ),
	.F(\core/n15254_14 )
);
defparam \core/n15254_s9 .INIT=16'hE0FF;
LUT2 \core/n15149_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_active_10 ),
	.F(\core/n15149_12 )
);
defparam \core/n15149_s8 .INIT=4'h8;
LUT2 \core/n15147_s8  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/dbg_active_10 ),
	.F(\core/n15147_12 )
);
defparam \core/n15147_s8 .INIT=4'h8;
LUT4 \core/n15250_s14  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n15250_30 ),
	.I2(\core/n15254_15 ),
	.I3(\core/n15250_22 ),
	.F(\core/n15250_19 )
);
defparam \core/n15250_s14 .INIT=16'hF2FF;
LUT4 \core/n15262_s9  (
	.I0(\core/latched_rd [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n23497_9 ),
	.I3(\core/n15262_14 ),
	.F(\core/n15262_13 )
);
defparam \core/n15262_s9 .INIT=16'hFCFA;
LUT4 \core/n15272_s12  (
	.I0(\core/decoded_rd [0]),
	.I1(\core/n23497_4 ),
	.I2(\core/irq_state [0]),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15272_18 )
);
defparam \core/n15272_s12 .INIT=16'hF800;
LUT4 \core/n15397_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/n15397_18 ),
	.F(\core/n15397_16 )
);
defparam \core/n15397_s12 .INIT=16'h10FF;
LUT4 \core/n15399_s12  (
	.I0(\core/n15399_32 ),
	.I1(\core/n15399_36 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/n15399_19 ),
	.F(\core/n15399_16 )
);
defparam \core/n15399_s12 .INIT=16'hE0FF;
LUT4 \core/n15401_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/n15401_17 ),
	.F(\core/n15401_16 )
);
defparam \core/n15401_s12 .INIT=16'h10FF;
LUT4 \core/n15403_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/n15403_17 ),
	.F(\core/n15403_16 )
);
defparam \core/n15403_s12 .INIT=16'h10FF;
LUT4 \core/n15405_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/n15405_17 ),
	.F(\core/n15405_16 )
);
defparam \core/n15405_s12 .INIT=16'h10FF;
LUT4 \core/n15407_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [26]),
	.I3(\core/n15407_17 ),
	.F(\core/n15407_16 )
);
defparam \core/n15407_s12 .INIT=16'h10FF;
LUT4 \core/n15409_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/n15409_17 ),
	.F(\core/n15409_16 )
);
defparam \core/n15409_s12 .INIT=16'h10FF;
LUT4 \core/n15411_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/n15411_17 ),
	.F(\core/n15411_16 )
);
defparam \core/n15411_s12 .INIT=16'h10FF;
LUT4 \core/n15413_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/n15413_17 ),
	.F(\core/n15413_16 )
);
defparam \core/n15413_s12 .INIT=16'h10FF;
LUT4 \core/n15415_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [22]),
	.I3(\core/n15415_17 ),
	.F(\core/n15415_16 )
);
defparam \core/n15415_s12 .INIT=16'h10FF;
LUT4 \core/n15417_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [21]),
	.I3(\core/n15417_17 ),
	.F(\core/n15417_16 )
);
defparam \core/n15417_s12 .INIT=16'h10FF;
LUT4 \core/n15419_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [20]),
	.I3(\core/n15419_17 ),
	.F(\core/n15419_16 )
);
defparam \core/n15419_s12 .INIT=16'h10FF;
LUT4 \core/n15421_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/n15421_17 ),
	.F(\core/n15421_16 )
);
defparam \core/n15421_s12 .INIT=16'h10FF;
LUT4 \core/n15423_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [18]),
	.I3(\core/n15423_17 ),
	.F(\core/n15423_16 )
);
defparam \core/n15423_s12 .INIT=16'h10FF;
LUT4 \core/n15425_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [17]),
	.I3(\core/n15425_17 ),
	.F(\core/n15425_16 )
);
defparam \core/n15425_s12 .INIT=16'h10FF;
LUT4 \core/n15427_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/n15427_17 ),
	.F(\core/n15427_16 )
);
defparam \core/n15427_s12 .INIT=16'h10FF;
LUT4 \core/n15429_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [15]),
	.I3(\core/n15429_17 ),
	.F(\core/n15429_16 )
);
defparam \core/n15429_s12 .INIT=16'h10FF;
LUT4 \core/n15431_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [14]),
	.I3(\core/n15431_17 ),
	.F(\core/n15431_16 )
);
defparam \core/n15431_s12 .INIT=16'h10FF;
LUT4 \core/n15433_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [13]),
	.I3(\core/n15433_17 ),
	.F(\core/n15433_16 )
);
defparam \core/n15433_s12 .INIT=16'h10FF;
LUT4 \core/n15435_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/n15435_17 ),
	.F(\core/n15435_16 )
);
defparam \core/n15435_s12 .INIT=16'h10FF;
LUT4 \core/n15437_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/n15437_17 ),
	.F(\core/n15437_16 )
);
defparam \core/n15437_s12 .INIT=16'h10FF;
LUT4 \core/n15439_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/n15439_17 ),
	.F(\core/n15439_16 )
);
defparam \core/n15439_s12 .INIT=16'h10FF;
LUT4 \core/n15441_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [9]),
	.I3(\core/n15441_17 ),
	.F(\core/n15441_16 )
);
defparam \core/n15441_s12 .INIT=16'h10FF;
LUT4 \core/n15443_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/n15443_17 ),
	.F(\core/n15443_16 )
);
defparam \core/n15443_s12 .INIT=16'h10FF;
LUT4 \core/n15445_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/n15445_17 ),
	.F(\core/n15445_16 )
);
defparam \core/n15445_s12 .INIT=16'h10FF;
LUT4 \core/n15447_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [6]),
	.I3(\core/n15447_17 ),
	.F(\core/n15447_16 )
);
defparam \core/n15447_s12 .INIT=16'h10FF;
LUT4 \core/n15449_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/n15449_17 ),
	.F(\core/n15449_16 )
);
defparam \core/n15449_s12 .INIT=16'h10FF;
LUT4 \core/n15451_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/n15451_17 ),
	.F(\core/n15451_16 )
);
defparam \core/n15451_s12 .INIT=16'h10FF;
LUT4 \core/n15453_s12  (
	.I0(\core/n15399_36 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/n15453_17 ),
	.I3(\core/n15399_32 ),
	.F(\core/n15453_16 )
);
defparam \core/n15453_s12 .INIT=16'hCF8F;
LUT4 \core/n15455_s12  (
	.I0(\core/n15399_36 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/n15455_17 ),
	.I3(\core/n15399_32 ),
	.F(\core/n15455_16 )
);
defparam \core/n15455_s12 .INIT=16'hCF8F;
LUT4 \core/n15457_s12  (
	.I0(\core/mem_wordsize_1_8 ),
	.I1(\core/n15397_28 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15457_17 ),
	.F(\core/n15457_16 )
);
defparam \core/n15457_s12 .INIT=16'h10FF;
LUT4 \core/n15459_s12  (
	.I0(\core/n15459_29 ),
	.I1(\core/n15397_28 ),
	.I2(\core/n15459_18 ),
	.I3(\core/n15459_19 ),
	.F(\core/n15459_16 )
);
defparam \core/n15459_s12 .INIT=16'hF2FF;
LUT4 \core/n15390_s22  (
	.I0(\core/instr_jal ),
	.I1(\core/n23088_6 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15390_28 ),
	.F(\core/n15390_27 )
);
defparam \core/n15390_s22 .INIT=16'h00F4;
LUT4 \core/n15391_s21  (
	.I0(\core/n15391_26 ),
	.I1(\core/n15391_27 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15391_28 ),
	.F(\core/n15391_25 )
);
defparam \core/n15391_s21 .INIT=16'hFF70;
LUT4 \core/n15392_s20  (
	.I0(\core/n15392_25 ),
	.I1(\core/n15391_27 ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.I3(\core/n15392_26 ),
	.F(\core/n15392_24 )
);
defparam \core/n15392_s20 .INIT=16'hB0FF;
LUT3 \core/n15393_s20  (
	.I0(\core/n15393_25 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/n15393_26 ),
	.F(\core/n15393_24 )
);
defparam \core/n15393_s20 .INIT=8'h4F;
LUT4 \core/n15394_s20  (
	.I0(\core/n15394_25 ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/is_sb_sh_sw ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15394_24 )
);
defparam \core/n15394_s20 .INIT=16'hF444;
LUT3 \core/n15395_s21  (
	.I0(\core/n15394_25 ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/n15395_26 ),
	.F(\core/n15395_25 )
);
defparam \core/n15395_s21 .INIT=8'hF4;
LUT3 \core/n14520_s15  (
	.I0(\core/reg_sh [2]),
	.I1(\core/reg_sh [3]),
	.I2(\core/reg_sh [4]),
	.F(\core/n14520_24 )
);
defparam \core/n14520_s15 .INIT=8'hFE;
LUT4 \core/n6157_s5  (
	.I0(\core/instr_auipc ),
	.I1(\core/instr_lui ),
	.I2(\core/mem_rdata_q [31]),
	.I3(\core/n6160_10 ),
	.F(\core/n6157_10 )
);
defparam \core/n6157_s5 .INIT=16'hE0FF;
LUT4 \core/n6220_s5  (
	.I0(\core/decoded_imm_uj [10]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [30]),
	.F(\core/n6220_10 )
);
defparam \core/n6220_s5 .INIT=16'h8F88;
LUT4 \core/n6223_s5  (
	.I0(\core/decoded_imm_uj [9]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [29]),
	.F(\core/n6223_10 )
);
defparam \core/n6223_s5 .INIT=16'h8F88;
LUT4 \core/n6226_s5  (
	.I0(\core/decoded_imm_uj [8]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [28]),
	.F(\core/n6226_10 )
);
defparam \core/n6226_s5 .INIT=16'h8F88;
LUT4 \core/n6229_s5  (
	.I0(\core/decoded_imm_uj [7]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [27]),
	.F(\core/n6229_10 )
);
defparam \core/n6229_s5 .INIT=16'h8F88;
LUT4 \core/n6232_s5  (
	.I0(\core/decoded_imm_uj [6]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [26]),
	.F(\core/n6232_10 )
);
defparam \core/n6232_s5 .INIT=16'h8F88;
LUT4 \core/n6235_s5  (
	.I0(\core/decoded_imm_uj [5]),
	.I1(\core/instr_jal ),
	.I2(\core/n6220_11 ),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n6235_10 )
);
defparam \core/n6235_s5 .INIT=16'h8F88;
LUT4 \core/n15111_s10  (
	.I0(\core/n15111_16 ),
	.I1(\core/n15111_17 ),
	.I2(\core/n15111_21 ),
	.I3(\core/mem_wordsize [1]),
	.F(\core/n15111_15 )
);
defparam \core/n15111_s10 .INIT=16'h1F11;
LUT4 \core/n15113_s10  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15113_16 ),
	.I2(\core/n15111_21 ),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n15113_15 )
);
defparam \core/n15113_s10 .INIT=16'h1F11;
LUT4 \core/n15461_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [31]),
	.I2(\core/n15461_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15461_11 )
);
defparam \core/n15461_s6 .INIT=16'h8F88;
LUT4 \core/n15463_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [30]),
	.I2(\core/n15463_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15463_11 )
);
defparam \core/n15463_s6 .INIT=16'h8F88;
LUT4 \core/n15465_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [29]),
	.I2(\core/n15465_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15465_11 )
);
defparam \core/n15465_s6 .INIT=16'h8F88;
LUT4 \core/n15467_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [28]),
	.I2(\core/n15467_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15467_11 )
);
defparam \core/n15467_s6 .INIT=16'h8F88;
LUT4 \core/n15469_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [27]),
	.I2(\core/n15469_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15469_11 )
);
defparam \core/n15469_s6 .INIT=16'h8F88;
LUT4 \core/n15471_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [26]),
	.I2(\core/n15471_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15471_11 )
);
defparam \core/n15471_s6 .INIT=16'h8F88;
LUT4 \core/n15473_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [25]),
	.I2(\core/n15473_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15473_11 )
);
defparam \core/n15473_s6 .INIT=16'h8F88;
LUT4 \core/n15475_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [24]),
	.I2(\core/n15475_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15475_11 )
);
defparam \core/n15475_s6 .INIT=16'h8F88;
LUT4 \core/n15477_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [23]),
	.I2(\core/n15477_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15477_11 )
);
defparam \core/n15477_s6 .INIT=16'h8F88;
LUT4 \core/n15479_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [22]),
	.I2(\core/n15479_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15479_11 )
);
defparam \core/n15479_s6 .INIT=16'h8F88;
LUT4 \core/n15481_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [21]),
	.I2(\core/n15481_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15481_11 )
);
defparam \core/n15481_s6 .INIT=16'h8F88;
LUT4 \core/n15483_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [20]),
	.I2(\core/n15483_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15483_11 )
);
defparam \core/n15483_s6 .INIT=16'h8F88;
LUT4 \core/n15485_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [19]),
	.I2(\core/n15485_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15485_11 )
);
defparam \core/n15485_s6 .INIT=16'h8F88;
LUT4 \core/n15487_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [18]),
	.I2(\core/n15487_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15487_11 )
);
defparam \core/n15487_s6 .INIT=16'h8F88;
LUT4 \core/n15489_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [17]),
	.I2(\core/n15489_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15489_11 )
);
defparam \core/n15489_s6 .INIT=16'h8F88;
LUT4 \core/n15491_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [16]),
	.I2(\core/n15491_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15491_11 )
);
defparam \core/n15491_s6 .INIT=16'h8F88;
LUT4 \core/n15493_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [15]),
	.I2(\core/n15493_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15493_11 )
);
defparam \core/n15493_s6 .INIT=16'h8F88;
LUT4 \core/n15495_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [14]),
	.I2(\core/n15495_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15495_11 )
);
defparam \core/n15495_s6 .INIT=16'h8F88;
LUT4 \core/n15497_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [13]),
	.I2(\core/n15497_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15497_11 )
);
defparam \core/n15497_s6 .INIT=16'h8F88;
LUT4 \core/n15499_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [12]),
	.I2(\core/n15499_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15499_11 )
);
defparam \core/n15499_s6 .INIT=16'h8F88;
LUT4 \core/n15501_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [11]),
	.I2(\core/n15501_24 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15501_11 )
);
defparam \core/n15501_s6 .INIT=16'h8F88;
LUT4 \core/n15503_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [10]),
	.I2(\core/n15503_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15503_11 )
);
defparam \core/n15503_s6 .INIT=16'h8F88;
LUT4 \core/n15505_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [9]),
	.I2(\core/n15505_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15505_11 )
);
defparam \core/n15505_s6 .INIT=16'h8F88;
LUT4 \core/n15507_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [8]),
	.I2(\core/n15507_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15507_11 )
);
defparam \core/n15507_s6 .INIT=16'h8F88;
LUT4 \core/n15509_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [7]),
	.I2(\core/n15509_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15509_11 )
);
defparam \core/n15509_s6 .INIT=16'h8F88;
LUT4 \core/n15511_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [6]),
	.I2(\core/n15511_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15511_11 )
);
defparam \core/n15511_s6 .INIT=16'h8F88;
LUT4 \core/n15513_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [5]),
	.I2(\core/n15513_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15513_11 )
);
defparam \core/n15513_s6 .INIT=16'h8F88;
LUT4 \core/n15515_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [4]),
	.I2(\core/n15515_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15515_11 )
);
defparam \core/n15515_s6 .INIT=16'h8F88;
LUT4 \core/n15517_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [3]),
	.I2(\core/n15517_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15517_11 )
);
defparam \core/n15517_s6 .INIT=16'h8F88;
LUT4 \core/n15519_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [2]),
	.I2(\core/n15519_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15519_11 )
);
defparam \core/n15519_s6 .INIT=16'h8F88;
LUT4 \core/n15521_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [1]),
	.I2(\core/n15521_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15521_11 )
);
defparam \core/n15521_s6 .INIT=16'h8F88;
LUT4 \core/n15523_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_imm [0]),
	.I2(\core/n15523_12 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15523_11 )
);
defparam \core/n15523_s6 .INIT=16'h8F88;
LUT3 \core/n15625_s6  (
	.I0(\core/n15625_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15625_13 ),
	.F(\core/n15625_11 )
);
defparam \core/n15625_s6 .INIT=8'hF4;
LUT3 \core/n15627_s6  (
	.I0(\core/n15627_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15627_13 ),
	.F(\core/n15627_11 )
);
defparam \core/n15627_s6 .INIT=8'hF4;
LUT3 \core/n15629_s6  (
	.I0(\core/n15629_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15629_13 ),
	.F(\core/n15629_11 )
);
defparam \core/n15629_s6 .INIT=8'hF4;
LUT3 \core/n15631_s6  (
	.I0(\core/n15631_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15631_13 ),
	.F(\core/n15631_11 )
);
defparam \core/n15631_s6 .INIT=8'hF4;
LUT3 \core/n15633_s6  (
	.I0(\core/n15633_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15633_13 ),
	.F(\core/n15633_11 )
);
defparam \core/n15633_s6 .INIT=8'hF4;
LUT3 \core/n15635_s6  (
	.I0(\core/n15635_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15635_13 ),
	.F(\core/n15635_11 )
);
defparam \core/n15635_s6 .INIT=8'hF4;
LUT3 \core/n15637_s6  (
	.I0(\core/n15637_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15637_13 ),
	.F(\core/n15637_11 )
);
defparam \core/n15637_s6 .INIT=8'hF4;
LUT3 \core/n15639_s6  (
	.I0(\core/n15639_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15639_13 ),
	.F(\core/n15639_11 )
);
defparam \core/n15639_s6 .INIT=8'hF4;
LUT3 \core/n15641_s6  (
	.I0(\core/n15641_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15641_13 ),
	.F(\core/n15641_11 )
);
defparam \core/n15641_s6 .INIT=8'hF4;
LUT3 \core/n15643_s6  (
	.I0(\core/n15643_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15643_13 ),
	.F(\core/n15643_11 )
);
defparam \core/n15643_s6 .INIT=8'hF4;
LUT3 \core/n15645_s6  (
	.I0(\core/n15645_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15645_13 ),
	.F(\core/n15645_11 )
);
defparam \core/n15645_s6 .INIT=8'hF4;
LUT3 \core/n15647_s6  (
	.I0(\core/n15647_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15647_13 ),
	.F(\core/n15647_11 )
);
defparam \core/n15647_s6 .INIT=8'hF4;
LUT3 \core/n15649_s6  (
	.I0(\core/n15649_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15649_13 ),
	.F(\core/n15649_11 )
);
defparam \core/n15649_s6 .INIT=8'hF4;
LUT3 \core/n15651_s6  (
	.I0(\core/n15651_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15651_13 ),
	.F(\core/n15651_11 )
);
defparam \core/n15651_s6 .INIT=8'hF4;
LUT3 \core/n15653_s6  (
	.I0(\core/n15653_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15653_13 ),
	.F(\core/n15653_11 )
);
defparam \core/n15653_s6 .INIT=8'hF4;
LUT3 \core/n15655_s6  (
	.I0(\core/n15655_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15655_13 ),
	.F(\core/n15655_11 )
);
defparam \core/n15655_s6 .INIT=8'hF4;
LUT3 \core/n15657_s6  (
	.I0(\core/n15657_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15657_13 ),
	.F(\core/n15657_11 )
);
defparam \core/n15657_s6 .INIT=8'hF4;
LUT3 \core/n15659_s6  (
	.I0(\core/n15659_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15659_13 ),
	.F(\core/n15659_11 )
);
defparam \core/n15659_s6 .INIT=8'hF4;
LUT3 \core/n15661_s6  (
	.I0(\core/n15661_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15661_13 ),
	.F(\core/n15661_11 )
);
defparam \core/n15661_s6 .INIT=8'hF4;
LUT3 \core/n15663_s6  (
	.I0(\core/n15663_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15663_13 ),
	.F(\core/n15663_11 )
);
defparam \core/n15663_s6 .INIT=8'hF4;
LUT3 \core/n15665_s6  (
	.I0(\core/n15665_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15665_13 ),
	.F(\core/n15665_11 )
);
defparam \core/n15665_s6 .INIT=8'hF4;
LUT3 \core/n15667_s6  (
	.I0(\core/n15667_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15667_13 ),
	.F(\core/n15667_11 )
);
defparam \core/n15667_s6 .INIT=8'hF4;
LUT3 \core/n15669_s6  (
	.I0(\core/n15669_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15669_13 ),
	.F(\core/n15669_11 )
);
defparam \core/n15669_s6 .INIT=8'hF4;
LUT3 \core/n15671_s6  (
	.I0(\core/n15671_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15671_13 ),
	.F(\core/n15671_11 )
);
defparam \core/n15671_s6 .INIT=8'hF4;
LUT3 \core/n15673_s6  (
	.I0(\core/n15673_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15673_13 ),
	.F(\core/n15673_11 )
);
defparam \core/n15673_s6 .INIT=8'hF4;
LUT3 \core/n15675_s6  (
	.I0(\core/n15675_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15675_13 ),
	.F(\core/n15675_11 )
);
defparam \core/n15675_s6 .INIT=8'hF4;
LUT3 \core/n15677_s6  (
	.I0(\core/n15677_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15677_13 ),
	.F(\core/n15677_11 )
);
defparam \core/n15677_s6 .INIT=8'hF4;
LUT3 \core/n15679_s6  (
	.I0(\core/n15679_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15679_13 ),
	.F(\core/n15679_11 )
);
defparam \core/n15679_s6 .INIT=8'hF4;
LUT3 \core/n15681_s6  (
	.I0(\core/n15681_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15681_13 ),
	.F(\core/n15681_11 )
);
defparam \core/n15681_s6 .INIT=8'hF4;
LUT3 \core/n15683_s6  (
	.I0(\core/n15683_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15683_13 ),
	.F(\core/n15683_11 )
);
defparam \core/n15683_s6 .INIT=8'hF4;
LUT3 \core/n15685_s6  (
	.I0(\core/n15685_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15685_13 ),
	.F(\core/n15685_11 )
);
defparam \core/n15685_s6 .INIT=8'hF4;
LUT3 \core/n15687_s6  (
	.I0(\core/n15687_12 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15687_13 ),
	.F(\core/n15687_11 )
);
defparam \core/n15687_s6 .INIT=8'hF4;
LUT4 \core/mem_valid_s5  (
	.I0(\core/n1742_6 ),
	.I1(\core/trap ),
	.I2(n519_5),
	.I3(\core/mem_valid_8 ),
	.F(\core/mem_valid_7 )
);
defparam \core/mem_valid_s5 .INIT=16'hFFF4;
LUT4 \core/n2534_s5  (
	.I0(\core/trap ),
	.I1(\core/mem_state [1]),
	.I2(n519_5),
	.I3(\core/n2534_10 ),
	.F(\core/n2534_9 )
);
defparam \core/n2534_s5 .INIT=16'h0100;
LUT3 \core/n2533_s5  (
	.I0(\core/n2533_10 ),
	.I1(\core/mem_state [1]),
	.I2(\core/n2306_5 ),
	.F(\core/n2533_9 )
);
defparam \core/n2533_s5 .INIT=8'h01;
LUT4 \core/n2532_s5  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/n2532_10 ),
	.I3(\core/n19816_3 ),
	.F(\core/n2532_9 )
);
defparam \core/n2532_s5 .INIT=16'hFF10;
LUT4 \core/n15177_s1  (
	.I0(irq_reg_2[4]),
	.I1(irq_reg_1[4]),
	.I2(\core/next_irq_pending [4]),
	.I3(\core/n15177_6 ),
	.F(\core/n15177_5 )
);
defparam \core/n15177_s1 .INIT=16'h00F4;
LUT4 \core/n16014_s1  (
	.I0(\core/n16014_6 ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n16014_7 ),
	.I3(\core/n16314_5 ),
	.F(\core/n16014_5 )
);
defparam \core/n16014_s1 .INIT=16'h004F;
LUT2 \core/n11092_s2  (
	.I0(dbg_step_r),
	.I1(\core/next_irq_pending [4]),
	.F(\core/n11092_6 )
);
defparam \core/n11092_s2 .INIT=4'h4;
LUT4 \core/n16005_s1  (
	.I0(\core/n23284_3 ),
	.I1(\core/n16005_6 ),
	.I2(\core/cpu_state.cpu_state_trap ),
	.I3(n519_5),
	.F(\core/n16005_5 )
);
defparam \core/n16005_s1 .INIT=16'h00F8;
LUT4 \core/n16230_s1  (
	.I0(\core/mem_do_rdata ),
	.I1(n519_5),
	.I2(\core/n15111_17 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n16230_5 )
);
defparam \core/n16230_s1 .INIT=16'h0100;
LUT4 \core/n16228_s1  (
	.I0(\core/mem_do_wdata ),
	.I1(n519_5),
	.I2(\core/n15111_17 ),
	.I3(\core/cpu_state.cpu_state_stmem ),
	.F(\core/n16228_5 )
);
defparam \core/n16228_s1 .INIT=16'h0100;
LUT4 \core/n16227_s1  (
	.I0(n519_5),
	.I1(\core/alu_out_0_12 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16227_5 )
);
defparam \core/n16227_s1 .INIT=16'h1000;
LUT4 \core/cpuregs_rs1_0_s1  (
	.I0(\core/n11949_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_0_7 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [0])
);
defparam \core/cpuregs_rs1_0_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_2_s1  (
	.I0(\core/n11947_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_2_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [2])
);
defparam \core/cpuregs_rs1_2_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_3_s1  (
	.I0(\core/n11946_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_3_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [3])
);
defparam \core/cpuregs_rs1_3_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_5_s1  (
	.I0(\core/n11944_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_5_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [5])
);
defparam \core/cpuregs_rs1_5_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_6_s1  (
	.I0(\core/n11943_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_6_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [6])
);
defparam \core/cpuregs_rs1_6_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_7_s1  (
	.I0(\core/n11942_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_7_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [7])
);
defparam \core/cpuregs_rs1_7_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_8_s1  (
	.I0(\core/n11941_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_8_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [8])
);
defparam \core/cpuregs_rs1_8_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_9_s1  (
	.I0(\core/n11940_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_9_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [9])
);
defparam \core/cpuregs_rs1_9_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_10_s1  (
	.I0(\core/n11939_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_10_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [10])
);
defparam \core/cpuregs_rs1_10_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_11_s1  (
	.I0(\core/n11938_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_11_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [11])
);
defparam \core/cpuregs_rs1_11_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_12_s1  (
	.I0(\core/n11937_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_12_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [12])
);
defparam \core/cpuregs_rs1_12_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_13_s1  (
	.I0(\core/n11936_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_13_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [13])
);
defparam \core/cpuregs_rs1_13_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_14_s1  (
	.I0(\core/n11935_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_14_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [14])
);
defparam \core/cpuregs_rs1_14_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_15_s1  (
	.I0(\core/n11934_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_15_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [15])
);
defparam \core/cpuregs_rs1_15_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_16_s1  (
	.I0(\core/n11933_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_16_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [16])
);
defparam \core/cpuregs_rs1_16_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_17_s1  (
	.I0(\core/n11932_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_17_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [17])
);
defparam \core/cpuregs_rs1_17_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_18_s1  (
	.I0(\core/n11931_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_18_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [18])
);
defparam \core/cpuregs_rs1_18_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_19_s1  (
	.I0(\core/n11930_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_19_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [19])
);
defparam \core/cpuregs_rs1_19_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_20_s1  (
	.I0(\core/n11929_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_20_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [20])
);
defparam \core/cpuregs_rs1_20_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_21_s1  (
	.I0(\core/n11928_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_21_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [21])
);
defparam \core/cpuregs_rs1_21_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_22_s1  (
	.I0(\core/n11927_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_22_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [22])
);
defparam \core/cpuregs_rs1_22_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_23_s1  (
	.I0(\core/n11926_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_23_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [23])
);
defparam \core/cpuregs_rs1_23_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_24_s1  (
	.I0(\core/n11925_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_24_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [24])
);
defparam \core/cpuregs_rs1_24_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_25_s1  (
	.I0(\core/n11924_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_25_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [25])
);
defparam \core/cpuregs_rs1_25_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_26_s1  (
	.I0(\core/n11923_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_26_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [26])
);
defparam \core/cpuregs_rs1_26_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_27_s1  (
	.I0(\core/n11922_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_27_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [27])
);
defparam \core/cpuregs_rs1_27_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_28_s1  (
	.I0(\core/n11921_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_28_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [28])
);
defparam \core/cpuregs_rs1_28_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_29_s1  (
	.I0(\core/n11920_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_29_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [29])
);
defparam \core/cpuregs_rs1_29_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_30_s1  (
	.I0(\core/n11919_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_30_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [30])
);
defparam \core/cpuregs_rs1_30_s1 .INIT=16'h00F8;
LUT4 \core/cpuregs_rs1_31_s1  (
	.I0(\core/n11918_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/cpuregs_rs1_31_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/cpuregs_rs1 [31])
);
defparam \core/cpuregs_rs1_31_s1 .INIT=16'h00F8;
LUT2 \core/n11502_s1  (
	.I0(wr_csr_nxt[3]),
	.I1(\core/n11539_6 ),
	.F(\core/n11502_5 )
);
defparam \core/n11502_s1 .INIT=4'h8;
LUT2 \core/n11499_s1  (
	.I0(wr_csr_nxt[5]),
	.I1(\core/n11539_6 ),
	.F(\core/n11499_5 )
);
defparam \core/n11499_s1 .INIT=4'h8;
LUT2 \core/n11498_s1  (
	.I0(wr_csr_nxt[6]),
	.I1(\core/n11539_6 ),
	.F(\core/n11498_5 )
);
defparam \core/n11498_s1 .INIT=4'h8;
LUT2 \core/n11497_s1  (
	.I0(wr_csr_nxt[7]),
	.I1(\core/n11539_6 ),
	.F(\core/n11497_5 )
);
defparam \core/n11497_s1 .INIT=4'h8;
LUT2 \core/n11496_s1  (
	.I0(wr_csr_nxt[8]),
	.I1(\core/n11539_6 ),
	.F(\core/n11496_5 )
);
defparam \core/n11496_s1 .INIT=4'h8;
LUT2 \core/n11495_s1  (
	.I0(wr_csr_nxt[9]),
	.I1(\core/n11539_6 ),
	.F(\core/n11495_5 )
);
defparam \core/n11495_s1 .INIT=4'h8;
LUT2 \core/n11494_s1  (
	.I0(wr_csr_nxt[10]),
	.I1(\core/n11539_6 ),
	.F(\core/n11494_5 )
);
defparam \core/n11494_s1 .INIT=4'h8;
LUT2 \core/n11493_s1  (
	.I0(wr_csr_nxt[11]),
	.I1(\core/n11539_6 ),
	.F(\core/n11493_5 )
);
defparam \core/n11493_s1 .INIT=4'h8;
LUT2 \core/n11492_s1  (
	.I0(wr_csr_nxt[12]),
	.I1(\core/n11539_6 ),
	.F(\core/n11492_5 )
);
defparam \core/n11492_s1 .INIT=4'h8;
LUT2 \core/n11491_s1  (
	.I0(wr_csr_nxt[13]),
	.I1(\core/n11539_6 ),
	.F(\core/n11491_5 )
);
defparam \core/n11491_s1 .INIT=4'h8;
LUT2 \core/n11490_s1  (
	.I0(wr_csr_nxt[14]),
	.I1(\core/n11539_6 ),
	.F(\core/n11490_5 )
);
defparam \core/n11490_s1 .INIT=4'h8;
LUT2 \core/n11489_s1  (
	.I0(wr_csr_nxt[15]),
	.I1(\core/n11539_6 ),
	.F(\core/n11489_5 )
);
defparam \core/n11489_s1 .INIT=4'h8;
LUT2 \core/n11488_s1  (
	.I0(wr_csr_nxt[16]),
	.I1(\core/n11539_6 ),
	.F(\core/n11488_5 )
);
defparam \core/n11488_s1 .INIT=4'h8;
LUT2 \core/n11487_s1  (
	.I0(wr_csr_nxt[17]),
	.I1(\core/n11539_6 ),
	.F(\core/n11487_5 )
);
defparam \core/n11487_s1 .INIT=4'h8;
LUT2 \core/n11486_s1  (
	.I0(wr_csr_nxt[18]),
	.I1(\core/n11539_6 ),
	.F(\core/n11486_5 )
);
defparam \core/n11486_s1 .INIT=4'h8;
LUT2 \core/n11485_s1  (
	.I0(wr_csr_nxt[19]),
	.I1(\core/n11539_6 ),
	.F(\core/n11485_5 )
);
defparam \core/n11485_s1 .INIT=4'h8;
LUT2 \core/n11484_s1  (
	.I0(wr_csr_nxt[20]),
	.I1(\core/n11539_6 ),
	.F(\core/n11484_5 )
);
defparam \core/n11484_s1 .INIT=4'h8;
LUT2 \core/n11483_s1  (
	.I0(wr_csr_nxt[21]),
	.I1(\core/n11539_6 ),
	.F(\core/n11483_5 )
);
defparam \core/n11483_s1 .INIT=4'h8;
LUT2 \core/n11482_s1  (
	.I0(wr_csr_nxt[22]),
	.I1(\core/n11539_6 ),
	.F(\core/n11482_5 )
);
defparam \core/n11482_s1 .INIT=4'h8;
LUT2 \core/n11481_s1  (
	.I0(wr_csr_nxt[23]),
	.I1(\core/n11539_6 ),
	.F(\core/n11481_5 )
);
defparam \core/n11481_s1 .INIT=4'h8;
LUT2 \core/n11480_s1  (
	.I0(wr_csr_nxt[24]),
	.I1(\core/n11539_6 ),
	.F(\core/n11480_5 )
);
defparam \core/n11480_s1 .INIT=4'h8;
LUT2 \core/n11479_s1  (
	.I0(wr_csr_nxt[25]),
	.I1(\core/n11539_6 ),
	.F(\core/n11479_5 )
);
defparam \core/n11479_s1 .INIT=4'h8;
LUT2 \core/n11478_s1  (
	.I0(wr_csr_nxt[26]),
	.I1(\core/n11539_6 ),
	.F(\core/n11478_5 )
);
defparam \core/n11478_s1 .INIT=4'h8;
LUT2 \core/n11477_s1  (
	.I0(wr_csr_nxt[27]),
	.I1(\core/n11539_6 ),
	.F(\core/n11477_5 )
);
defparam \core/n11477_s1 .INIT=4'h8;
LUT2 \core/n11476_s1  (
	.I0(wr_csr_nxt[28]),
	.I1(\core/n11539_6 ),
	.F(\core/n11476_5 )
);
defparam \core/n11476_s1 .INIT=4'h8;
LUT2 \core/n11475_s1  (
	.I0(wr_csr_nxt[29]),
	.I1(\core/n11539_6 ),
	.F(\core/n11475_5 )
);
defparam \core/n11475_s1 .INIT=4'h8;
LUT2 \core/n11474_s1  (
	.I0(wr_csr_nxt[30]),
	.I1(\core/n11539_6 ),
	.F(\core/n11474_5 )
);
defparam \core/n11474_s1 .INIT=4'h8;
LUT4 \core/csrregs_write_s1  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/is_csr_ins ),
	.F(\core/csrregs_write )
);
defparam \core/csrregs_write_s1 .INIT=16'hE000;
LUT4 \core/n5768_s2  (
	.I0(\core/n5768_12 ),
	.I1(\core/n5312_4 ),
	.I2(\core/n5768_8 ),
	.I3(\core/n5768_9 ),
	.F(\core/n5768_6 )
);
defparam \core/n5768_s2 .INIT=16'hFFF8;
LUT4 \core/n5766_s2  (
	.I0(\core/n5767_6 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5766_7 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5766_6 )
);
defparam \core/n5766_s2 .INIT=16'h0D03;
LUT4 \core/n5770_s2  (
	.I0(\core/n5324_11 ),
	.I1(\core/n5376_4 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5770_7 ),
	.F(\core/n5770_6 )
);
defparam \core/n5770_s2 .INIT=16'h8F88;
LUT4 \core/n16006_s1  (
	.I0(\core/n16006_6 ),
	.I1(\core/n15727_11 ),
	.I2(\core/n16006_7 ),
	.I3(\core/n16006_8 ),
	.F(\core/n16006_5 )
);
defparam \core/n16006_s1 .INIT=16'hFEFF;
LUT3 \core/n5408_s1  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [27]),
	.I2(\core/n5346_4 ),
	.F(\core/n5408_5 )
);
defparam \core/n5408_s1 .INIT=8'h10;
LUT3 \core/n11473_s9  (
	.I0(\core/n11539_9 ),
	.I1(wr_csr_nxt[31]),
	.I2(\core/n11539_6 ),
	.F(\core/n11473_15 )
);
defparam \core/n11473_s9 .INIT=8'hCA;
LUT3 \core/n11509_s9  (
	.I0(\core/n11509_16 ),
	.I1(wr_csr_nxt[0]),
	.I2(\core/n11539_6 ),
	.F(\core/n11509_15 )
);
defparam \core/n11509_s9 .INIT=8'hCA;
LUT3 \core/latched_stalu_s4  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_stalu_9 )
);
defparam \core/latched_stalu_s4 .INIT=8'h3A;
LUT4 \core/latched_is_lu_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n15111_17 ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/latched_is_lu_9 )
);
defparam \core/latched_is_lu_s4 .INIT=16'h11F0;
LUT4 \core/next_irq_pending_2_s3  (
	.I0(\core/irq_mask [2]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(n519_5),
	.F(\core/next_irq_pending_2_8 )
);
defparam \core/next_irq_pending_2_s3 .INIT=16'hFF40;
LUT2 \core/n15055_s1  (
	.I0(\core/instr_lb ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15055_5 )
);
defparam \core/n15055_s1 .INIT=4'h8;
LUT2 \core/n15054_s1  (
	.I0(\core/instr_lh ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15054_5 )
);
defparam \core/n15054_s1 .INIT=4'h8;
LUT2 \core/n15053_s1  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/is_lbu_lhu_lw ),
	.F(\core/n15053_5 )
);
defparam \core/n15053_s1 .INIT=4'h8;
LUT2 \core/n11501_s6  (
	.I0(wr_csr_nxt[4]),
	.I1(\core/n11539_6 ),
	.F(\core/n11501_11 )
);
defparam \core/n11501_s6 .INIT=4'h8;
LUT2 \core/mem_la_firstword_s1  (
	.I0(\core/latched_store ),
	.I1(\core/latched_branch ),
	.F(\core/mem_la_firstword_4 )
);
defparam \core/mem_la_firstword_s1 .INIT=4'h8;
LUT3 \core/mem_la_firstword_s2  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_la_firstword_5 )
);
defparam \core/mem_la_firstword_s2 .INIT=8'h0E;
LUT4 \core/mem_xfer_s1  (
	.I0(send_dummy_9),
	.I1(\core/mem_xfer_6 ),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(\core/mem_xfer_4 )
);
defparam \core/mem_xfer_s1 .INIT=16'hE000;
LUT4 \core/mem_xfer_s2  (
	.I0(\core/n7354_5 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_11 ),
	.I3(\core/mem_xfer_8 ),
	.F(\core/mem_xfer_5 )
);
defparam \core/mem_xfer_s2 .INIT=16'h00BF;
LUT4 \core/mem_la_read_s1  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_addr_2_4 ),
	.I3(\core/mem_la_read_5 ),
	.F(\core/mem_la_read_4 )
);
defparam \core/mem_la_read_s1 .INIT=16'h00EF;
LUT4 \core/mem_la_addr_31_s1  (
	.I0(\core/reg_out [30]),
	.I1(\core/mem_la_addr_30_5 ),
	.I2(\core/reg_out [31]),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/mem_la_addr_31_4 )
);
defparam \core/mem_la_addr_31_s1 .INIT=16'h7800;
LUT4 \core/mem_la_addr_31_s2  (
	.I0(\core/reg_next_pc [30]),
	.I1(\core/mem_la_addr_30_5 ),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/reg_next_pc [31]),
	.F(\core/mem_la_addr_31_5 )
);
defparam \core/mem_la_addr_31_s2 .INIT=16'h0708;
LUT2 \core/mem_la_addr_31_s3  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.F(\core/mem_la_addr_31_6 )
);
defparam \core/mem_la_addr_31_s3 .INIT=4'h1;
LUT3 \core/mem_la_addr_30_s2  (
	.I0(\core/mem_la_addr_28_9 ),
	.I1(\core/mem_la_addr_28_5 ),
	.I2(\core/mem_la_addr_30_8 ),
	.F(\core/mem_la_addr_30_5 )
);
defparam \core/mem_la_addr_30_s2 .INIT=8'h40;
LUT3 \core/mem_la_addr_29_s1  (
	.I0(\core/mem_la_addr_28_9 ),
	.I1(\core/mem_la_addr_28_5 ),
	.I2(\core/mem_la_addr_30_8 ),
	.F(\core/mem_la_addr_29_4 )
);
defparam \core/mem_la_addr_29_s1 .INIT=8'h4B;
LUT4 \core/mem_la_addr_28_s2  (
	.I0(\core/mem_la_addr_28_6 ),
	.I1(\core/mem_la_addr_28_7 ),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_addr_26_5 ),
	.F(\core/mem_la_addr_28_5 )
);
defparam \core/mem_la_addr_28_s2 .INIT=16'hCA00;
LUT4 \core/mem_la_addr_27_s2  (
	.I0(\core/reg_out [26]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_addr_26_5 ),
	.F(\core/mem_la_addr_27_5 )
);
defparam \core/mem_la_addr_27_s2 .INIT=16'hAC00;
LUT3 \core/mem_la_addr_26_s2  (
	.I0(\core/mem_la_addr_26_8 ),
	.I1(\core/mem_la_addr_24_4 ),
	.I2(\core/mem_la_addr_24_13 ),
	.F(\core/mem_la_addr_26_5 )
);
defparam \core/mem_la_addr_26_s2 .INIT=8'h08;
LUT3 \core/mem_la_addr_25_s1  (
	.I0(\core/mem_la_addr_24_4 ),
	.I1(\core/mem_la_addr_24_13 ),
	.I2(\core/mem_la_addr_26_8 ),
	.F(\core/mem_la_addr_25_4 )
);
defparam \core/mem_la_addr_25_s1 .INIT=8'h2D;
LUT4 \core/mem_la_addr_24_s1  (
	.I0(\core/mem_la_addr_24_6 ),
	.I1(\core/mem_la_addr_2_4 ),
	.I2(\core/mem_la_addr_24_7 ),
	.I3(\core/mem_la_addr_24_8 ),
	.F(\core/mem_la_addr_24_4 )
);
defparam \core/mem_la_addr_24_s1 .INIT=16'h4000;
LUT2 \core/mem_la_addr_23_s1  (
	.I0(\core/mem_la_addr_22_7 ),
	.I1(\core/mem_la_addr_22_9 ),
	.F(\core/mem_la_addr_23_4 )
);
defparam \core/mem_la_addr_23_s1 .INIT=4'h4;
LUT4 \core/mem_la_addr_20_s2  (
	.I0(\core/reg_out [19]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_addr_19_5 ),
	.F(\core/mem_la_addr_20_5 )
);
defparam \core/mem_la_addr_20_s2 .INIT=16'hAC00;
LUT2 \core/mem_la_addr_19_s2  (
	.I0(\core/mem_la_addr_2_4 ),
	.I1(\core/mem_la_addr_24_8 ),
	.F(\core/mem_la_addr_19_5 )
);
defparam \core/mem_la_addr_19_s2 .INIT=4'h8;
LUT2 \core/mem_la_addr_18_s1  (
	.I0(\core/mem_la_addr_17_9 ),
	.I1(\core/mem_la_addr_17_7 ),
	.F(\core/mem_la_addr_18_4 )
);
defparam \core/mem_la_addr_18_s1 .INIT=4'h4;
LUT3 \core/mem_la_addr_16_s2  (
	.I0(\core/mem_la_addr_15_7 ),
	.I1(\core/mem_la_addr_16_6 ),
	.I2(\core/mem_la_addr_11_10 ),
	.F(\core/mem_la_addr_16_5 )
);
defparam \core/mem_la_addr_16_s2 .INIT=8'h40;
LUT2 \core/mem_la_addr_15_s1  (
	.I0(\core/mem_la_addr_16_6 ),
	.I1(\core/mem_la_addr_11_10 ),
	.F(\core/mem_la_addr_15_4 )
);
defparam \core/mem_la_addr_15_s1 .INIT=4'h8;
LUT2 \core/mem_la_addr_14_s1  (
	.I0(\core/mem_la_addr_13_7 ),
	.I1(\core/mem_la_addr_13_5 ),
	.F(\core/mem_la_addr_14_4 )
);
defparam \core/mem_la_addr_14_s1 .INIT=4'h4;
LUT2 \core/mem_la_addr_13_s2  (
	.I0(\core/mem_la_addr_12_7 ),
	.I1(\core/mem_la_addr_12_5 ),
	.F(\core/mem_la_addr_13_5 )
);
defparam \core/mem_la_addr_13_s2 .INIT=4'h4;
LUT2 \core/mem_la_addr_12_s2  (
	.I0(\core/mem_la_addr_11_8 ),
	.I1(\core/mem_la_addr_11_10 ),
	.F(\core/mem_la_addr_12_5 )
);
defparam \core/mem_la_addr_12_s2 .INIT=4'h4;
LUT3 \core/mem_la_addr_9_s1  (
	.I0(\core/mem_la_addr_9_5 ),
	.I1(\core/mem_la_addr_6_5 ),
	.I2(\core/mem_la_addr_9_10 ),
	.F(\core/mem_la_addr_9_4 )
);
defparam \core/mem_la_addr_9_s1 .INIT=8'h87;
LUT3 \core/mem_la_addr_8_s1  (
	.I0(\core/mem_la_addr_8_5 ),
	.I1(\core/mem_la_addr_6_5 ),
	.I2(\core/mem_la_addr_8_11 ),
	.F(\core/mem_la_addr_8_4 )
);
defparam \core/mem_la_addr_8_s1 .INIT=8'h4B;
LUT4 \core/mem_la_addr_7_s2  (
	.I0(\core/reg_out [6]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_addr_6_5 ),
	.F(\core/mem_la_addr_7_5 )
);
defparam \core/mem_la_addr_7_s2 .INIT=16'hAC00;
LUT2 \core/mem_la_addr_6_s2  (
	.I0(\core/mem_la_addr_5_9 ),
	.I1(\core/mem_la_addr_5_11 ),
	.F(\core/mem_la_addr_6_5 )
);
defparam \core/mem_la_addr_6_s2 .INIT=4'h4;
LUT4 \core/mem_la_addr_4_s2  (
	.I0(\core/reg_out [3]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/mem_la_firstword_4 ),
	.I3(\core/mem_la_addr_3_5 ),
	.F(\core/mem_la_addr_4_5 )
);
defparam \core/mem_la_addr_4_s2 .INIT=16'hAC00;
LUT2 \core/mem_la_addr_3_s2  (
	.I0(\core/mem_la_addr_2_4 ),
	.I1(\core/mem_la_addr_2_7 ),
	.F(\core/mem_la_addr_3_5 )
);
defparam \core/mem_la_addr_3_s2 .INIT=4'h2;
LUT4 \core/mem_la_addr_2_s1  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_la_firstword_reg ),
	.I2(\core/last_mem_valid ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_la_addr_2_4 )
);
defparam \core/mem_la_addr_2_s1 .INIT=16'hCA00;
LUT4 \core/mem_rdata_latched_31_s1  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_rdata_latched_31_5 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_31_4 )
);
defparam \core/mem_rdata_latched_31_s1 .INIT=16'hC0AF;
LUT4 \core/mem_rdata_latched_30_s1  (
	.I0(itcm_rdata[14]),
	.I1(itcm_ready),
	.I2(\core/mem_rdata_latched_30_7 ),
	.I3(\core/mem_rdata_latched_30_8 ),
	.F(\core/mem_rdata_latched_30_4 )
);
defparam \core/mem_rdata_latched_30_s1 .INIT=16'hB0BB;
LUT4 \core/mem_rdata_latched_30_s2  (
	.I0(\core/mem_rdata_q [30]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_30_5 )
);
defparam \core/mem_rdata_latched_30_s2 .INIT=16'h03F5;
LUT4 \core/mem_rdata_latched_29_s1  (
	.I0(mem_rdata[29]),
	.I1(\core/mem_rdata_latched_29_5 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_29_4 )
);
defparam \core/mem_rdata_latched_29_s1 .INIT=16'h305F;
LUT4 \core/mem_rdata_latched_28_s2  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_28_5 )
);
defparam \core/mem_rdata_latched_28_s2 .INIT=16'h0CFA;
LUT3 \core/mem_rdata_latched_27_s1  (
	.I0(mem_rdata[27]),
	.I1(\core/mem_rdata_latched_27_6 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_27_4 )
);
defparam \core/mem_rdata_latched_27_s1 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_27_s2  (
	.I0(\core/mem_rdata_q [27]),
	.I1(\core/mem_rdata_q [11]),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_27_5 )
);
defparam \core/mem_rdata_latched_27_s2 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_26_s1  (
	.I0(\core/mem_rdata_latched_26_6 ),
	.I1(\core/mem_rdata_latched_26_7 ),
	.I2(itcm_rdata[10]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_26_4 )
);
defparam \core/mem_rdata_latched_26_s1 .INIT=16'h0FEE;
LUT4 \core/mem_rdata_latched_26_s2  (
	.I0(\core/mem_rdata_q [10]),
	.I1(\core/mem_rdata_q [26]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_26_5 )
);
defparam \core/mem_rdata_latched_26_s2 .INIT=16'hFA0C;
LUT4 \core/mem_rdata_latched_25_s2  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_25_5 )
);
defparam \core/mem_rdata_latched_25_s2 .INIT=16'hF503;
LUT3 \core/mem_rdata_latched_23_s1  (
	.I0(mem_rdata[23]),
	.I1(\core/mem_rdata_latched_23_6 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_23_4 )
);
defparam \core/mem_rdata_latched_23_s1 .INIT=8'h3A;
LUT3 \core/mem_rdata_latched_23_s2  (
	.I0(\core/mem_rdata_q [23]),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_23_5 )
);
defparam \core/mem_rdata_latched_23_s2 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_22_s1  (
	.I0(mem_rdata[22]),
	.I1(\core/mem_rdata_latched_6_5 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_22_4 )
);
defparam \core/mem_rdata_latched_22_s1 .INIT=8'h3A;
LUT3 \core/mem_rdata_latched_22_s2  (
	.I0(\core/mem_rdata_q [22]),
	.I1(\core/mem_rdata_q [6]),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_22_5 )
);
defparam \core/mem_rdata_latched_22_s2 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_21_s1  (
	.I0(itcm_rdata[5]),
	.I1(itcm_ready),
	.I2(\core/mem_rdata_latched_21_6 ),
	.F(\core/mem_rdata_latched_21_4 )
);
defparam \core/mem_rdata_latched_21_s1 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_21_s2  (
	.I0(mem_rdata[21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_21_5 )
);
defparam \core/mem_rdata_latched_21_s2 .INIT=16'hFA0C;
LUT3 \core/mem_rdata_latched_20_s1  (
	.I0(mem_rdata[20]),
	.I1(\core/mem_rdata_latched_20_6 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_20_4 )
);
defparam \core/mem_rdata_latched_20_s1 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_20_s2  (
	.I0(\core/mem_rdata_q [20]),
	.I1(\core/mem_rdata_q [4]),
	.I2(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_20_5 )
);
defparam \core/mem_rdata_latched_20_s2 .INIT=8'hCA;
LUT3 \core/mem_rdata_latched_12_s2  (
	.I0(\core/mem_xfer_5 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_5 )
);
defparam \core/mem_rdata_latched_12_s2 .INIT=8'hD0;
LUT4 \core/mem_rdata_latched_12_s3  (
	.I0(\core/mem_rdata_latched_28_7 ),
	.I1(\core/mem_rdata_latched_28_6 ),
	.I2(\core/mem_rdata_latched_10_5 ),
	.I3(\core/mem_rdata_latched_12_11 ),
	.F(\core/mem_rdata_latched_12_6 )
);
defparam \core/mem_rdata_latched_12_s3 .INIT=16'h1F00;
LUT2 \core/mem_rdata_latched_12_s4  (
	.I0(\core/mem_16bit_buffer [12]),
	.I1(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_12_7 )
);
defparam \core/mem_rdata_latched_12_s4 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_11_s3  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(\core/mem_rdata_latched_11_8 ),
	.I3(\core/mem_xfer ),
	.F(\core/mem_rdata_latched_11_6 )
);
defparam \core/mem_rdata_latched_11_s3 .INIT=16'h7707;
LUT4 \core/mem_rdata_latched_11_s4  (
	.I0(\core/n7354_5 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_rdata_latched_11_9 ),
	.I3(\core/mem_la_secondword ),
	.F(\core/mem_rdata_latched_11_7 )
);
defparam \core/mem_rdata_latched_11_s4 .INIT=16'h00BF;
LUT3 \core/mem_rdata_latched_10_s2  (
	.I0(\core/mem_xfer_8 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_10_5 )
);
defparam \core/mem_rdata_latched_10_s2 .INIT=8'h0E;
LUT4 \core/mem_rdata_latched_10_s3  (
	.I0(mem_rdata_26_4),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_10_8 ),
	.I3(\core/mem_rdata_latched_10_9 ),
	.F(\core/mem_rdata_latched_10_6 )
);
defparam \core/mem_rdata_latched_10_s3 .INIT=16'hBF00;
LUT2 \core/mem_rdata_latched_10_s4  (
	.I0(\core/mem_16bit_buffer [10]),
	.I1(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_10_7 )
);
defparam \core/mem_rdata_latched_10_s4 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_6_s2  (
	.I0(\core/mem_rdata_latched_6_8 ),
	.I1(\core/mem_rdata_latched_6_9 ),
	.I2(itcm_rdata[6]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_6_5 )
);
defparam \core/mem_rdata_latched_6_s2 .INIT=16'h0FEE;
LUT4 \core/mem_rdata_latched_6_s3  (
	.I0(mem_rdata_22_4),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_rdata_latched_6_10 ),
	.I3(\core/mem_rdata_latched_6_11 ),
	.F(\core/mem_rdata_latched_6_6 )
);
defparam \core/mem_rdata_latched_6_s3 .INIT=16'hBF00;
LUT2 \core/mem_rdata_latched_6_s4  (
	.I0(\core/mem_16bit_buffer [6]),
	.I1(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_6_7 )
);
defparam \core/mem_rdata_latched_6_s4 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_5_s2  (
	.I0(\core/mem_rdata_latched_5_7 ),
	.I1(\core/mem_rdata_latched_21_6 ),
	.I2(mem_rdata[21]),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_5_5 )
);
defparam \core/mem_rdata_latched_5_s2 .INIT=16'hF0EE;
LUT4 \core/mem_rdata_latched_5_s3  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_latched_5_8 ),
	.I2(\core/mem_16bit_buffer [5]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_5_6 )
);
defparam \core/mem_rdata_latched_5_s3 .INIT=16'hEE0F;
LUT4 \core/mem_rdata_latched_4_s2  (
	.I0(\core/mem_rdata_latched_20_6 ),
	.I1(mem_rdata[20]),
	.I2(\core/mem_rdata_latched_2_5 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_4_5 )
);
defparam \core/mem_rdata_latched_4_s2 .INIT=16'h0305;
LUT4 \core/mem_rdata_latched_4_s3  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_rdata_latched_4_8 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_4_6 )
);
defparam \core/mem_rdata_latched_4_s3 .INIT=16'hFB00;
LUT2 \core/mem_rdata_latched_4_s4  (
	.I0(\core/mem_rdata_latched_11_7 ),
	.I1(\core/mem_16bit_buffer [4]),
	.F(\core/mem_rdata_latched_4_7 )
);
defparam \core/mem_rdata_latched_4_s4 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_3_s3  (
	.I0(\core/mem_rdata_latched_3_10 ),
	.I1(\core/mem_rdata_latched_3_11 ),
	.I2(\core/mem_rdata_latched_3_26 ),
	.I3(\core/mem_rdata_latched_3_13 ),
	.F(\core/mem_rdata_latched_3_6 )
);
defparam \core/mem_rdata_latched_3_s3 .INIT=16'hEF00;
LUT2 \core/mem_rdata_latched_3_s4  (
	.I0(\core/mem_rdata_latched_11_7 ),
	.I1(\core/mem_16bit_buffer [3]),
	.F(\core/mem_rdata_latched_3_7 )
);
defparam \core/mem_rdata_latched_3_s4 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_3_s5  (
	.I0(\core/mem_xfer ),
	.I1(mem_rdata[19]),
	.I2(\core/mem_rdata_latched_3_14 ),
	.I3(\core/mem_rdata_latched_3_15 ),
	.F(\core/mem_rdata_latched_3_8 )
);
defparam \core/mem_rdata_latched_3_s5 .INIT=16'h000D;
LUT2 \core/mem_rdata_latched_2_s2  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_8 ),
	.F(\core/mem_rdata_latched_2_5 )
);
defparam \core/mem_rdata_latched_2_s2 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_2_s3  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_rdata_latched_2_8 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_2_6 )
);
defparam \core/mem_rdata_latched_2_s3 .INIT=16'h2C00;
LUT4 \core/mem_rdata_latched_2_s4  (
	.I0(\core/mem_rdata_latched_2_9 ),
	.I1(\core/mem_rdata_latched_3_22 ),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/mem_16bit_buffer [2]),
	.F(\core/mem_rdata_latched_2_7 )
);
defparam \core/mem_rdata_latched_2_s4 .INIT=16'hB0BB;
LUT4 \core/mem_rdata_latched_1_s2  (
	.I0(\core/n2421_4 ),
	.I1(mem_rdata[17]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_1_6 ),
	.F(\core/mem_rdata_latched_1_5 )
);
defparam \core/mem_rdata_latched_1_s2 .INIT=16'h305F;
LUT4 \core/mem_rdata_latched_0_s2  (
	.I0(\core/n2421_5 ),
	.I1(mem_rdata[16]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_0_6 ),
	.F(\core/mem_rdata_latched_0_5 )
);
defparam \core/mem_rdata_latched_0_s2 .INIT=16'h305F;
LUT4 \core/n1860_s1  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [19]),
	.I2(\core/mem_xfer ),
	.I3(\core/n1860_6 ),
	.F(\core/n1860_4 )
);
defparam \core/n1860_s1 .INIT=16'h03F5;
LUT4 \core/n1861_s1  (
	.I0(mem_rdata[18]),
	.I1(\core/mem_rdata_q [18]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/n1861_5 ),
	.F(\core/n1861_4 )
);
defparam \core/n1861_s1 .INIT=16'hF503;
LUT4 \core/n1862_s1  (
	.I0(mem_rdata[17]),
	.I1(\core/n2421_4 ),
	.I2(\core/mem_xfer ),
	.I3(\core/n1862_5 ),
	.F(\core/n1862_4 )
);
defparam \core/n1862_s1 .INIT=16'h5F30;
LUT4 \core/n1863_s1  (
	.I0(mem_rdata[16]),
	.I1(\core/n2421_5 ),
	.I2(\core/mem_xfer ),
	.I3(\core/n1863_5 ),
	.F(\core/n1863_4 )
);
defparam \core/n1863_s1 .INIT=16'h5F30;
LUT4 \core/n1864_s1  (
	.I0(\core/n1864_5 ),
	.I1(\core/n1864_6 ),
	.I2(\core/mem_16bit_buffer [15]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n1864_4 )
);
defparam \core/n1864_s1 .INIT=16'hBBF0;
LUT3 \core/n1952_s5  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [0]),
	.F(\core/n1952_8 )
);
defparam \core/n1952_s5 .INIT=8'h35;
LUT4 \core/n1952_s6  (
	.I0(\core/n1952_12 ),
	.I1(\core/n1952_13 ),
	.I2(\core/mem_16bit_buffer [9]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n1952_9 )
);
defparam \core/n1952_s6 .INIT=16'hBBF0;
LUT4 \core/n2203_s1  (
	.I0(\core/n5718_4 ),
	.I1(\core/n2203_8 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/n2203_17 ),
	.F(\core/n2203_4 )
);
defparam \core/n2203_s1 .INIT=16'h1F00;
LUT4 \core/n2203_s3  (
	.I0(\core/n5771_6 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2203_10 ),
	.I3(\core/n2226_8 ),
	.F(\core/n2203_6 )
);
defparam \core/n2203_s3 .INIT=16'h000E;
LUT4 \core/n2203_s4  (
	.I0(\core/mem_xfer ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n2203_19 ),
	.F(\core/n2203_7 )
);
defparam \core/n2203_s4 .INIT=16'h8F00;
LUT4 \core/n2204_s1  (
	.I0(\core/mem_rdata_q [30]),
	.I1(\core/n2204_7 ),
	.I2(\core/mem_rdata_latched_30_15 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2204_4 )
);
defparam \core/n2204_s1 .INIT=16'h030A;
LUT4 \core/n2204_s2  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n2204_8 ),
	.I2(\core/n2204_9 ),
	.I3(\core/n2204_12 ),
	.F(\core/n2204_5 )
);
defparam \core/n2204_s2 .INIT=16'h0700;
LUT4 \core/n2204_s3  (
	.I0(\core/n2204_12 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2226_8 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2204_6 )
);
defparam \core/n2204_s3 .INIT=16'h0E00;
LUT4 \core/n2205_s1  (
	.I0(\core/n5765_11 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n2205_17 ),
	.I3(\core/n2205_19 ),
	.F(\core/n2205_4 )
);
defparam \core/n2205_s1 .INIT=16'h0700;
LUT4 \core/n2205_s2  (
	.I0(\core/n2203_8 ),
	.I1(\core/n2205_9 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2205_10 ),
	.F(\core/n2205_5 )
);
defparam \core/n2205_s2 .INIT=16'hBBB0;
LUT2 \core/n2205_s3  (
	.I0(\core/n1952_19 ),
	.I1(\core/n2205_21 ),
	.F(\core/n2205_6 )
);
defparam \core/n2205_s3 .INIT=4'h1;
LUT4 \core/n2206_s1  (
	.I0(\core/n2206_8 ),
	.I1(\core/n2206_23 ),
	.I2(\core/n2206_25 ),
	.I3(\core/n2206_21 ),
	.F(\core/n2206_4 )
);
defparam \core/n2206_s1 .INIT=16'h0D00;
LUT3 \core/n2206_s2  (
	.I0(\core/n2206_12 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2226_8 ),
	.F(\core/n2206_5 )
);
defparam \core/n2206_s2 .INIT=8'h01;
LUT4 \core/n2206_s3  (
	.I0(\core/n2206_13 ),
	.I1(\core/n2206_14 ),
	.I2(\core/n2203_8 ),
	.I3(\core/n2205_9 ),
	.F(\core/n2206_6 )
);
defparam \core/n2206_s3 .INIT=16'hE0EE;
LUT2 \core/n2206_s4  (
	.I0(\core/n2203_7 ),
	.I1(\core/n2206_27 ),
	.F(\core/n2206_7 )
);
defparam \core/n2206_s4 .INIT=4'h4;
LUT4 \core/n2207_s1  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2207_8 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n2207_18 ),
	.F(\core/n2207_4 )
);
defparam \core/n2207_s1 .INIT=16'hD300;
LUT4 \core/n2207_s2  (
	.I0(\core/n2207_20 ),
	.I1(\core/n2207_11 ),
	.I2(\core/n1864_4 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2207_5 )
);
defparam \core/n2207_s2 .INIT=16'hEF00;
LUT3 \core/n2207_s3  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n2207_12 ),
	.I2(\core/n1952_19 ),
	.F(\core/n2207_6 )
);
defparam \core/n2207_s3 .INIT=8'hE0;
LUT4 \core/n2207_s4  (
	.I0(\core/n5718_4 ),
	.I1(\core/n2203_8 ),
	.I2(\core/n2207_22 ),
	.I3(\core/n2207_14 ),
	.F(\core/n2207_7 )
);
defparam \core/n2207_s4 .INIT=16'h00F1;
LUT3 \core/n2208_s1  (
	.I0(\core/n2208_7 ),
	.I1(\core/n2208_8 ),
	.I2(\core/mem_rdata_latched [0]),
	.F(\core/n2208_4 )
);
defparam \core/n2208_s1 .INIT=8'h35;
LUT4 \core/n2208_s2  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2208_29 ),
	.I2(\core/n2208_25 ),
	.I3(\core/n1860_9 ),
	.F(\core/n2208_5 )
);
defparam \core/n2208_s2 .INIT=16'hC500;
LUT4 \core/n2208_s3  (
	.I0(\core/n5718_4 ),
	.I1(\core/n2203_8 ),
	.I2(\core/n2208_11 ),
	.I3(\core/n2208_27 ),
	.F(\core/n2208_6 )
);
defparam \core/n2208_s3 .INIT=16'hF0EF;
LUT4 \core/n2209_s1  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2209_8 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n2208_25 ),
	.F(\core/n2209_4 )
);
defparam \core/n2209_s1 .INIT=16'h0C0A;
LUT4 \core/n2209_s2  (
	.I0(\core/n2209_9 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2209_10 ),
	.F(\core/n2209_5 )
);
defparam \core/n2209_s2 .INIT=16'h000B;
LUT3 \core/n2209_s3  (
	.I0(\core/n2203_8 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n2209_19 ),
	.F(\core/n2209_6 )
);
defparam \core/n2209_s3 .INIT=8'h0E;
LUT3 \core/n2209_s4  (
	.I0(\core/n2203_17 ),
	.I1(\core/n2209_19 ),
	.I2(\core/n2209_17 ),
	.F(\core/n2209_7 )
);
defparam \core/n2209_s4 .INIT=8'h1B;
LUT4 \core/n2210_s1  (
	.I0(\core/n2210_8 ),
	.I1(\core/n2210_9 ),
	.I2(\core/n2210_10 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2210_4 )
);
defparam \core/n2210_s1 .INIT=16'h0305;
LUT4 \core/n2210_s2  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_la_addr_31_6 ),
	.I3(\core/n2210_11 ),
	.F(\core/n2210_5 )
);
defparam \core/n2210_s2 .INIT=16'h0B00;
LUT4 \core/n2210_s3  (
	.I0(\core/n2207_11 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2210_6 )
);
defparam \core/n2210_s3 .INIT=16'hF503;
LUT4 \core/n2210_s4  (
	.I0(\core/n5767_10 ),
	.I1(\core/n2210_12 ),
	.I2(\core/n2210_18 ),
	.I3(\core/n2210_20 ),
	.F(\core/n2210_7 )
);
defparam \core/n2210_s4 .INIT=16'h8F00;
LUT4 \core/n2211_s1  (
	.I0(\core/n2211_18 ),
	.I1(\core/n2211_8 ),
	.I2(\core/n2210_8 ),
	.I3(\core/n2205_19 ),
	.F(\core/n2211_4 )
);
defparam \core/n2211_s1 .INIT=16'h3500;
LUT4 \core/n2211_s2  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n2211_16 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2211_14 ),
	.F(\core/n2211_5 )
);
defparam \core/n2211_s2 .INIT=16'h0C05;
LUT4 \core/n2211_s3  (
	.I0(\core/n2214_4 ),
	.I1(\core/n2211_18 ),
	.I2(\core/n2211_11 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2211_6 )
);
defparam \core/n2211_s3 .INIT=16'hB0BB;
LUT4 \core/n2212_s1  (
	.I0(\core/n2212_13 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/n2210_8 ),
	.I3(\core/n2205_19 ),
	.F(\core/n2212_4 )
);
defparam \core/n2212_s1 .INIT=16'h3500;
LUT4 \core/n2212_s2  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n2212_11 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n2211_14 ),
	.F(\core/n2212_5 )
);
defparam \core/n2212_s2 .INIT=16'h0C05;
LUT4 \core/n2212_s3  (
	.I0(\core/n2212_13 ),
	.I1(\core/n2214_4 ),
	.I2(\core/n2212_9 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2212_6 )
);
defparam \core/n2212_s3 .INIT=16'hD0DD;
LUT4 \core/n2213_s1  (
	.I0(\core/n2213_7 ),
	.I1(\core/n2213_13 ),
	.I2(\core/n2213_9 ),
	.I3(\core/n2213_10 ),
	.F(\core/n2213_4 )
);
defparam \core/n2213_s1 .INIT=16'hF100;
LUT4 \core/n2213_s2  (
	.I0(\core/n2211_14 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n2213_11 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2213_5 )
);
defparam \core/n2213_s2 .INIT=16'hBB0F;
LUT4 \core/n2213_s3  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/n2214_4 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2213_6 )
);
defparam \core/n2213_s3 .INIT=16'h0A0C;
LUT4 \core/n2214_s1  (
	.I0(\core/n2214_15 ),
	.I1(\core/n2214_8 ),
	.I2(\core/n2214_19 ),
	.I3(\core/n2214_23 ),
	.F(\core/n2214_4 )
);
defparam \core/n2214_s1 .INIT=16'hF800;
LUT4 \core/n2214_s3  (
	.I0(\core/n2226_8 ),
	.I1(\core/n2214_11 ),
	.I2(\core/n2214_21 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2214_6 )
);
defparam \core/n2214_s3 .INIT=16'hF100;
LUT4 \core/n2220_s2  (
	.I0(\core/n1860_7 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n2220_8 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2220_5 )
);
defparam \core/n2220_s2 .INIT=16'hF0BB;
LUT4 \core/n2220_s3  (
	.I0(\core/n2213_7 ),
	.I1(\core/n2220_9 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n1952_19 ),
	.F(\core/n2220_6 )
);
defparam \core/n2220_s3 .INIT=16'hE000;
LUT4 \core/n2220_s4  (
	.I0(\core/n2203_8 ),
	.I1(\core/n2220_10 ),
	.I2(\core/n2220_13 ),
	.I3(\core/n1952_19 ),
	.F(\core/n2220_7 )
);
defparam \core/n2220_s4 .INIT=16'hF0BB;
LUT4 \core/n2221_s1  (
	.I0(\core/n2221_7 ),
	.I1(\core/n2221_13 ),
	.I2(\core/n2206_21 ),
	.I3(\core/n5769_9 ),
	.F(\core/n2221_4 )
);
defparam \core/n2221_s1 .INIT=16'h00EF;
LUT4 \core/n2221_s2  (
	.I0(\core/n2203_8 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5767_10 ),
	.I3(\core/n2210_18 ),
	.F(\core/n2221_5 )
);
defparam \core/n2221_s2 .INIT=16'h1F00;
LUT4 \core/n2222_s1  (
	.I0(\core/n5765_11 ),
	.I1(\core/n5767_10 ),
	.I2(\core/n2222_8 ),
	.I3(\core/n2222_20 ),
	.F(\core/n2222_4 )
);
defparam \core/n2222_s1 .INIT=16'hB0BB;
LUT4 \core/n2222_s2  (
	.I0(\core/n5718_4 ),
	.I1(\core/n2203_8 ),
	.I2(\core/n2203_7 ),
	.I3(\core/n2222_20 ),
	.F(\core/n2222_5 )
);
defparam \core/n2222_s2 .INIT=16'h00EF;
LUT4 \core/n2222_s3  (
	.I0(\core/n2222_16 ),
	.I1(\core/n2222_11 ),
	.I2(\core/n2222_18 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2222_6 )
);
defparam \core/n2222_s3 .INIT=16'hF100;
LUT4 \core/n2222_s4  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n2222_13 ),
	.I2(\core/n2222_20 ),
	.I3(\core/n1952_19 ),
	.F(\core/n2222_7 )
);
defparam \core/n2222_s4 .INIT=16'hFE00;
LUT4 \core/n2226_s4  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/n2226_11 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n2226_8 )
);
defparam \core/n2226_s4 .INIT=16'hDD0F;
LUT4 \core/n2226_s5  (
	.I0(\core/mem_rdata_latched_3_9 ),
	.I1(\core/mem_rdata_latched_24_13 ),
	.I2(\core/n2226_12 ),
	.I3(\core/n2226_13 ),
	.F(\core/n2226_9 )
);
defparam \core/n2226_s5 .INIT=16'h0007;
LUT4 \core/n2227_s3  (
	.I0(\core/n2227_7 ),
	.I1(\core/n2227_8 ),
	.I2(\core/mem_16bit_buffer [7]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n2227_6 )
);
defparam \core/n2227_s3 .INIT=16'hBBF0;
LUT4 \core/n2314_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2314_4 )
);
defparam \core/n2314_s1 .INIT=16'hFCC8;
LUT4 \core/n2315_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [1]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/mem_wordsize [0]),
	.F(\core/n2315_4 )
);
defparam \core/n2315_s1 .INIT=16'hFCC4;
LUT2 \core/n2316_s1  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [1]),
	.F(\core/n2316_4 )
);
defparam \core/n2316_s1 .INIT=4'h4;
LUT3 \core/n2316_s2  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/n2316_5 )
);
defparam \core/n2316_s2 .INIT=8'h0D;
LUT4 \core/n2421_s1  (
	.I0(\core/n2421_6 ),
	.I1(\core/n2421_7 ),
	.I2(mem_rdata_27_10),
	.I3(\core/n2421_8 ),
	.F(\core/n2421_4 )
);
defparam \core/n2421_s1 .INIT=16'hEF00;
LUT4 \core/n2421_s2  (
	.I0(\core/n2421_9 ),
	.I1(\core/n2421_10 ),
	.I2(mem_rdata_27_10),
	.I3(\core/n2421_11 ),
	.F(\core/n2421_5 )
);
defparam \core/n2421_s2 .INIT=16'hEF00;
LUT2 \core/n5301_s1  (
	.I0(\core/instr_addi ),
	.I1(\core/instr_jalr ),
	.F(\core/n5301_4 )
);
defparam \core/n5301_s1 .INIT=4'h1;
LUT4 \core/n5305_s1  (
	.I0(\core/instr_sltu ),
	.I1(\core/instr_slt ),
	.I2(\core/instr_sltiu ),
	.I3(\core/instr_slti ),
	.F(\core/n5305_4 )
);
defparam \core/n5305_s1 .INIT=16'h0001;
LUT4 \core/n5306_s1  (
	.I0(\core/mem_xfer ),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n2210_11 ),
	.F(\core/n5306_4 )
);
defparam \core/n5306_s1 .INIT=16'h8F00;
LUT2 \core/n5312_s1  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.F(\core/n5312_4 )
);
defparam \core/n5312_s1 .INIT=4'h4;
LUT2 \core/n5317_s1  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.F(\core/n5317_4 )
);
defparam \core/n5317_s1 .INIT=4'h1;
LUT4 \core/n5346_s1  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_latched [30]),
	.I2(\core/n5346_5 ),
	.I3(\core/n5346_8 ),
	.F(\core/n5346_4 )
);
defparam \core/n5346_s1 .INIT=16'h1000;
LUT4 \core/n5359_s1  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n5359_6 ),
	.I2(\core/n5359_14 ),
	.I3(\core/n5359_8 ),
	.F(\core/n5359_4 )
);
defparam \core/n5359_s1 .INIT=16'h4000;
LUT3 \core/n5376_s1  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/mem_rdata_latched [2]),
	.F(\core/n5376_4 )
);
defparam \core/n5376_s1 .INIT=8'h01;
LUT4 \core/n5706_s2  (
	.I0(\core/n5706_7 ),
	.I1(\core/n2214_15 ),
	.I2(\core/n5706_8 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5706_5 )
);
defparam \core/n5706_s2 .INIT=16'h4F00;
LUT3 \core/n5707_s1  (
	.I0(\core/n5707_9 ),
	.I1(\core/n2214_15 ),
	.I2(\core/n2226_8 ),
	.F(\core/n5707_4 )
);
defparam \core/n5707_s1 .INIT=8'h0B;
LUT4 \core/n5707_s3  (
	.I0(\core/n5706_6 ),
	.I1(\core/n2210_8 ),
	.I2(\core/n5707_4 ),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n5707_6 )
);
defparam \core/n5707_s3 .INIT=16'hE00F;
LUT4 \core/n5708_s1  (
	.I0(\core/n5332_10 ),
	.I1(\core/n5706_6 ),
	.I2(\core/n2211_14 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5708_4 )
);
defparam \core/n5708_s1 .INIT=16'h00EF;
LUT4 \core/n5710_s1  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5772_7 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n5771_6 ),
	.F(\core/n5710_4 )
);
defparam \core/n5710_s1 .INIT=16'h008F;
LUT4 \core/n5710_s2  (
	.I0(\core/n5707_9 ),
	.I1(\core/n2214_15 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5710_5 )
);
defparam \core/n5710_s2 .INIT=16'h00BF;
LUT4 \core/n5710_s3  (
	.I0(\core/n5710_7 ),
	.I1(\core/n5710_8 ),
	.I2(\core/n5710_12 ),
	.I3(\core/n2205_19 ),
	.F(\core/n5710_6 )
);
defparam \core/n5710_s3 .INIT=16'hB0BB;
LUT4 \core/n5712_s1  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/n5712_7 ),
	.I2(\core/n5346_8 ),
	.I3(\core/n5712_8 ),
	.F(\core/n5712_4 )
);
defparam \core/n5712_s1 .INIT=16'h4000;
LUT2 \core/n5712_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/n1860_4 ),
	.F(\core/n5712_5 )
);
defparam \core/n5712_s2 .INIT=4'h1;
LUT4 \core/n5712_s3  (
	.I0(\core/n5712_16 ),
	.I1(\core/n5712_10 ),
	.I2(\core/n5712_11 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5712_6 )
);
defparam \core/n5712_s3 .INIT=16'hF00E;
LUT2 \core/n5713_s1  (
	.I0(\core/n5712_4 ),
	.I1(\core/n1861_4 ),
	.F(\core/n5713_4 )
);
defparam \core/n5713_s1 .INIT=4'h1;
LUT3 \core/n5713_s2  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5712_16 ),
	.I2(\core/n5767_10 ),
	.F(\core/n5713_5 )
);
defparam \core/n5713_s2 .INIT=8'h10;
LUT4 \core/n5713_s3  (
	.I0(\core/n5765_11 ),
	.I1(\core/n5713_7 ),
	.I2(\core/n5713_8 ),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n5713_6 )
);
defparam \core/n5713_s3 .INIT=16'h4FFC;
LUT2 \core/n5714_s1  (
	.I0(\core/n5416_5 ),
	.I1(\core/n1862_4 ),
	.F(\core/n5714_4 )
);
defparam \core/n5714_s1 .INIT=4'h1;
LUT3 \core/n5714_s2  (
	.I0(\core/n1952_9 ),
	.I1(\core/n5416_5 ),
	.I2(\core/n5716_4 ),
	.F(\core/n5714_5 )
);
defparam \core/n5714_s2 .INIT=8'h08;
LUT4 \core/n5714_s3  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5712_16 ),
	.I2(\core/n5767_10 ),
	.I3(\core/n5714_9 ),
	.F(\core/n5714_6 )
);
defparam \core/n5714_s3 .INIT=16'h00EF;
LUT4 \core/n5715_s1  (
	.I0(\core/n5772_7 ),
	.I1(\core/n1860_8 ),
	.I2(\core/n5715_8 ),
	.I3(\core/n5716_4 ),
	.F(\core/n5715_4 )
);
defparam \core/n5715_s1 .INIT=16'hBF00;
LUT4 \core/n5715_s2  (
	.I0(\core/n5712_10 ),
	.I1(\core/n5712_16 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5715_9 ),
	.F(\core/n5715_5 )
);
defparam \core/n5715_s2 .INIT=16'hF100;
LUT3 \core/n5715_s3  (
	.I0(\core/n5712_4 ),
	.I1(\core/n1863_4 ),
	.I2(\core/n5416_5 ),
	.F(\core/n5715_6 )
);
defparam \core/n5715_s3 .INIT=8'h0E;
LUT3 \core/n5715_s4  (
	.I0(\core/n2226_9 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n5715_10 ),
	.F(\core/n5715_7 )
);
defparam \core/n5715_s4 .INIT=8'h0D;
LUT4 \core/n5716_s1  (
	.I0(\core/n5707_9 ),
	.I1(\core/n2220_9 ),
	.I2(\core/n5765_11 ),
	.I3(\core/n5716_9 ),
	.F(\core/n5716_4 )
);
defparam \core/n5716_s1 .INIT=16'h0B00;
LUT4 \core/n5716_s3  (
	.I0(\core/n5712_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2227_6 ),
	.I3(\core/n5416_5 ),
	.F(\core/n5716_6 )
);
defparam \core/n5716_s3 .INIT=16'h0FBB;
LUT4 \core/n5718_s1  (
	.I0(\core/n5718_14 ),
	.I1(\core/n5718_8 ),
	.I2(\core/mem_16bit_buffer [13]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n5718_4 )
);
defparam \core/n5718_s1 .INIT=16'hBBF0;
LUT4 \core/n5718_s2  (
	.I0(\core/n5718_9 ),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5718_5 )
);
defparam \core/n5718_s2 .INIT=16'hF71F;
LUT4 \core/n5719_s1  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/n5719_5 ),
	.I2(\core/n5768_9 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5719_4 )
);
defparam \core/n5719_s1 .INIT=16'h0D03;
LUT4 \core/n5720_s1  (
	.I0(\core/mem_rdata_latched [1]),
	.I1(\core/n5720_5 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5720_8 ),
	.F(\core/n5720_4 )
);
defparam \core/n5720_s1 .INIT=16'h00EF;
LUT4 \core/n5752_s1  (
	.I0(\core/n5752_5 ),
	.I1(\core/n5752_6 ),
	.I2(\core/mem_16bit_buffer [14]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n5752_4 )
);
defparam \core/n5752_s1 .INIT=16'hBBF0;
LUT4 \core/n5765_s1  (
	.I0(\core/n5317_4 ),
	.I1(\core/n5359_14 ),
	.I2(\core/n2205_19 ),
	.I3(\core/n5765_8 ),
	.F(\core/n5765_4 )
);
defparam \core/n5765_s1 .INIT=16'h008F;
LUT4 \core/n5765_s3  (
	.I0(\core/n1860_7 ),
	.I1(\core/n5706_6 ),
	.I2(\core/n5765_9 ),
	.I3(\core/n2226_8 ),
	.F(\core/n5765_6 )
);
defparam \core/n5765_s3 .INIT=16'h008F;
LUT3 \core/n5853_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n5853_4 )
);
defparam \core/n5853_s1 .INIT=8'h01;
LUT2 \core/n5904_s1  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/is_alu_reg_imm ),
	.F(\core/n5904_4 )
);
defparam \core/n5904_s1 .INIT=4'h8;
LUT4 \core/n5921_s1  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_rdata_q [29]),
	.I3(\core/n5921_5 ),
	.F(\core/n5921_4 )
);
defparam \core/n5921_s1 .INIT=16'h0100;
LUT4 \core/n5934_s1  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5943_4 ),
	.F(\core/n5934_4 )
);
defparam \core/n5934_s1 .INIT=16'h4000;
LUT2 \core/n5938_s1  (
	.I0(\core/is_alu_reg_reg ),
	.I1(\core/n5921_4 ),
	.F(\core/n5938_4 )
);
defparam \core/n5938_s1 .INIT=4'h8;
LUT4 \core/n5943_s1  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_rdata_q [30]),
	.I3(\core/n5921_5 ),
	.F(\core/n5943_4 )
);
defparam \core/n5943_s1 .INIT=16'h1000;
LUT4 \core/n6005_s1  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [5]),
	.I2(\core/mem_rdata_q [4]),
	.I3(\core/n6005_8 ),
	.F(\core/n6005_4 )
);
defparam \core/n6005_s1 .INIT=16'h0100;
LUT4 \core/n6005_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/n6005_9 ),
	.I3(\core/mem_rdata_q [15]),
	.F(\core/n6005_5 )
);
defparam \core/n6005_s2 .INIT=16'h1000;
LUT4 \core/n6005_s3  (
	.I0(\core/mem_rdata_q [24]),
	.I1(\core/n6005_10 ),
	.I2(\core/n5921_4 ),
	.I3(\core/n6015_4 ),
	.F(\core/n6005_6 )
);
defparam \core/n6005_s3 .INIT=16'h4000;
LUT4 \core/n6005_s4  (
	.I0(\core/mem_rdata_q [10]),
	.I1(\core/mem_rdata_q [9]),
	.I2(\core/mem_rdata_q [8]),
	.I3(\core/mem_rdata_q [7]),
	.F(\core/n6005_7 )
);
defparam \core/n6005_s4 .INIT=16'h0001;
LUT4 \core/n6015_s1  (
	.I0(\core/n6015_5 ),
	.I1(\core/mem_rdata_q [6]),
	.I2(\core/mem_rdata_q [5]),
	.I3(\core/mem_rdata_q [4]),
	.F(\core/n6015_4 )
);
defparam \core/n6015_s1 .INIT=16'h8000;
LUT3 \core/n6070_s1  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/n6093_5 ),
	.F(\core/n6070_4 )
);
defparam \core/n6070_s1 .INIT=8'h10;
LUT2 \core/n6093_s1  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/mem_rdata_q [25]),
	.F(\core/n6093_4 )
);
defparam \core/n6093_s1 .INIT=4'h4;
LUT4 \core/n6093_s2  (
	.I0(\core/mem_rdata_q [31]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/n6093_6 ),
	.I3(\core/n6005_4 ),
	.F(\core/n6093_5 )
);
defparam \core/n6093_s2 .INIT=16'h1000;
LUT4 \core/n6110_s1  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/n5921_4 ),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5934_4 ),
	.F(\core/n6110_4 )
);
defparam \core/n6110_s1 .INIT=16'h00BF;
LUT4 \core/n22212_s1  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n22212_5 ),
	.F(\core/n22212_4 )
);
defparam \core/n22212_s1 .INIT=16'h1000;
LUT4 \core/n11111_s2  (
	.I0(\core/n11111_6 ),
	.I1(\core/latched_csr [4]),
	.I2(\core/latched_csr [5]),
	.I3(\core/n11111_7 ),
	.F(\core/n11111_5 )
);
defparam \core/n11111_s2 .INIT=16'h8000;
LUT3 \core/n11117_s1  (
	.I0(cmt_dcause_Z[1]),
	.I1(cmt_dcause_Z[2]),
	.I2(cmt_dcause_Z[0]),
	.F(\core/n11117_4 )
);
defparam \core/n11117_s1 .INIT=8'h10;
LUT2 \core/n11225_s1  (
	.I0(\core/latched_csr [2]),
	.I1(\core/latched_csr [3]),
	.F(\core/n11225_4 )
);
defparam \core/n11225_s1 .INIT=4'h1;
LUT2 \core/n11234_s1  (
	.I0(\core/n11111_7 ),
	.I1(\core/n11234_5 ),
	.F(\core/n11234_4 )
);
defparam \core/n11234_s1 .INIT=4'h8;
LUT4 \core/n11244_s1  (
	.I0(\core/n11244_5 ),
	.I1(\core/latched_csr [6]),
	.I2(\core/latched_csr [8]),
	.I3(\core/n11234_5 ),
	.F(\core/n11244_4 )
);
defparam \core/n11244_s1 .INIT=16'h8000;
LUT4 \core/n11340_s1  (
	.I0(\core/latched_csr [1]),
	.I1(\core/latched_csr [0]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11244_4 ),
	.F(\core/n11340_4 )
);
defparam \core/n11340_s1 .INIT=16'h4000;
LUT4 \core/n11539_s2  (
	.I0(\core/csr_mcause [2]),
	.I1(\core/n11540_5 ),
	.I2(\core/n11539_7 ),
	.I3(\core/csr_mcause_30_11 ),
	.F(\core/n11539_5 )
);
defparam \core/n11539_s2 .INIT=16'hF077;
LUT4 \core/n11539_s3  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11244_4 ),
	.F(\core/n11539_6 )
);
defparam \core/n11539_s3 .INIT=16'h4000;
LUT3 \core/n11540_s1  (
	.I0(\core/csr_mcause [1]),
	.I1(\core/mem_do_wdata ),
	.I2(\core/csr_mcause_30_11 ),
	.F(\core/n11540_4 )
);
defparam \core/n11540_s1 .INIT=8'h35;
LUT4 \core/n11540_s2  (
	.I0(\core/n15287_9 ),
	.I1(\core/n11326_3 ),
	.I2(\core/next_irq_pending [3]),
	.I3(\core/n11509_16 ),
	.F(\core/n11540_5 )
);
defparam \core/n11540_s2 .INIT=16'h007F;
LUT2 \core/n11581_s1  (
	.I0(\core/latched_csr [3]),
	.I1(\core/latched_csr [2]),
	.F(\core/n11581_4 )
);
defparam \core/n11581_s1 .INIT=4'h4;
LUT3 \core/n11639_s2  (
	.I0(\core/reg_pc [31]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11639_5 )
);
defparam \core/n11639_s2 .INIT=8'h35;
LUT4 \core/n11639_s3  (
	.I0(\core/latched_csr [0]),
	.I1(\core/latched_csr [1]),
	.I2(\core/n11225_4 ),
	.I3(\core/n11244_4 ),
	.F(\core/n11639_6 )
);
defparam \core/n11639_s3 .INIT=16'h8000;
LUT3 \core/n11640_s2  (
	.I0(\core/reg_pc [30]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11640_5 )
);
defparam \core/n11640_s2 .INIT=8'h35;
LUT3 \core/n11641_s2  (
	.I0(\core/reg_pc [29]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11641_5 )
);
defparam \core/n11641_s2 .INIT=8'h35;
LUT3 \core/n11642_s2  (
	.I0(\core/reg_pc [28]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11642_5 )
);
defparam \core/n11642_s2 .INIT=8'h35;
LUT3 \core/n11643_s2  (
	.I0(\core/reg_pc [27]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11643_5 )
);
defparam \core/n11643_s2 .INIT=8'h35;
LUT3 \core/n11644_s2  (
	.I0(\core/reg_pc [26]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11644_5 )
);
defparam \core/n11644_s2 .INIT=8'h35;
LUT3 \core/n11645_s2  (
	.I0(\core/reg_pc [25]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11645_5 )
);
defparam \core/n11645_s2 .INIT=8'h35;
LUT3 \core/n11646_s2  (
	.I0(\core/reg_pc [24]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11646_5 )
);
defparam \core/n11646_s2 .INIT=8'h35;
LUT3 \core/n11647_s2  (
	.I0(\core/reg_pc [23]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11647_5 )
);
defparam \core/n11647_s2 .INIT=8'h35;
LUT3 \core/n11648_s2  (
	.I0(\core/reg_pc [22]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11648_5 )
);
defparam \core/n11648_s2 .INIT=8'h35;
LUT3 \core/n11649_s2  (
	.I0(\core/reg_pc [21]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11649_5 )
);
defparam \core/n11649_s2 .INIT=8'h35;
LUT3 \core/n11650_s2  (
	.I0(\core/reg_pc [20]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11650_5 )
);
defparam \core/n11650_s2 .INIT=8'h35;
LUT3 \core/n11651_s2  (
	.I0(\core/reg_pc [19]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11651_5 )
);
defparam \core/n11651_s2 .INIT=8'h35;
LUT3 \core/n11652_s2  (
	.I0(\core/reg_pc [18]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11652_5 )
);
defparam \core/n11652_s2 .INIT=8'h35;
LUT3 \core/n11653_s2  (
	.I0(\core/reg_pc [17]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11653_5 )
);
defparam \core/n11653_s2 .INIT=8'h35;
LUT3 \core/n11654_s2  (
	.I0(\core/reg_pc [16]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11654_5 )
);
defparam \core/n11654_s2 .INIT=8'h35;
LUT3 \core/n11655_s2  (
	.I0(\core/reg_pc [15]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11655_5 )
);
defparam \core/n11655_s2 .INIT=8'h35;
LUT3 \core/n11656_s2  (
	.I0(\core/reg_pc [14]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11656_5 )
);
defparam \core/n11656_s2 .INIT=8'h35;
LUT3 \core/n11657_s2  (
	.I0(\core/reg_pc [13]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11657_5 )
);
defparam \core/n11657_s2 .INIT=8'h35;
LUT3 \core/n11658_s2  (
	.I0(\core/reg_pc [12]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11658_5 )
);
defparam \core/n11658_s2 .INIT=8'h35;
LUT3 \core/n11659_s2  (
	.I0(\core/reg_pc [11]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11659_5 )
);
defparam \core/n11659_s2 .INIT=8'h35;
LUT3 \core/n11660_s2  (
	.I0(\core/reg_pc [10]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11660_5 )
);
defparam \core/n11660_s2 .INIT=8'h35;
LUT3 \core/n11661_s2  (
	.I0(\core/reg_pc [9]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11661_5 )
);
defparam \core/n11661_s2 .INIT=8'h35;
LUT3 \core/n11662_s2  (
	.I0(\core/reg_pc [8]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11662_5 )
);
defparam \core/n11662_s2 .INIT=8'h35;
LUT3 \core/n11663_s2  (
	.I0(\core/reg_pc [7]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11663_5 )
);
defparam \core/n11663_s2 .INIT=8'h35;
LUT3 \core/n11664_s2  (
	.I0(\core/reg_pc [6]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11664_5 )
);
defparam \core/n11664_s2 .INIT=8'h35;
LUT3 \core/n11665_s2  (
	.I0(\core/reg_pc [5]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11665_5 )
);
defparam \core/n11665_s2 .INIT=8'h35;
LUT3 \core/n11666_s2  (
	.I0(\core/reg_pc [4]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11666_5 )
);
defparam \core/n11666_s2 .INIT=8'h35;
LUT3 \core/n11667_s2  (
	.I0(\core/reg_pc [3]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11667_5 )
);
defparam \core/n11667_s2 .INIT=8'h35;
LUT3 \core/n11668_s2  (
	.I0(\core/reg_pc [2]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11668_5 )
);
defparam \core/n11668_s2 .INIT=8'h35;
LUT3 \core/n11669_s2  (
	.I0(\core/reg_pc [1]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11669_5 )
);
defparam \core/n11669_s2 .INIT=8'h35;
LUT3 \core/n11670_s2  (
	.I0(\core/reg_pc [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/next_irq_pending [2]),
	.F(\core/n11670_5 )
);
defparam \core/n11670_s2 .INIT=8'h35;
LUT4 \core/n12232_s1  (
	.I0(\core/csr_cycle [25]),
	.I1(\core/csr_cycle [26]),
	.I2(\core/csr_cycle [27]),
	.I3(\core/n12232_7 ),
	.F(\core/n12232_4 )
);
defparam \core/n12232_s1 .INIT=16'h8000;
LUT4 \core/n12232_s2  (
	.I0(\core/n12232_8 ),
	.I1(\core/csr_cycle [20]),
	.I2(\core/csr_cycle [21]),
	.I3(\core/n12232_9 ),
	.F(\core/n12232_5 )
);
defparam \core/n12232_s2 .INIT=16'h8000;
LUT4 \core/n12232_s3  (
	.I0(\core/n12232_10 ),
	.I1(\core/n12232_11 ),
	.I2(\core/n12232_12 ),
	.I3(\core/n12232_13 ),
	.F(\core/n12232_6 )
);
defparam \core/n12232_s3 .INIT=16'h8000;
LUT2 \core/n12470_s2  (
	.I0(\core/instr_timer ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12470_5 )
);
defparam \core/n12470_s2 .INIT=4'h8;
LUT2 \core/n12471_s1  (
	.I0(\core/n12478_4 ),
	.I1(\core/n12471_5 ),
	.F(\core/n12471_4 )
);
defparam \core/n12471_s1 .INIT=4'h8;
LUT4 \core/n12472_s1  (
	.I0(\core/timer [27]),
	.I1(\core/timer [28]),
	.I2(\core/n12478_4 ),
	.I3(\core/n12472_5 ),
	.F(\core/n12472_4 )
);
defparam \core/n12472_s1 .INIT=16'h1000;
LUT3 \core/n12473_s1  (
	.I0(\core/timer [27]),
	.I1(\core/n12478_4 ),
	.I2(\core/n12472_5 ),
	.F(\core/n12473_4 )
);
defparam \core/n12473_s1 .INIT=8'h40;
LUT2 \core/n12474_s1  (
	.I0(\core/n12478_4 ),
	.I1(\core/n12472_5 ),
	.F(\core/n12474_4 )
);
defparam \core/n12474_s1 .INIT=4'h8;
LUT4 \core/n12475_s1  (
	.I0(\core/timer [23]),
	.I1(\core/timer [24]),
	.I2(\core/timer [25]),
	.I3(\core/n12478_4 ),
	.F(\core/n12475_4 )
);
defparam \core/n12475_s1 .INIT=16'h0100;
LUT3 \core/n12476_s1  (
	.I0(\core/timer [23]),
	.I1(\core/timer [24]),
	.I2(\core/n12478_4 ),
	.F(\core/n12476_4 )
);
defparam \core/n12476_s1 .INIT=8'h10;
LUT2 \core/n12477_s1  (
	.I0(\core/timer [23]),
	.I1(\core/n12478_4 ),
	.F(\core/n12477_4 )
);
defparam \core/n12477_s1 .INIT=4'h4;
LUT4 \core/n12478_s1  (
	.I0(\core/timer [20]),
	.I1(\core/timer [21]),
	.I2(\core/timer [22]),
	.I3(\core/n12481_4 ),
	.F(\core/n12478_4 )
);
defparam \core/n12478_s1 .INIT=16'h0100;
LUT3 \core/n12479_s1  (
	.I0(\core/timer [20]),
	.I1(\core/timer [21]),
	.I2(\core/n12481_4 ),
	.F(\core/n12479_4 )
);
defparam \core/n12479_s1 .INIT=8'h10;
LUT2 \core/n12480_s1  (
	.I0(\core/timer [20]),
	.I1(\core/n12481_4 ),
	.F(\core/n12480_4 )
);
defparam \core/n12480_s1 .INIT=4'h4;
LUT4 \core/n12481_s1  (
	.I0(\core/timer [17]),
	.I1(\core/timer [18]),
	.I2(\core/timer [19]),
	.I3(\core/n12484_4 ),
	.F(\core/n12481_4 )
);
defparam \core/n12481_s1 .INIT=16'h0100;
LUT3 \core/n12482_s1  (
	.I0(\core/timer [17]),
	.I1(\core/timer [18]),
	.I2(\core/n12484_4 ),
	.F(\core/n12482_4 )
);
defparam \core/n12482_s1 .INIT=8'h10;
LUT2 \core/n12483_s1  (
	.I0(\core/timer [17]),
	.I1(\core/n12484_4 ),
	.F(\core/n12483_4 )
);
defparam \core/n12483_s1 .INIT=4'h4;
LUT4 \core/n12484_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/timer [16]),
	.I3(\core/n12487_4 ),
	.F(\core/n12484_4 )
);
defparam \core/n12484_s1 .INIT=16'h0100;
LUT3 \core/n12485_s1  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/n12487_4 ),
	.F(\core/n12485_4 )
);
defparam \core/n12485_s1 .INIT=8'h10;
LUT3 \core/n12487_s1  (
	.I0(\core/timer [12]),
	.I1(\core/timer [13]),
	.I2(\core/n12489_7 ),
	.F(\core/n12487_4 )
);
defparam \core/n12487_s1 .INIT=8'h10;
LUT3 \core/n12490_s1  (
	.I0(\core/timer [9]),
	.I1(\core/timer [10]),
	.I2(\core/n12492_6 ),
	.F(\core/n12490_4 )
);
defparam \core/n12490_s1 .INIT=8'h10;
LUT2 \core/n12493_s1  (
	.I0(\core/timer [7]),
	.I1(\core/n12494_4 ),
	.F(\core/n12493_4 )
);
defparam \core/n12493_s1 .INIT=4'h4;
LUT4 \core/n12494_s1  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/timer [6]),
	.I3(\core/n12497_5 ),
	.F(\core/n12494_4 )
);
defparam \core/n12494_s1 .INIT=16'h0100;
LUT4 \core/n12495_s1  (
	.I0(\core/timer [4]),
	.I1(\core/timer [5]),
	.I2(\core/n12497_5 ),
	.I3(\core/timer [6]),
	.F(\core/n12495_4 )
);
defparam \core/n12495_s1 .INIT=16'h10EF;
LUT2 \core/n12496_s1  (
	.I0(\core/timer [4]),
	.I1(\core/n12497_5 ),
	.F(\core/n12496_4 )
);
defparam \core/n12496_s1 .INIT=4'h4;
LUT4 \core/n12497_s1  (
	.I0(\core/n11945_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/n12497_6 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12497_4 )
);
defparam \core/n12497_s1 .INIT=16'h00F8;
LUT4 \core/n12497_s2  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.I2(\core/timer [2]),
	.I3(\core/timer [3]),
	.F(\core/n12497_5 )
);
defparam \core/n12497_s2 .INIT=16'h0001;
LUT3 \core/n12498_s1  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.I2(\core/timer [2]),
	.F(\core/n12498_4 )
);
defparam \core/n12498_s1 .INIT=8'h01;
LUT2 \core/n12499_s1  (
	.I0(\core/timer [0]),
	.I1(\core/timer [1]),
	.F(\core/n12499_4 )
);
defparam \core/n12499_s1 .INIT=4'h1;
LUT4 \core/n12500_s1  (
	.I0(\core/n11948_157 ),
	.I1(\core/cpuregs_rs1_0_6 ),
	.I2(\core/n12500_5 ),
	.I3(\core/cpuregs_rs1_0_8 ),
	.F(\core/n12500_4 )
);
defparam \core/n12500_s1 .INIT=16'h00F8;
LUT4 \core/n15183_s1  (
	.I0(\core/n15183_5 ),
	.I1(\core/n15183_6 ),
	.I2(\core/timer_31_9 ),
	.I3(\core/next_irq_pending [0]),
	.F(\core/n15183_4 )
);
defparam \core/n15183_s1 .INIT=16'h007F;
LUT2 \core/n13527_s3  (
	.I0(\core/n13527_8 ),
	.I1(\core/n23497_4 ),
	.F(\core/n13527_6 )
);
defparam \core/n13527_s3 .INIT=4'h8;
LUT3 \core/n13528_s2  (
	.I0(\core/n12867_1 ),
	.I1(\core/n13098_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13528_5 )
);
defparam \core/n13528_s2 .INIT=8'hCA;
LUT3 \core/n13529_s2  (
	.I0(\core/n12868_1 ),
	.I1(\core/n13099_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13529_5 )
);
defparam \core/n13529_s2 .INIT=8'hCA;
LUT3 \core/n13530_s2  (
	.I0(\core/n12869_1 ),
	.I1(\core/n13100_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13530_5 )
);
defparam \core/n13530_s2 .INIT=8'hCA;
LUT3 \core/n13531_s2  (
	.I0(\core/n12870_1 ),
	.I1(\core/n13101_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13531_5 )
);
defparam \core/n13531_s2 .INIT=8'hCA;
LUT3 \core/n13532_s2  (
	.I0(\core/n12871_1 ),
	.I1(\core/n13102_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13532_5 )
);
defparam \core/n13532_s2 .INIT=8'hCA;
LUT3 \core/n13533_s2  (
	.I0(\core/n12872_1 ),
	.I1(\core/n13103_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13533_5 )
);
defparam \core/n13533_s2 .INIT=8'hCA;
LUT3 \core/n13534_s2  (
	.I0(\core/n12873_1 ),
	.I1(\core/n13104_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13534_5 )
);
defparam \core/n13534_s2 .INIT=8'hCA;
LUT3 \core/n13535_s2  (
	.I0(\core/n12874_1 ),
	.I1(\core/n13105_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13535_5 )
);
defparam \core/n13535_s2 .INIT=8'hCA;
LUT3 \core/n13536_s2  (
	.I0(\core/n12875_1 ),
	.I1(\core/n13106_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13536_5 )
);
defparam \core/n13536_s2 .INIT=8'hCA;
LUT3 \core/n13537_s2  (
	.I0(\core/n12876_1 ),
	.I1(\core/n13107_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13537_5 )
);
defparam \core/n13537_s2 .INIT=8'hCA;
LUT3 \core/n13538_s2  (
	.I0(\core/n12877_1 ),
	.I1(\core/n13108_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13538_5 )
);
defparam \core/n13538_s2 .INIT=8'hCA;
LUT3 \core/n13539_s2  (
	.I0(\core/n12878_1 ),
	.I1(\core/n13109_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13539_5 )
);
defparam \core/n13539_s2 .INIT=8'hCA;
LUT3 \core/n13540_s2  (
	.I0(\core/n12879_1 ),
	.I1(\core/n13110_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13540_5 )
);
defparam \core/n13540_s2 .INIT=8'hCA;
LUT3 \core/n13541_s2  (
	.I0(\core/n12880_1 ),
	.I1(\core/n13111_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13541_5 )
);
defparam \core/n13541_s2 .INIT=8'hCA;
LUT3 \core/n13542_s2  (
	.I0(\core/n12881_1 ),
	.I1(\core/n13112_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13542_5 )
);
defparam \core/n13542_s2 .INIT=8'hCA;
LUT3 \core/n13543_s2  (
	.I0(\core/n12882_1 ),
	.I1(\core/n13113_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13543_5 )
);
defparam \core/n13543_s2 .INIT=8'hCA;
LUT3 \core/n13544_s2  (
	.I0(\core/n12883_1 ),
	.I1(\core/n13114_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13544_5 )
);
defparam \core/n13544_s2 .INIT=8'hCA;
LUT3 \core/n13545_s2  (
	.I0(\core/n12884_1 ),
	.I1(\core/n13115_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13545_5 )
);
defparam \core/n13545_s2 .INIT=8'hCA;
LUT3 \core/n13546_s2  (
	.I0(\core/n12885_1 ),
	.I1(\core/n13116_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13546_5 )
);
defparam \core/n13546_s2 .INIT=8'hCA;
LUT3 \core/n13547_s2  (
	.I0(\core/n12886_1 ),
	.I1(\core/n13117_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13547_5 )
);
defparam \core/n13547_s2 .INIT=8'hCA;
LUT3 \core/n13548_s2  (
	.I0(\core/n12887_1 ),
	.I1(\core/n13118_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13548_5 )
);
defparam \core/n13548_s2 .INIT=8'hCA;
LUT3 \core/n13549_s2  (
	.I0(\core/n12888_1 ),
	.I1(\core/n13119_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13549_5 )
);
defparam \core/n13549_s2 .INIT=8'hCA;
LUT3 \core/n13550_s2  (
	.I0(\core/n12889_1 ),
	.I1(\core/n13120_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13550_5 )
);
defparam \core/n13550_s2 .INIT=8'hCA;
LUT3 \core/n13551_s2  (
	.I0(\core/n12890_1 ),
	.I1(\core/n13121_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13551_5 )
);
defparam \core/n13551_s2 .INIT=8'hCA;
LUT3 \core/n13552_s2  (
	.I0(\core/n12891_1 ),
	.I1(\core/n13122_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13552_5 )
);
defparam \core/n13552_s2 .INIT=8'hCA;
LUT3 \core/n13553_s2  (
	.I0(\core/n12892_1 ),
	.I1(\core/n13123_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13553_5 )
);
defparam \core/n13553_s2 .INIT=8'hCA;
LUT3 \core/n13554_s2  (
	.I0(\core/n12893_1 ),
	.I1(\core/n13124_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13554_5 )
);
defparam \core/n13554_s2 .INIT=8'hCA;
LUT3 \core/n13555_s2  (
	.I0(\core/n12894_1 ),
	.I1(\core/n13125_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13555_5 )
);
defparam \core/n13555_s2 .INIT=8'hCA;
LUT3 \core/n13556_s2  (
	.I0(\core/n12895_6 ),
	.I1(\core/n13126_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13556_5 )
);
defparam \core/n13556_s2 .INIT=8'hCA;
LUT3 \core/n13557_s2  (
	.I0(\core/n12896_1 ),
	.I1(\core/n13127_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13557_5 )
);
defparam \core/n13557_s2 .INIT=8'hCA;
LUT4 \core/n23497_s1  (
	.I0(\core/n11077_3 ),
	.I1(\core/n23497_5 ),
	.I2(\core/n23497_6 ),
	.I3(\core/n15287_9 ),
	.F(\core/n23497_4 )
);
defparam \core/n23497_s1 .INIT=16'h1F00;
LUT2 \core/n23088_s1  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n23497_4 ),
	.F(\core/n23088_4 )
);
defparam \core/n23088_s1 .INIT=4'h8;
LUT4 \core/n23122_s1  (
	.I0(\core/n23122_6 ),
	.I1(\core/n23122_7 ),
	.I2(\core/n23122_8 ),
	.I3(\core/n23122_9 ),
	.F(\core/n23122_4 )
);
defparam \core/n23122_s1 .INIT=16'h8000;
LUT4 \core/n23122_s2  (
	.I0(\core/n23122_10 ),
	.I1(\core/n23122_11 ),
	.I2(\core/n23122_12 ),
	.I3(\core/n23122_13 ),
	.F(\core/n23122_5 )
);
defparam \core/n23122_s2 .INIT=16'h8000;
LUT4 \core/n23284_s1  (
	.I0(\core/instr_srli ),
	.I1(\core/instr_sb ),
	.I2(\core/n23284_5 ),
	.I3(\core/n23284_6 ),
	.F(\core/n23284_4 )
);
defparam \core/n23284_s1 .INIT=16'h1000;
LUT4 \core/n23488_s2  (
	.I0(\core/n23488_8 ),
	.I1(\core/mem_wordsize [1]),
	.I2(n519_5),
	.I3(\core/n11539_7 ),
	.F(\core/n23488_5 )
);
defparam \core/n23488_s2 .INIT=16'h0001;
LUT3 \core/n16226_s1  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16226_4 )
);
defparam \core/n16226_s1 .INIT=8'hB0;
LUT4 \core/n16226_s2  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/cpu_state.cpu_state_trap ),
	.I2(\core/n16226_6 ),
	.I3(\core/mem_wordsize_1_8 ),
	.F(\core/n16226_5 )
);
defparam \core/n16226_s2 .INIT=16'h1000;
LUT3 \core/mem_la_wdata_31_s6  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/mem_la_wdata_31_11 )
);
defparam \core/mem_la_wdata_31_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_30_s6  (
	.I0(\core/reg_op2 [30]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_30_11 )
);
defparam \core/mem_la_wdata_30_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_29_s6  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op2 [13]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_29_11 )
);
defparam \core/mem_la_wdata_29_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_28_s6  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op2 [12]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_28_11 )
);
defparam \core/mem_la_wdata_28_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_27_s6  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_27_11 )
);
defparam \core/mem_la_wdata_27_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_26_s6  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [10]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_26_11 )
);
defparam \core/mem_la_wdata_26_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_25_s6  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_25_11 )
);
defparam \core/mem_la_wdata_25_s6 .INIT=8'h3A;
LUT3 \core/mem_la_wdata_24_s6  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op2 [8]),
	.I2(\core/mem_wordsize [0]),
	.F(\core/mem_la_wdata_24_11 )
);
defparam \core/mem_la_wdata_24_s6 .INIT=8'h3A;
LUT2 \core/n5416_s2  (
	.I0(\core/mem_16bit_buffer [1]),
	.I1(\core/mem_16bit_buffer [0]),
	.F(\core/n5416_6 )
);
defparam \core/n5416_s2 .INIT=4'h8;
LUT2 \core/n2528_s7  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_state [1]),
	.F(\core/n2528_11 )
);
defparam \core/n2528_s7 .INIT=4'h1;
LUT3 \core/n5772_s4  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n5772_13 ),
	.F(\core/n5772_7 )
);
defparam \core/n5772_s4 .INIT=8'h10;
LUT2 \core/n5771_s3  (
	.I0(\core/n5752_4 ),
	.I1(\core/n5718_4 ),
	.F(\core/n5771_6 )
);
defparam \core/n5771_s3 .INIT=4'h4;
LUT2 \core/n5767_s3  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.F(\core/n5767_6 )
);
defparam \core/n5767_s3 .INIT=4'h8;
LUT4 \core/wr_dcsr_ena_s3  (
	.I0(\core/wr_dcsr_ena_6 ),
	.I1(\core/decoded_csr [4]),
	.I2(\core/decoded_csr [5]),
	.I3(\core/wr_dcsr_ena_7 ),
	.F(\core/wr_dcsr_ena_5 )
);
defparam \core/wr_dcsr_ena_s3 .INIT=16'h8000;
LUT3 \core/n16062_s4  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/next_irq_pending [3]),
	.F(\core/n16062_8 )
);
defparam \core/n16062_s4 .INIT=8'h01;
LUT4 \core/mem_16bit_buffer_15_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/n2421_3 ),
	.I2(\core/mem_16bit_buffer_15_11 ),
	.I3(\core/mem_la_read_4 ),
	.F(\core/mem_16bit_buffer_15_8 )
);
defparam \core/mem_16bit_buffer_15_s4 .INIT=16'hBBF0;
LUT4 \core/csr_mepc_31_s4  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/csr_mepc_31_10 ),
	.I2(\core/cpu_state.cpu_state_trap ),
	.I3(\core/n11340_4 ),
	.F(\core/csr_mepc_31_9 )
);
defparam \core/csr_mepc_31_s4 .INIT=16'h000E;
LUT3 \core/timer_31_s4  (
	.I0(\core/timer [30]),
	.I1(\core/timer [31]),
	.I2(\core/n12471_5 ),
	.F(\core/timer_31_9 )
);
defparam \core/timer_31_s4 .INIT=8'h10;
LUT4 \core/n15250_s15  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/cpu_state.cpu_state_shift ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15250_20 )
);
defparam \core/n15250_s15 .INIT=16'h0001;
LUT2 \core/mem_wordsize_1_s4  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.F(\core/mem_wordsize_1_8 )
);
defparam \core/mem_wordsize_1_s4 .INIT=4'h1;
LUT4 \core/irq_active_s5  (
	.I0(irq_reg_2[4]),
	.I1(irq_reg_1[4]),
	.I2(\core/n11077_3 ),
	.I3(\core/irq_state [0]),
	.F(\core/irq_active_10 )
);
defparam \core/irq_active_s5 .INIT=16'h0B00;
LUT4 \core/dbg_active_s5  (
	.I0(irq_reg_2[4]),
	.I1(irq_reg_1[4]),
	.I2(\core/n11077_3 ),
	.I3(\core/irq_state [0]),
	.F(\core/dbg_active_10 )
);
defparam \core/dbg_active_s5 .INIT=16'hF400;
LUT3 \core/n6160_s6  (
	.I0(\core/decoded_imm_uj [31]),
	.I1(\core/instr_jal ),
	.I2(\core/n6193_13 ),
	.F(\core/n6160_10 )
);
defparam \core/n6160_s6 .INIT=8'h07;
LUT3 \core/n6193_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [19]),
	.F(\core/n6193_10 )
);
defparam \core/n6193_s6 .INIT=8'hE0;
LUT3 \core/n6196_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [18]),
	.F(\core/n6196_10 )
);
defparam \core/n6196_s6 .INIT=8'hE0;
LUT3 \core/n6199_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [17]),
	.F(\core/n6199_10 )
);
defparam \core/n6199_s6 .INIT=8'hE0;
LUT3 \core/n6202_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [16]),
	.F(\core/n6202_10 )
);
defparam \core/n6202_s6 .INIT=8'hE0;
LUT3 \core/n6205_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [15]),
	.F(\core/n6205_10 )
);
defparam \core/n6205_s6 .INIT=8'hE0;
LUT3 \core/n6208_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [14]),
	.F(\core/n6208_10 )
);
defparam \core/n6208_s6 .INIT=8'hE0;
LUT3 \core/n6211_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [13]),
	.F(\core/n6211_10 )
);
defparam \core/n6211_s6 .INIT=8'hE0;
LUT3 \core/n6214_s6  (
	.I0(\core/instr_lui ),
	.I1(\core/instr_auipc ),
	.I2(\core/mem_rdata_q [12]),
	.F(\core/n6214_10 )
);
defparam \core/n6214_s6 .INIT=8'hE0;
LUT3 \core/n6217_s6  (
	.I0(\core/instr_jalr ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/is_alu_reg_imm ),
	.F(\core/n6217_10 )
);
defparam \core/n6217_s6 .INIT=8'h01;
LUT4 \core/n6217_s7  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [11]),
	.I2(\core/mem_rdata_q [7]),
	.I3(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.F(\core/n6217_11 )
);
defparam \core/n6217_s7 .INIT=16'h0777;
LUT4 \core/n6238_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [11]),
	.I3(\core/n6238_12 ),
	.F(\core/n6238_11 )
);
defparam \core/n6238_s7 .INIT=16'h1F00;
LUT4 \core/n6241_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [10]),
	.I3(\core/n6241_12 ),
	.F(\core/n6241_11 )
);
defparam \core/n6241_s7 .INIT=16'h1F00;
LUT4 \core/n6244_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [9]),
	.I3(\core/n6244_12 ),
	.F(\core/n6244_11 )
);
defparam \core/n6244_s7 .INIT=16'h1F00;
LUT4 \core/n6247_s7  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/mem_rdata_q [8]),
	.I3(\core/n6247_12 ),
	.F(\core/n6247_11 )
);
defparam \core/n6247_s7 .INIT=16'h1F00;
LUT4 \core/n6249_s7  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6249_11 )
);
defparam \core/n6249_s7 .INIT=16'h0777;
LUT4 \core/alu_out_31_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [31]),
	.I2(\core/reg_op1 [31]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_31_12 )
);
defparam \core/alu_out_31_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_31_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [31]),
	.F(\core/alu_out_31_13 )
);
defparam \core/alu_out_31_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_30_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [30]),
	.I2(\core/reg_op1 [30]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_30_12 )
);
defparam \core/alu_out_30_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_30_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [30]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [30]),
	.F(\core/alu_out_30_13 )
);
defparam \core/alu_out_30_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_29_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [29]),
	.I2(\core/reg_op1 [29]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_29_12 )
);
defparam \core/alu_out_29_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_29_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [29]),
	.F(\core/alu_out_29_13 )
);
defparam \core/alu_out_29_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_28_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [28]),
	.I2(\core/reg_op1 [28]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_28_12 )
);
defparam \core/alu_out_28_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_28_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [28]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [28]),
	.F(\core/alu_out_28_13 )
);
defparam \core/alu_out_28_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_27_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [27]),
	.I2(\core/reg_op1 [27]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_27_12 )
);
defparam \core/alu_out_27_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_27_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [27]),
	.F(\core/alu_out_27_13 )
);
defparam \core/alu_out_27_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_26_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op1 [26]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_26_12 )
);
defparam \core/alu_out_26_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_26_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [26]),
	.F(\core/alu_out_26_13 )
);
defparam \core/alu_out_26_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_25_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/reg_op1 [25]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_25_12 )
);
defparam \core/alu_out_25_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_25_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [25]),
	.F(\core/alu_out_25_13 )
);
defparam \core/alu_out_25_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_24_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op1 [24]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_24_12 )
);
defparam \core/alu_out_24_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_24_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [24]),
	.F(\core/alu_out_24_13 )
);
defparam \core/alu_out_24_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_23_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [23]),
	.I2(\core/reg_op1 [23]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_23_12 )
);
defparam \core/alu_out_23_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_23_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [23]),
	.F(\core/alu_out_23_13 )
);
defparam \core/alu_out_23_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_22_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [22]),
	.I2(\core/reg_op1 [22]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_22_12 )
);
defparam \core/alu_out_22_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_22_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [22]),
	.F(\core/alu_out_22_13 )
);
defparam \core/alu_out_22_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_21_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [21]),
	.I2(\core/reg_op1 [21]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_21_12 )
);
defparam \core/alu_out_21_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_21_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [21]),
	.F(\core/alu_out_21_13 )
);
defparam \core/alu_out_21_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_20_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op1 [20]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_20_12 )
);
defparam \core/alu_out_20_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_20_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [20]),
	.F(\core/alu_out_20_13 )
);
defparam \core/alu_out_20_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_19_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [19]),
	.I2(\core/reg_op1 [19]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_19_12 )
);
defparam \core/alu_out_19_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_19_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [19]),
	.F(\core/alu_out_19_13 )
);
defparam \core/alu_out_19_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_18_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [18]),
	.I2(\core/reg_op1 [18]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_18_12 )
);
defparam \core/alu_out_18_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_18_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [18]),
	.F(\core/alu_out_18_13 )
);
defparam \core/alu_out_18_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_17_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op1 [17]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_17_12 )
);
defparam \core/alu_out_17_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_17_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [17]),
	.F(\core/alu_out_17_13 )
);
defparam \core/alu_out_17_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_16_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [16]),
	.I2(\core/reg_op1 [16]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_16_12 )
);
defparam \core/alu_out_16_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_16_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [16]),
	.F(\core/alu_out_16_13 )
);
defparam \core/alu_out_16_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_15_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [15]),
	.I2(\core/reg_op1 [15]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_15_12 )
);
defparam \core/alu_out_15_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_15_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [15]),
	.F(\core/alu_out_15_13 )
);
defparam \core/alu_out_15_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_14_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op1 [14]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_14_12 )
);
defparam \core/alu_out_14_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_14_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [14]),
	.F(\core/alu_out_14_13 )
);
defparam \core/alu_out_14_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_13_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [13]),
	.I2(\core/reg_op1 [13]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_13_12 )
);
defparam \core/alu_out_13_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_13_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [13]),
	.F(\core/alu_out_13_13 )
);
defparam \core/alu_out_13_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_12_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [12]),
	.I2(\core/reg_op1 [12]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_12_12 )
);
defparam \core/alu_out_12_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_12_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [12]),
	.F(\core/alu_out_12_13 )
);
defparam \core/alu_out_12_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_11_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op1 [11]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_11_12 )
);
defparam \core/alu_out_11_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_11_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [11]),
	.F(\core/alu_out_11_13 )
);
defparam \core/alu_out_11_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_10_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [10]),
	.I2(\core/reg_op1 [10]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_10_12 )
);
defparam \core/alu_out_10_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_10_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [10]),
	.F(\core/alu_out_10_13 )
);
defparam \core/alu_out_10_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_9_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op1 [9]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_9_12 )
);
defparam \core/alu_out_9_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_9_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [9]),
	.F(\core/alu_out_9_13 )
);
defparam \core/alu_out_9_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_8_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [8]),
	.I2(\core/reg_op1 [8]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_8_12 )
);
defparam \core/alu_out_8_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_8_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [8]),
	.F(\core/alu_out_8_13 )
);
defparam \core/alu_out_8_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_7_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [7]),
	.I2(\core/reg_op1 [7]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_7_12 )
);
defparam \core/alu_out_7_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_7_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [7]),
	.F(\core/alu_out_7_13 )
);
defparam \core/alu_out_7_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_6_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [6]),
	.I2(\core/reg_op1 [6]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_6_12 )
);
defparam \core/alu_out_6_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_6_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [6]),
	.F(\core/alu_out_6_13 )
);
defparam \core/alu_out_6_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_5_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op1 [5]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_5_12 )
);
defparam \core/alu_out_5_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_5_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [5]),
	.F(\core/alu_out_5_13 )
);
defparam \core/alu_out_5_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_4_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [4]),
	.I2(\core/reg_op1 [4]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_4_12 )
);
defparam \core/alu_out_4_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_4_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [4]),
	.F(\core/alu_out_4_13 )
);
defparam \core/alu_out_4_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_3_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [3]),
	.I2(\core/reg_op1 [3]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_3_12 )
);
defparam \core/alu_out_3_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_3_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [3]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [3]),
	.F(\core/alu_out_3_13 )
);
defparam \core/alu_out_3_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_2_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_2_12 )
);
defparam \core/alu_out_2_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_2_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [2]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [2]),
	.F(\core/alu_out_2_13 )
);
defparam \core/alu_out_2_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_1_s8  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_1_12 )
);
defparam \core/alu_out_1_s8 .INIT=16'h14FC;
LUT4 \core/alu_out_1_s9  (
	.I0(\core/alu_out_31_16 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/alu_out_31_17 ),
	.I3(\core/reg_op2 [1]),
	.F(\core/alu_out_1_13 )
);
defparam \core/alu_out_1_s9 .INIT=16'h4F00;
LUT4 \core/alu_out_0_s8  (
	.I0(\core/instr_beq ),
	.I1(\core/instr_bne ),
	.I2(\core/n7124_3 ),
	.I3(\core/alu_out_0_15 ),
	.F(\core/alu_out_0_12 )
);
defparam \core/alu_out_0_s8 .INIT=16'h3500;
LUT4 \core/alu_out_0_s9  (
	.I0(\core/alu_out_31_14 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/reg_op2 [0]),
	.I3(\core/alu_out_31_15 ),
	.F(\core/alu_out_0_13 )
);
defparam \core/alu_out_0_s9 .INIT=16'h14FC;
LUT4 \core/alu_out_0_s10  (
	.I0(\core/is_lui_auipc_jal_jalr_addi_add_sub ),
	.I1(\core/alu_add_sub [0]),
	.I2(\core/alu_out_0_22 ),
	.I3(\core/reg_op2 [0]),
	.F(\core/alu_out_0_14 )
);
defparam \core/alu_out_0_s10 .INIT=16'h7077;
LUT4 \core/cpuregs_wrdata_31_s6  (
	.I0(\core/alu_out_q [31]),
	.I1(\core/reg_out [31]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_31_10 )
);
defparam \core/cpuregs_wrdata_31_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_31_s7  (
	.I0(\core/reg_next_pc [31]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_31_11 )
);
defparam \core/cpuregs_wrdata_31_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_30_s6  (
	.I0(\core/alu_out_q [30]),
	.I1(\core/reg_out [30]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_30_10 )
);
defparam \core/cpuregs_wrdata_30_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_30_s7  (
	.I0(\core/reg_next_pc [30]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_30_11 )
);
defparam \core/cpuregs_wrdata_30_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_29_s6  (
	.I0(\core/alu_out_q [29]),
	.I1(\core/reg_out [29]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_29_10 )
);
defparam \core/cpuregs_wrdata_29_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_29_s7  (
	.I0(\core/reg_next_pc [29]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_29_11 )
);
defparam \core/cpuregs_wrdata_29_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_28_s6  (
	.I0(\core/alu_out_q [28]),
	.I1(\core/reg_out [28]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_28_10 )
);
defparam \core/cpuregs_wrdata_28_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_28_s7  (
	.I0(\core/reg_next_pc [28]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_28_11 )
);
defparam \core/cpuregs_wrdata_28_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_27_s6  (
	.I0(\core/alu_out_q [27]),
	.I1(\core/reg_out [27]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_27_10 )
);
defparam \core/cpuregs_wrdata_27_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_27_s7  (
	.I0(\core/reg_next_pc [27]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_27_11 )
);
defparam \core/cpuregs_wrdata_27_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_26_s6  (
	.I0(\core/alu_out_q [26]),
	.I1(\core/reg_out [26]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_26_10 )
);
defparam \core/cpuregs_wrdata_26_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_26_s7  (
	.I0(\core/reg_next_pc [26]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_26_11 )
);
defparam \core/cpuregs_wrdata_26_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_25_s6  (
	.I0(\core/alu_out_q [25]),
	.I1(\core/reg_out [25]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_25_10 )
);
defparam \core/cpuregs_wrdata_25_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_25_s7  (
	.I0(\core/reg_next_pc [25]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_25_11 )
);
defparam \core/cpuregs_wrdata_25_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_24_s6  (
	.I0(\core/alu_out_q [24]),
	.I1(\core/reg_out [24]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_24_10 )
);
defparam \core/cpuregs_wrdata_24_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_24_s7  (
	.I0(\core/reg_next_pc [24]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_24_11 )
);
defparam \core/cpuregs_wrdata_24_s7 .INIT=4'h8;
LUT3 \core/cpuregs_wrdata_23_s6  (
	.I0(\core/alu_out_q [23]),
	.I1(\core/reg_out [23]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_23_10 )
);
defparam \core/cpuregs_wrdata_23_s6 .INIT=8'h53;
LUT2 \core/cpuregs_wrdata_23_s7  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.F(\core/cpuregs_wrdata_23_11 )
);
defparam \core/cpuregs_wrdata_23_s7 .INIT=4'h4;
LUT4 \core/cpuregs_wrdata_23_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_branch ),
	.I3(\core/n7368_1 ),
	.F(\core/cpuregs_wrdata_23_12 )
);
defparam \core/cpuregs_wrdata_23_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_22_s6  (
	.I0(\core/alu_out_q [22]),
	.I1(\core/reg_out [22]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_22_10 )
);
defparam \core/cpuregs_wrdata_22_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_22_s7  (
	.I0(\core/reg_next_pc [22]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_22_11 )
);
defparam \core/cpuregs_wrdata_22_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_21_s6  (
	.I0(\core/alu_out_q [21]),
	.I1(\core/reg_out [21]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_21_10 )
);
defparam \core/cpuregs_wrdata_21_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_21_s7  (
	.I0(\core/reg_next_pc [21]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_21_11 )
);
defparam \core/cpuregs_wrdata_21_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_20_s6  (
	.I0(\core/alu_out_q [20]),
	.I1(\core/reg_out [20]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_20_10 )
);
defparam \core/cpuregs_wrdata_20_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_20_s7  (
	.I0(\core/reg_next_pc [20]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_20_11 )
);
defparam \core/cpuregs_wrdata_20_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_19_s6  (
	.I0(\core/alu_out_q [19]),
	.I1(\core/reg_out [19]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_19_10 )
);
defparam \core/cpuregs_wrdata_19_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_19_s7  (
	.I0(\core/reg_next_pc [19]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_19_11 )
);
defparam \core/cpuregs_wrdata_19_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_18_s6  (
	.I0(\core/alu_out_q [18]),
	.I1(\core/reg_out [18]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_18_10 )
);
defparam \core/cpuregs_wrdata_18_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_18_s7  (
	.I0(\core/reg_next_pc [18]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_18_11 )
);
defparam \core/cpuregs_wrdata_18_s7 .INIT=4'h8;
LUT3 \core/cpuregs_wrdata_17_s6  (
	.I0(\core/alu_out_q [17]),
	.I1(\core/reg_out [17]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_17_10 )
);
defparam \core/cpuregs_wrdata_17_s6 .INIT=8'h53;
LUT4 \core/cpuregs_wrdata_17_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_branch ),
	.I3(\core/n7374_1 ),
	.F(\core/cpuregs_wrdata_17_11 )
);
defparam \core/cpuregs_wrdata_17_s7 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_16_s6  (
	.I0(\core/alu_out_q [16]),
	.I1(\core/reg_out [16]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_16_10 )
);
defparam \core/cpuregs_wrdata_16_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_16_s7  (
	.I0(\core/reg_next_pc [16]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_16_11 )
);
defparam \core/cpuregs_wrdata_16_s7 .INIT=4'h8;
LUT3 \core/cpuregs_wrdata_15_s6  (
	.I0(\core/alu_out_q [15]),
	.I1(\core/reg_out [15]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_15_10 )
);
defparam \core/cpuregs_wrdata_15_s6 .INIT=8'h53;
LUT4 \core/cpuregs_wrdata_15_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_branch ),
	.I3(\core/n7376_1 ),
	.F(\core/cpuregs_wrdata_15_11 )
);
defparam \core/cpuregs_wrdata_15_s7 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_14_s6  (
	.I0(\core/alu_out_q [14]),
	.I1(\core/reg_out [14]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_14_10 )
);
defparam \core/cpuregs_wrdata_14_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_14_s7  (
	.I0(\core/reg_next_pc [14]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_14_11 )
);
defparam \core/cpuregs_wrdata_14_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_13_s6  (
	.I0(\core/alu_out_q [13]),
	.I1(\core/reg_out [13]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_13_10 )
);
defparam \core/cpuregs_wrdata_13_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_13_s7  (
	.I0(\core/reg_next_pc [13]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_13_11 )
);
defparam \core/cpuregs_wrdata_13_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_12_s6  (
	.I0(\core/alu_out_q [12]),
	.I1(\core/reg_out [12]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_12_10 )
);
defparam \core/cpuregs_wrdata_12_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_12_s7  (
	.I0(\core/reg_next_pc [12]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_12_11 )
);
defparam \core/cpuregs_wrdata_12_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_11_s6  (
	.I0(\core/alu_out_q [11]),
	.I1(\core/reg_out [11]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_11_10 )
);
defparam \core/cpuregs_wrdata_11_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_11_s7  (
	.I0(\core/reg_next_pc [11]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_11_11 )
);
defparam \core/cpuregs_wrdata_11_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_10_s6  (
	.I0(\core/alu_out_q [10]),
	.I1(\core/reg_out [10]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_10_10 )
);
defparam \core/cpuregs_wrdata_10_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_10_s7  (
	.I0(\core/reg_next_pc [10]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_10_11 )
);
defparam \core/cpuregs_wrdata_10_s7 .INIT=4'h8;
LUT3 \core/cpuregs_wrdata_9_s6  (
	.I0(\core/alu_out_q [9]),
	.I1(\core/reg_out [9]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_9_10 )
);
defparam \core/cpuregs_wrdata_9_s6 .INIT=8'h53;
LUT4 \core/cpuregs_wrdata_9_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_branch ),
	.I3(\core/n7382_1 ),
	.F(\core/cpuregs_wrdata_9_11 )
);
defparam \core/cpuregs_wrdata_9_s7 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_8_s6  (
	.I0(\core/alu_out_q [8]),
	.I1(\core/reg_out [8]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_8_10 )
);
defparam \core/cpuregs_wrdata_8_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_8_s7  (
	.I0(\core/reg_next_pc [8]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_8_11 )
);
defparam \core/cpuregs_wrdata_8_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_7_s6  (
	.I0(\core/alu_out_q [7]),
	.I1(\core/reg_out [7]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_7_10 )
);
defparam \core/cpuregs_wrdata_7_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_7_s7  (
	.I0(\core/reg_next_pc [7]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_7_11 )
);
defparam \core/cpuregs_wrdata_7_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_6_s6  (
	.I0(\core/alu_out_q [6]),
	.I1(\core/reg_out [6]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_6_10 )
);
defparam \core/cpuregs_wrdata_6_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_6_s7  (
	.I0(\core/reg_next_pc [6]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_6_11 )
);
defparam \core/cpuregs_wrdata_6_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_5_s6  (
	.I0(\core/alu_out_q [5]),
	.I1(\core/reg_out [5]),
	.I2(\core/latched_stalu ),
	.I3(\core/latched_store ),
	.F(\core/cpuregs_wrdata_5_10 )
);
defparam \core/cpuregs_wrdata_5_s6 .INIT=16'hAC00;
LUT2 \core/cpuregs_wrdata_5_s7  (
	.I0(\core/reg_next_pc [5]),
	.I1(\core/irq_state [0]),
	.F(\core/cpuregs_wrdata_5_11 )
);
defparam \core/cpuregs_wrdata_5_s7 .INIT=4'h8;
LUT4 \core/cpuregs_wrdata_4_s6  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.I3(\core/cpuregs_wrdata_23_11 ),
	.F(\core/cpuregs_wrdata_4_10 )
);
defparam \core/cpuregs_wrdata_4_s6 .INIT=16'hAC00;
LUT4 \core/cpuregs_wrdata_4_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_branch ),
	.I3(\core/n7387_1 ),
	.F(\core/cpuregs_wrdata_4_11 )
);
defparam \core/cpuregs_wrdata_4_s7 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_3_s6  (
	.I0(\core/alu_out_q [3]),
	.I1(\core/reg_out [3]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_3_10 )
);
defparam \core/cpuregs_wrdata_3_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_3_s7  (
	.I0(\core/irq_mask [3]),
	.I1(\core/next_irq_pending [3]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_3_11 )
);
defparam \core/cpuregs_wrdata_3_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_3_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/latched_branch ),
	.I3(\core/n7388_1 ),
	.F(\core/cpuregs_wrdata_3_12 )
);
defparam \core/cpuregs_wrdata_3_s8 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_2_s6  (
	.I0(\core/alu_out_q [2]),
	.I1(\core/reg_out [2]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_2_10 )
);
defparam \core/cpuregs_wrdata_2_s6 .INIT=8'h53;
LUT3 \core/cpuregs_wrdata_2_s7  (
	.I0(\core/irq_mask [2]),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/irq_state [1]),
	.F(\core/cpuregs_wrdata_2_11 )
);
defparam \core/cpuregs_wrdata_2_s7 .INIT=8'h40;
LUT4 \core/cpuregs_wrdata_2_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_branch ),
	.I3(\core/n7389_6 ),
	.F(\core/cpuregs_wrdata_2_12 )
);
defparam \core/cpuregs_wrdata_2_s8 .INIT=16'h0777;
LUT4 \core/cpuregs_wrdata_1_s6  (
	.I0(\core/alu_out_q [1]),
	.I1(\core/reg_out [1]),
	.I2(\core/latched_stalu ),
	.I3(\core/cpuregs_wrdata_23_11 ),
	.F(\core/cpuregs_wrdata_1_10 )
);
defparam \core/cpuregs_wrdata_1_s6 .INIT=16'hAC00;
LUT4 \core/cpuregs_wrdata_1_s7  (
	.I0(\core/irq_state [0]),
	.I1(\core/reg_next_pc [1]),
	.I2(\core/latched_branch ),
	.I3(\core/n7390_1 ),
	.F(\core/cpuregs_wrdata_1_11 )
);
defparam \core/cpuregs_wrdata_1_s7 .INIT=16'h0777;
LUT3 \core/cpuregs_wrdata_0_s6  (
	.I0(\core/reg_out [0]),
	.I1(\core/alu_out_q [0]),
	.I2(\core/latched_stalu ),
	.F(\core/cpuregs_wrdata_0_10 )
);
defparam \core/cpuregs_wrdata_0_s6 .INIT=8'h35;
LUT4 \core/cpuregs_wrdata_0_s7  (
	.I0(\core/irq_mask [0]),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/irq_state [1]),
	.I3(\core/cpuregs_wrdata_0_12 ),
	.F(\core/cpuregs_wrdata_0_11 )
);
defparam \core/cpuregs_wrdata_0_s7 .INIT=16'hBF00;
LUT4 \core/n12726_s6  (
	.I0(\core/n12726_12 ),
	.I1(\core/irq_state [1]),
	.I2(\core/latched_branch ),
	.I3(\core/latched_store ),
	.F(\core/n12726_10 )
);
defparam \core/n12726_s6 .INIT=16'h3001;
LUT4 \core/n12726_s7  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[31]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_31_10 ),
	.F(\core/n12726_11 )
);
defparam \core/n12726_s7 .INIT=16'h0777;
LUT4 \core/n12728_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[30]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_30_10 ),
	.F(\core/n12728_10 )
);
defparam \core/n12728_s6 .INIT=16'h0777;
LUT4 \core/n12730_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[29]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_29_10 ),
	.F(\core/n12730_10 )
);
defparam \core/n12730_s6 .INIT=16'h0777;
LUT4 \core/n12732_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[28]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_28_10 ),
	.F(\core/n12732_10 )
);
defparam \core/n12732_s6 .INIT=16'h0777;
LUT4 \core/n12734_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[27]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_27_10 ),
	.F(\core/n12734_10 )
);
defparam \core/n12734_s6 .INIT=16'h0777;
LUT4 \core/n12736_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[26]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_26_10 ),
	.F(\core/n12736_10 )
);
defparam \core/n12736_s6 .INIT=16'h0777;
LUT4 \core/n12738_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[25]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_25_10 ),
	.F(\core/n12738_10 )
);
defparam \core/n12738_s6 .INIT=16'h0777;
LUT4 \core/n12740_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[24]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_24_10 ),
	.F(\core/n12740_10 )
);
defparam \core/n12740_s6 .INIT=16'h0777;
LUT4 \core/n12742_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_23_10 ),
	.I2(dpc_r[23]),
	.I3(\core/n12726_15 ),
	.F(\core/n12742_10 )
);
defparam \core/n12742_s6 .INIT=16'h0DDD;
LUT4 \core/n12744_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[22]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_22_10 ),
	.F(\core/n12744_10 )
);
defparam \core/n12744_s6 .INIT=16'h0777;
LUT4 \core/n12746_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[21]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_21_10 ),
	.F(\core/n12746_10 )
);
defparam \core/n12746_s6 .INIT=16'h0777;
LUT4 \core/n12748_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[20]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_20_10 ),
	.F(\core/n12748_10 )
);
defparam \core/n12748_s6 .INIT=16'h0777;
LUT4 \core/n12750_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[19]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_19_10 ),
	.F(\core/n12750_10 )
);
defparam \core/n12750_s6 .INIT=16'h0777;
LUT4 \core/n12752_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[18]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_18_10 ),
	.F(\core/n12752_10 )
);
defparam \core/n12752_s6 .INIT=16'h0777;
LUT4 \core/n12754_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_17_10 ),
	.I2(dpc_r[17]),
	.I3(\core/n12726_15 ),
	.F(\core/n12754_10 )
);
defparam \core/n12754_s6 .INIT=16'h0DDD;
LUT4 \core/n12756_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[16]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_16_10 ),
	.F(\core/n12756_10 )
);
defparam \core/n12756_s6 .INIT=16'h0777;
LUT4 \core/n12758_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_15_10 ),
	.I2(dpc_r[15]),
	.I3(\core/n12726_15 ),
	.F(\core/n12758_10 )
);
defparam \core/n12758_s6 .INIT=16'h0DDD;
LUT4 \core/n12760_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[14]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_14_10 ),
	.F(\core/n12760_10 )
);
defparam \core/n12760_s6 .INIT=16'h0777;
LUT4 \core/n12762_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[13]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_13_10 ),
	.F(\core/n12762_10 )
);
defparam \core/n12762_s6 .INIT=16'h0777;
LUT4 \core/n12764_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[12]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_12_10 ),
	.F(\core/n12764_10 )
);
defparam \core/n12764_s6 .INIT=16'h0777;
LUT4 \core/n12766_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[11]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_11_10 ),
	.F(\core/n12766_10 )
);
defparam \core/n12766_s6 .INIT=16'h0777;
LUT4 \core/n12768_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[10]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_10_10 ),
	.F(\core/n12768_10 )
);
defparam \core/n12768_s6 .INIT=16'h0777;
LUT4 \core/n12770_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_9_10 ),
	.I2(dpc_r[9]),
	.I3(\core/n12726_15 ),
	.F(\core/n12770_10 )
);
defparam \core/n12770_s6 .INIT=16'h0DDD;
LUT4 \core/n12772_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[8]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_8_10 ),
	.F(\core/n12772_10 )
);
defparam \core/n12772_s6 .INIT=16'h0777;
LUT4 \core/n12774_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[7]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_7_10 ),
	.F(\core/n12774_10 )
);
defparam \core/n12774_s6 .INIT=16'h0777;
LUT4 \core/n12776_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[6]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_6_10 ),
	.F(\core/n12776_10 )
);
defparam \core/n12776_s6 .INIT=16'h0777;
LUT4 \core/n12778_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[5]),
	.I2(\core/latched_branch ),
	.I3(\core/cpuregs_wrdata_5_10 ),
	.F(\core/n12778_10 )
);
defparam \core/n12778_s6 .INIT=16'h0777;
LUT4 \core/n12780_s6  (
	.I0(\core/n12726_15 ),
	.I1(dpc_r[4]),
	.I2(\core/n12780_11 ),
	.I3(\core/irq_active_10 ),
	.F(\core/n12780_10 )
);
defparam \core/n12780_s6 .INIT=16'h0007;
LUT4 \core/n12782_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_3_10 ),
	.I2(dpc_r[3]),
	.I3(\core/n12726_15 ),
	.F(\core/n12782_10 )
);
defparam \core/n12782_s6 .INIT=16'h0DDD;
LUT4 \core/n12784_s6  (
	.I0(\core/mem_la_firstword_4 ),
	.I1(\core/cpuregs_wrdata_2_10 ),
	.I2(dpc_r[2]),
	.I3(\core/n12726_15 ),
	.F(\core/n12784_10 )
);
defparam \core/n12784_s6 .INIT=16'h0DDD;
LUT4 \core/n12786_s6  (
	.I0(dpc_r[1]),
	.I1(\core/n12726_15 ),
	.I2(\core/n12786_11 ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/n12786_10 )
);
defparam \core/n12786_s6 .INIT=16'h0777;
LUT2 \core/n15179_s5  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_mul_ready ),
	.F(\core/n15179_9 )
);
defparam \core/n15179_s5 .INIT=4'h1;
LUT4 \core/n15179_s6  (
	.I0(\core/n15179_11 ),
	.I1(\core/mem_wordsize_1_8 ),
	.I2(\core/n15250_20 ),
	.I3(\core/next_irq_pending [3]),
	.F(\core/n15179_10 )
);
defparam \core/n15179_s6 .INIT=16'h7F00;
LUT4 \core/n15182_s5  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/irq_state [1]),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/n15250_20 ),
	.F(\core/n15182_9 )
);
defparam \core/n15182_s5 .INIT=16'hD000;
LUT4 \core/n15182_s6  (
	.I0(\core/pcpi_timeout ),
	.I1(\core/instr_ecall_ebreak ),
	.I2(\core/n23284_3 ),
	.I3(\core/n15179_9 ),
	.F(\core/n15182_10 )
);
defparam \core/n15182_s6 .INIT=16'h4000;
LUT4 \core/n15288_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [31]),
	.I2(\core/n15288_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15288_12 )
);
defparam \core/n15288_s8 .INIT=16'hF800;
LUT4 \core/n15288_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15288_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15288_13 )
);
defparam \core/n15288_s9 .INIT=16'h4F00;
LUT4 \core/n15288_s10  (
	.I0(mem_rdata[31]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15288_14 )
);
defparam \core/n15288_s10 .INIT=16'h8F00;
LUT4 \core/n15288_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14453_1 ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15288_15 )
);
defparam \core/n15288_s11 .INIT=16'h0777;
LUT4 \core/n15289_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [30]),
	.I2(\core/n15289_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15289_12 )
);
defparam \core/n15289_s8 .INIT=16'hF800;
LUT4 \core/n15289_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15289_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15289_13 )
);
defparam \core/n15289_s9 .INIT=16'h4F00;
LUT4 \core/n15289_s10  (
	.I0(mem_rdata[30]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15289_14 )
);
defparam \core/n15289_s10 .INIT=16'h8F00;
LUT4 \core/n15289_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14454_1 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15289_15 )
);
defparam \core/n15289_s11 .INIT=16'h0777;
LUT4 \core/n15290_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [29]),
	.I2(\core/n15290_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15290_12 )
);
defparam \core/n15290_s8 .INIT=16'hF800;
LUT4 \core/n15290_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15290_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15290_13 )
);
defparam \core/n15290_s9 .INIT=16'h4F00;
LUT4 \core/n15290_s10  (
	.I0(mem_rdata[29]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15290_14 )
);
defparam \core/n15290_s10 .INIT=16'h8F00;
LUT4 \core/n15290_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14455_1 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15290_15 )
);
defparam \core/n15290_s11 .INIT=16'h0777;
LUT4 \core/n15291_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [28]),
	.I2(\core/n15291_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15291_12 )
);
defparam \core/n15291_s8 .INIT=16'hF800;
LUT4 \core/n15291_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15291_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15291_13 )
);
defparam \core/n15291_s9 .INIT=16'h4F00;
LUT4 \core/n15291_s10  (
	.I0(mem_rdata[28]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15291_14 )
);
defparam \core/n15291_s10 .INIT=16'h8F00;
LUT4 \core/n15291_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14456_1 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15291_15 )
);
defparam \core/n15291_s11 .INIT=16'h0777;
LUT4 \core/n15292_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [27]),
	.I2(\core/n15292_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15292_12 )
);
defparam \core/n15292_s8 .INIT=16'hF800;
LUT4 \core/n15292_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15292_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15292_13 )
);
defparam \core/n15292_s9 .INIT=16'h4F00;
LUT4 \core/n15292_s10  (
	.I0(mem_rdata[27]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15292_14 )
);
defparam \core/n15292_s10 .INIT=16'h8F00;
LUT4 \core/n15292_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14457_1 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15292_15 )
);
defparam \core/n15292_s11 .INIT=16'h0777;
LUT4 \core/n15293_s8  (
	.I0(mem_rdata[26]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15293_12 )
);
defparam \core/n15293_s8 .INIT=16'h8F00;
LUT4 \core/n15293_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/n15293_14 ),
	.I3(\core/n15293_15 ),
	.F(\core/n15293_13 )
);
defparam \core/n15293_s9 .INIT=16'h0007;
LUT4 \core/n15294_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [25]),
	.I2(\core/n15294_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15294_12 )
);
defparam \core/n15294_s8 .INIT=16'hF800;
LUT4 \core/n15294_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15294_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15294_13 )
);
defparam \core/n15294_s9 .INIT=16'h4F00;
LUT4 \core/n15294_s10  (
	.I0(mem_rdata[25]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15294_14 )
);
defparam \core/n15294_s10 .INIT=16'h8F00;
LUT4 \core/n15294_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14459_1 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15294_15 )
);
defparam \core/n15294_s11 .INIT=16'h0777;
LUT4 \core/n15295_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [24]),
	.I2(\core/n15295_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15295_12 )
);
defparam \core/n15295_s8 .INIT=16'hF800;
LUT4 \core/n15295_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15295_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15295_13 )
);
defparam \core/n15295_s9 .INIT=16'h4F00;
LUT4 \core/n15295_s10  (
	.I0(mem_rdata[24]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15295_14 )
);
defparam \core/n15295_s10 .INIT=16'h8F00;
LUT4 \core/n15295_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14460_1 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15295_15 )
);
defparam \core/n15295_s11 .INIT=16'h0777;
LUT4 \core/n15296_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [23]),
	.I2(\core/n15296_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15296_12 )
);
defparam \core/n15296_s8 .INIT=16'hF800;
LUT4 \core/n15296_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15296_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15296_13 )
);
defparam \core/n15296_s9 .INIT=16'h4F00;
LUT4 \core/n15296_s10  (
	.I0(mem_rdata[23]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15296_14 )
);
defparam \core/n15296_s10 .INIT=16'h8F00;
LUT4 \core/n15296_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14461_1 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15296_15 )
);
defparam \core/n15296_s11 .INIT=16'h0777;
LUT4 \core/n15297_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [22]),
	.I2(\core/n15297_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15297_12 )
);
defparam \core/n15297_s8 .INIT=16'hF800;
LUT4 \core/n15297_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15297_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15297_13 )
);
defparam \core/n15297_s9 .INIT=16'h4F00;
LUT4 \core/n15297_s10  (
	.I0(mem_rdata[22]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15297_14 )
);
defparam \core/n15297_s10 .INIT=16'h8F00;
LUT4 \core/n15297_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14462_1 ),
	.I2(\core/reg_op1 [22]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15297_15 )
);
defparam \core/n15297_s11 .INIT=16'h0777;
LUT4 \core/n15298_s8  (
	.I0(mem_rdata[21]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15298_12 )
);
defparam \core/n15298_s8 .INIT=16'h8F00;
LUT4 \core/n15298_s9  (
	.I0(\core/n14463_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15298_14 ),
	.I3(\core/n15298_15 ),
	.F(\core/n15298_13 )
);
defparam \core/n15298_s9 .INIT=16'h0007;
LUT4 \core/n15299_s8  (
	.I0(mem_rdata[20]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15299_12 )
);
defparam \core/n15299_s8 .INIT=16'h8F00;
LUT4 \core/n15299_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15299_14 ),
	.I3(\core/n15299_15 ),
	.F(\core/n15299_13 )
);
defparam \core/n15299_s9 .INIT=16'h0007;
LUT4 \core/n15300_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [19]),
	.I2(\core/n15300_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15300_12 )
);
defparam \core/n15300_s8 .INIT=16'hF800;
LUT4 \core/n15300_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15300_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15300_13 )
);
defparam \core/n15300_s9 .INIT=16'h4F00;
LUT4 \core/n15300_s10  (
	.I0(mem_rdata[19]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15300_14 )
);
defparam \core/n15300_s10 .INIT=16'h8F00;
LUT4 \core/n15300_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14465_1 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15300_15 )
);
defparam \core/n15300_s11 .INIT=16'h0777;
LUT4 \core/n15301_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [18]),
	.I2(\core/n15301_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15301_12 )
);
defparam \core/n15301_s8 .INIT=16'hF800;
LUT4 \core/n15301_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15301_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15301_13 )
);
defparam \core/n15301_s9 .INIT=16'h4F00;
LUT4 \core/n15301_s10  (
	.I0(mem_rdata[18]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15301_14 )
);
defparam \core/n15301_s10 .INIT=16'h8F00;
LUT4 \core/n15301_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14466_1 ),
	.I2(\core/reg_op1 [18]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15301_15 )
);
defparam \core/n15301_s11 .INIT=16'h0777;
LUT4 \core/n15302_s8  (
	.I0(mem_rdata[17]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15302_12 )
);
defparam \core/n15302_s8 .INIT=16'h8F00;
LUT4 \core/n15302_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/n15302_14 ),
	.I3(\core/n15302_15 ),
	.F(\core/n15302_13 )
);
defparam \core/n15302_s9 .INIT=16'h0007;
LUT4 \core/n15303_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [16]),
	.I2(\core/n15303_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15303_12 )
);
defparam \core/n15303_s8 .INIT=16'hF800;
LUT4 \core/n15303_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15303_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15303_13 )
);
defparam \core/n15303_s9 .INIT=16'h4F00;
LUT4 \core/n15303_s10  (
	.I0(mem_rdata[16]),
	.I1(\core/n15288_19 ),
	.I2(\core/n15288_20 ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15303_14 )
);
defparam \core/n15303_s10 .INIT=16'h8F00;
LUT4 \core/n15303_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14468_1 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15303_15 )
);
defparam \core/n15303_s11 .INIT=16'h0777;
LUT4 \core/n15304_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [15]),
	.I2(\core/n15304_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15304_12 )
);
defparam \core/n15304_s8 .INIT=16'hF800;
LUT4 \core/n15304_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15304_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15304_13 )
);
defparam \core/n15304_s9 .INIT=16'h4F00;
LUT4 \core/n15304_s10  (
	.I0(\core/n15304_18 ),
	.I1(\core/n15312_12 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15304_14 )
);
defparam \core/n15304_s10 .INIT=16'h3A00;
LUT4 \core/n15304_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14469_1 ),
	.I2(\core/reg_op1 [15]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15304_15 )
);
defparam \core/n15304_s11 .INIT=16'h0777;
LUT4 \core/n15305_s8  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15305_14 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15305_12 )
);
defparam \core/n15305_s8 .INIT=16'h5C00;
LUT4 \core/n15305_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15305_15 ),
	.I3(\core/n15305_16 ),
	.F(\core/n15305_13 )
);
defparam \core/n15305_s9 .INIT=16'h0007;
LUT4 \core/n15306_s8  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15306_14 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15306_12 )
);
defparam \core/n15306_s8 .INIT=16'h5C00;
LUT4 \core/n15306_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/n15306_15 ),
	.I3(\core/n15306_16 ),
	.F(\core/n15306_13 )
);
defparam \core/n15306_s9 .INIT=16'h0007;
LUT4 \core/n15307_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [12]),
	.I2(\core/n15307_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15307_12 )
);
defparam \core/n15307_s8 .INIT=16'hF800;
LUT4 \core/n15307_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15307_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15307_13 )
);
defparam \core/n15307_s9 .INIT=16'h4F00;
LUT4 \core/n15307_s10  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15307_18 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15307_14 )
);
defparam \core/n15307_s10 .INIT=16'h5C00;
LUT4 \core/n15307_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14472_1 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15307_15 )
);
defparam \core/n15307_s11 .INIT=16'h0777;
LUT4 \core/n15308_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [11]),
	.I2(\core/n15308_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15308_12 )
);
defparam \core/n15308_s8 .INIT=16'hF800;
LUT4 \core/n15308_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15308_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15308_13 )
);
defparam \core/n15308_s9 .INIT=16'h4F00;
LUT4 \core/n15308_s10  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15308_18 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15308_14 )
);
defparam \core/n15308_s10 .INIT=16'h5C00;
LUT4 \core/n15308_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14473_1 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15308_15 )
);
defparam \core/n15308_s11 .INIT=16'h0777;
LUT4 \core/n15309_s8  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15309_14 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15309_12 )
);
defparam \core/n15309_s8 .INIT=16'h5C00;
LUT4 \core/n15309_s9  (
	.I0(\core/n14474_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15309_15 ),
	.I3(\core/n15309_16 ),
	.F(\core/n15309_13 )
);
defparam \core/n15309_s9 .INIT=16'h0007;
LUT4 \core/n15310_s8  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15310_14 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15310_12 )
);
defparam \core/n15310_s8 .INIT=16'h5C00;
LUT4 \core/n15310_s9  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/n15310_15 ),
	.I3(\core/n15310_16 ),
	.F(\core/n15310_13 )
);
defparam \core/n15310_s9 .INIT=16'h0007;
LUT4 \core/n15311_s8  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [8]),
	.I2(\core/n15311_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15311_12 )
);
defparam \core/n15311_s8 .INIT=16'hF800;
LUT4 \core/n15311_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15311_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15311_13 )
);
defparam \core/n15311_s9 .INIT=16'h4F00;
LUT4 \core/n15311_s10  (
	.I0(\core/n15312_12 ),
	.I1(\core/n15311_18 ),
	.I2(\core/latched_is_lb ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15311_14 )
);
defparam \core/n15311_s10 .INIT=16'h5C00;
LUT4 \core/n15311_s11  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14476_1 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15311_15 )
);
defparam \core/n15311_s11 .INIT=16'h0777;
LUT3 \core/n15312_s8  (
	.I0(\core/n15312_14 ),
	.I1(\core/n15312_15 ),
	.I2(\core/n15312_16 ),
	.F(\core/n15312_12 )
);
defparam \core/n15312_s8 .INIT=8'hD0;
LUT4 \core/n15312_s9  (
	.I0(\core/n15312_17 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15312_18 ),
	.I3(\core/n15312_19 ),
	.F(\core/n15312_13 )
);
defparam \core/n15312_s9 .INIT=16'h0B00;
LUT4 \core/n15313_s8  (
	.I0(\core/n15313_13 ),
	.I1(\core/n15313_14 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15313_15 ),
	.F(\core/n15313_12 )
);
defparam \core/n15313_s8 .INIT=16'h4F00;
LUT4 \core/n15314_s8  (
	.I0(\core/mem_rdata_latched_29_5 ),
	.I1(mem_rdata[29]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15312_14 ),
	.F(\core/n15314_12 )
);
defparam \core/n15314_s8 .INIT=16'hCA00;
LUT4 \core/n15314_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_21_4 ),
	.I2(mem_rdata[21]),
	.I3(\core/n15314_15 ),
	.F(\core/n15314_13 )
);
defparam \core/n15314_s9 .INIT=16'h0EEE;
LUT4 \core/n15314_s10  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/n15314_16 ),
	.I2(\core/n15314_17 ),
	.I3(\core/n15314_18 ),
	.F(\core/n15314_14 )
);
defparam \core/n15314_s10 .INIT=16'h0D00;
LUT3 \core/n15315_s8  (
	.I0(\core/n15312_14 ),
	.I1(\core/n15315_15 ),
	.I2(\core/n15315_16 ),
	.F(\core/n15315_12 )
);
defparam \core/n15315_s8 .INIT=8'hD0;
LUT4 \core/n15315_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/n12497_4 ),
	.I2(\core/n15315_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15315_13 )
);
defparam \core/n15315_s9 .INIT=16'h4F00;
LUT4 \core/n15315_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [4]),
	.I2(\core/n15315_18 ),
	.I3(\core/n15315_19 ),
	.F(\core/n15315_14 )
);
defparam \core/n15315_s10 .INIT=16'h0700;
LUT4 \core/n15316_s8  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(mem_rdata[27]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15312_14 ),
	.F(\core/n15316_12 )
);
defparam \core/n15316_s8 .INIT=16'hCA00;
LUT4 \core/n15316_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(mem_rdata[19]),
	.I3(\core/n15314_15 ),
	.F(\core/n15316_13 )
);
defparam \core/n15316_s9 .INIT=16'h0BBB;
LUT4 \core/n15316_s10  (
	.I0(\core/n15316_15 ),
	.I1(\core/n15316_16 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15316_17 ),
	.F(\core/n15316_14 )
);
defparam \core/n15316_s10 .INIT=16'h8F00;
LUT4 \core/n15317_s8  (
	.I0(\core/mem_rdata_latched_26_4 ),
	.I1(mem_rdata[26]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15312_14 ),
	.F(\core/n15317_12 )
);
defparam \core/n15317_s8 .INIT=16'hC500;
LUT4 \core/n15317_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_2_9 ),
	.I2(mem_rdata[18]),
	.I3(\core/n15314_15 ),
	.F(\core/n15317_13 )
);
defparam \core/n15317_s9 .INIT=16'h0EEE;
LUT4 \core/n15317_s10  (
	.I0(\core/n15317_15 ),
	.I1(\core/n15317_16 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n15317_17 ),
	.F(\core/n15317_14 )
);
defparam \core/n15317_s10 .INIT=16'h8F00;
LUT3 \core/n15318_s8  (
	.I0(\core/n15312_14 ),
	.I1(\core/n15318_15 ),
	.I2(\core/n15318_16 ),
	.F(\core/n15318_12 )
);
defparam \core/n15318_s8 .INIT=8'h70;
LUT4 \core/n15318_s9  (
	.I0(\core/n15288_17 ),
	.I1(\core/n12500_4 ),
	.I2(\core/n15318_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15318_13 )
);
defparam \core/n15318_s9 .INIT=16'h4F00;
LUT4 \core/n15318_s10  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [1]),
	.I2(\core/n15318_18 ),
	.I3(\core/n15318_19 ),
	.F(\core/n15318_14 )
);
defparam \core/n15318_s10 .INIT=16'h0700;
LUT4 \core/n15319_s8  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(mem_rdata[24]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15312_14 ),
	.F(\core/n15319_12 )
);
defparam \core/n15319_s8 .INIT=16'hCA00;
LUT4 \core/n15319_s9  (
	.I0(\core/n2314_4 ),
	.I1(\core/n2421_5 ),
	.I2(mem_rdata[16]),
	.I3(\core/n15314_15 ),
	.F(\core/n15319_13 )
);
defparam \core/n15319_s9 .INIT=16'h0BBB;
LUT4 \core/n15319_s10  (
	.I0(\core/n15319_15 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15319_16 ),
	.I3(\core/n15319_17 ),
	.F(\core/n15319_14 )
);
defparam \core/n15319_s10 .INIT=16'h0B00;
LUT4 \core/n15619_s5  (
	.I0(\core/decoded_rs2 [4]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15619_10 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15619_9 )
);
defparam \core/n15619_s5 .INIT=16'h7077;
LUT4 \core/n15620_s5  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/n15620_10 ),
	.I2(\core/decoded_rs2 [3]),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15620_9 )
);
defparam \core/n15620_s5 .INIT=16'h0777;
LUT3 \core/n15621_s5  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [2]),
	.I2(\core/n15621_10 ),
	.F(\core/n15621_9 )
);
defparam \core/n15621_s5 .INIT=8'h07;
LUT2 \core/n15622_s6  (
	.I0(\core/decoded_rs2 [1]),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15622_10 )
);
defparam \core/n15622_s6 .INIT=4'h8;
LUT4 \core/n15622_s7  (
	.I0(\core/reg_sh [0]),
	.I1(\core/n14520_24 ),
	.I2(\core/reg_sh [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15622_11 )
);
defparam \core/n15622_s7 .INIT=16'hE100;
LUT4 \core/n15623_s6  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs_rs1 [0]),
	.F(\core/n15623_10 )
);
defparam \core/n15623_s6 .INIT=16'h0777;
LUT3 \core/n15254_s10  (
	.I0(\core/alu_out_0_12 ),
	.I1(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I2(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15254_15 )
);
defparam \core/n15254_s10 .INIT=8'h70;
LUT4 \core/n15254_s11  (
	.I0(\core/instr_jal ),
	.I1(\core/n23088_6 ),
	.I2(\core/n15254_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15254_16 )
);
defparam \core/n15254_s11 .INIT=16'h7077;
LUT4 \core/n15250_s17  (
	.I0(\core/n15250_24 ),
	.I1(\core/n23088_4 ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15250_25 ),
	.F(\core/n15250_22 )
);
defparam \core/n15250_s17 .INIT=16'h0700;
LUT4 \core/n15262_s10  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/instr_setq ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15262_14 )
);
defparam \core/n15262_s10 .INIT=16'hF0BB;
LUT4 \core/n15397_s14  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14807_1 ),
	.I3(\core/n15397_21 ),
	.F(\core/n15397_18 )
);
defparam \core/n15397_s14 .INIT=16'hEF00;
LUT4 \core/n15399_s15  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14808_1 ),
	.I3(\core/n15399_21 ),
	.F(\core/n15399_19 )
);
defparam \core/n15399_s15 .INIT=16'hEF00;
LUT4 \core/n15401_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14809_1 ),
	.I3(\core/n15401_18 ),
	.F(\core/n15401_17 )
);
defparam \core/n15401_s13 .INIT=16'hEF00;
LUT4 \core/n15403_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14810_1 ),
	.I3(\core/n15403_18 ),
	.F(\core/n15403_17 )
);
defparam \core/n15403_s13 .INIT=16'hEF00;
LUT4 \core/n15405_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14811_1 ),
	.I3(\core/n15405_18 ),
	.F(\core/n15405_17 )
);
defparam \core/n15405_s13 .INIT=16'hEF00;
LUT4 \core/n15407_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14812_1 ),
	.I3(\core/n15407_18 ),
	.F(\core/n15407_17 )
);
defparam \core/n15407_s13 .INIT=16'hEF00;
LUT4 \core/n15409_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14813_1 ),
	.I3(\core/n15409_18 ),
	.F(\core/n15409_17 )
);
defparam \core/n15409_s13 .INIT=16'hEF00;
LUT4 \core/n15411_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14814_1 ),
	.I3(\core/n15411_18 ),
	.F(\core/n15411_17 )
);
defparam \core/n15411_s13 .INIT=16'hEF00;
LUT4 \core/n15413_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14815_1 ),
	.I3(\core/n15413_18 ),
	.F(\core/n15413_17 )
);
defparam \core/n15413_s13 .INIT=16'hEF00;
LUT4 \core/n15415_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14816_1 ),
	.I3(\core/n15415_18 ),
	.F(\core/n15415_17 )
);
defparam \core/n15415_s13 .INIT=16'hEF00;
LUT4 \core/n15417_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14817_1 ),
	.I3(\core/n15417_18 ),
	.F(\core/n15417_17 )
);
defparam \core/n15417_s13 .INIT=16'hEF00;
LUT4 \core/n15419_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14818_1 ),
	.I3(\core/n15419_18 ),
	.F(\core/n15419_17 )
);
defparam \core/n15419_s13 .INIT=16'hEF00;
LUT4 \core/n15421_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14819_1 ),
	.I3(\core/n15421_18 ),
	.F(\core/n15421_17 )
);
defparam \core/n15421_s13 .INIT=16'hEF00;
LUT4 \core/n15423_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14820_1 ),
	.I3(\core/n15423_18 ),
	.F(\core/n15423_17 )
);
defparam \core/n15423_s13 .INIT=16'hEF00;
LUT4 \core/n15425_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14821_1 ),
	.I3(\core/n15425_18 ),
	.F(\core/n15425_17 )
);
defparam \core/n15425_s13 .INIT=16'hEF00;
LUT4 \core/n15427_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14822_1 ),
	.I3(\core/n15427_18 ),
	.F(\core/n15427_17 )
);
defparam \core/n15427_s13 .INIT=16'hEF00;
LUT4 \core/n15429_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14823_1 ),
	.I3(\core/n15429_18 ),
	.F(\core/n15429_17 )
);
defparam \core/n15429_s13 .INIT=16'hEF00;
LUT4 \core/n15431_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14824_1 ),
	.I3(\core/n15431_18 ),
	.F(\core/n15431_17 )
);
defparam \core/n15431_s13 .INIT=16'hEF00;
LUT4 \core/n15433_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14825_1 ),
	.I3(\core/n15433_18 ),
	.F(\core/n15433_17 )
);
defparam \core/n15433_s13 .INIT=16'hEF00;
LUT4 \core/n15435_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14826_1 ),
	.I3(\core/n15435_18 ),
	.F(\core/n15435_17 )
);
defparam \core/n15435_s13 .INIT=16'hEF00;
LUT4 \core/n15437_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14827_1 ),
	.I3(\core/n15437_18 ),
	.F(\core/n15437_17 )
);
defparam \core/n15437_s13 .INIT=16'hEF00;
LUT4 \core/n15439_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14828_1 ),
	.I3(\core/n15439_18 ),
	.F(\core/n15439_17 )
);
defparam \core/n15439_s13 .INIT=16'hEF00;
LUT4 \core/n15441_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14829_1 ),
	.I3(\core/n15441_18 ),
	.F(\core/n15441_17 )
);
defparam \core/n15441_s13 .INIT=16'hEF00;
LUT4 \core/n15443_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14830_1 ),
	.I3(\core/n15443_18 ),
	.F(\core/n15443_17 )
);
defparam \core/n15443_s13 .INIT=16'hEF00;
LUT4 \core/n15445_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14831_1 ),
	.I3(\core/n15445_18 ),
	.F(\core/n15445_17 )
);
defparam \core/n15445_s13 .INIT=16'hEF00;
LUT4 \core/n15447_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14832_1 ),
	.I3(\core/n15447_18 ),
	.F(\core/n15447_17 )
);
defparam \core/n15447_s13 .INIT=16'hEF00;
LUT4 \core/n15449_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14833_1 ),
	.I3(\core/n15449_18 ),
	.F(\core/n15449_17 )
);
defparam \core/n15449_s13 .INIT=16'hEF00;
LUT4 \core/n15451_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14834_1 ),
	.I3(\core/n15451_18 ),
	.F(\core/n15451_17 )
);
defparam \core/n15451_s13 .INIT=16'hEF00;
LUT4 \core/n15453_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14835_1 ),
	.I3(\core/n15453_18 ),
	.F(\core/n15453_17 )
);
defparam \core/n15453_s13 .INIT=16'hEF00;
LUT4 \core/n15455_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14836_1 ),
	.I3(\core/n15455_18 ),
	.F(\core/n15455_17 )
);
defparam \core/n15455_s13 .INIT=16'hEF00;
LUT4 \core/n15457_s13  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14837_1 ),
	.I3(\core/n15457_18 ),
	.F(\core/n15457_17 )
);
defparam \core/n15457_s13 .INIT=16'hEF00;
LUT4 \core/n15459_s14  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n15459_20 ),
	.I2(\core/n15399_30 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15459_18 )
);
defparam \core/n15459_s14 .INIT=16'hAC00;
LUT4 \core/n15459_s15  (
	.I0(\core/n15111_17 ),
	.I1(\core/n15397_20 ),
	.I2(\core/n14838_1 ),
	.I3(\core/n15459_21 ),
	.F(\core/n15459_19 )
);
defparam \core/n15459_s15 .INIT=16'h00EF;
LUT4 \core/n15390_s23  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n15390_36 ),
	.I2(\core/n15390_34 ),
	.I3(\core/n15391_26 ),
	.F(\core/n15390_28 )
);
defparam \core/n15390_s23 .INIT=16'h0100;
LUT4 \core/n15391_s22  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n15391_29 ),
	.I2(\core/n5306_4 ),
	.I3(\core/mem_wordsize_1_8 ),
	.F(\core/n15391_26 )
);
defparam \core/n15391_s22 .INIT=16'hF350;
LUT3 \core/n15391_s23  (
	.I0(\core/n15390_36 ),
	.I1(\core/n15390_34 ),
	.I2(\core/n15391_40 ),
	.F(\core/n15391_27 )
);
defparam \core/n15391_s23 .INIT=8'h10;
LUT4 \core/n15391_s24  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/n15391_31 ),
	.I2(\core/n15391_38 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15391_28 )
);
defparam \core/n15391_s24 .INIT=16'h4F00;
LUT4 \core/n15392_s21  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/n5306_4 ),
	.I3(\core/mem_wordsize_1_8 ),
	.F(\core/n15392_25 )
);
defparam \core/n15392_s21 .INIT=16'h0ACF;
LUT4 \core/n15392_s22  (
	.I0(\core/n15392_27 ),
	.I1(\core/alu_out_31_17 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n15392_28 ),
	.F(\core/n15392_26 )
);
defparam \core/n15392_s22 .INIT=16'h004F;
LUT4 \core/n15393_s21  (
	.I0(\core/n15390_34 ),
	.I1(\core/n15391_26 ),
	.I2(\core/n15399_30 ),
	.I3(\core/n15391_40 ),
	.F(\core/n15393_25 )
);
defparam \core/n15393_s21 .INIT=16'h4000;
LUT4 \core/n15393_s22  (
	.I0(\core/is_slli_srli_srai ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/is_sll_srl_sra ),
	.F(\core/n15393_26 )
);
defparam \core/n15393_s22 .INIT=16'h0777;
LUT3 \core/n15394_s21  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/n5306_4 ),
	.I2(\core/n15391_27 ),
	.F(\core/n15394_25 )
);
defparam \core/n15394_s21 .INIT=8'h40;
LUT3 \core/n15395_s22  (
	.I0(\core/n23284_4 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/is_lb_lh_lw_lbu_lhu ),
	.F(\core/n15395_26 )
);
defparam \core/n15395_s22 .INIT=8'h40;
LUT3 \core/n6220_s6  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/n6217_10 ),
	.F(\core/n6220_11 )
);
defparam \core/n6220_s6 .INIT=8'h10;
LUT4 \core/n15111_s11  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/instr_sb ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/n15111_19 ),
	.F(\core/n15111_16 )
);
defparam \core/n15111_s11 .INIT=16'h00BF;
LUT2 \core/n15111_s12  (
	.I0(\core/n5306_4 ),
	.I1(\core/mem_do_prefetch ),
	.F(\core/n15111_17 )
);
defparam \core/n15111_s12 .INIT=4'h4;
LUT4 \core/n15113_s11  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/instr_sh ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/n15113_17 ),
	.F(\core/n15113_16 )
);
defparam \core/n15113_s11 .INIT=16'h00BF;
LUT3 \core/n15461_s7  (
	.I0(\core/n15461_13 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15461_14 ),
	.F(\core/n15461_12 )
);
defparam \core/n15461_s7 .INIT=8'hA3;
LUT3 \core/n15463_s7  (
	.I0(\core/n15463_13 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15461_14 ),
	.F(\core/n15463_12 )
);
defparam \core/n15463_s7 .INIT=8'hA3;
LUT3 \core/n15465_s7  (
	.I0(\core/n15465_13 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15461_14 ),
	.F(\core/n15465_12 )
);
defparam \core/n15465_s7 .INIT=8'hA3;
LUT3 \core/n15467_s7  (
	.I0(\core/n15467_13 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15461_14 ),
	.F(\core/n15467_12 )
);
defparam \core/n15467_s7 .INIT=8'hA3;
LUT3 \core/n15469_s7  (
	.I0(\core/n15469_13 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15461_14 ),
	.F(\core/n15469_12 )
);
defparam \core/n15469_s7 .INIT=8'hA3;
LUT3 \core/n15471_s7  (
	.I0(\core/n15471_13 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15461_14 ),
	.F(\core/n15471_12 )
);
defparam \core/n15471_s7 .INIT=8'hA3;
LUT3 \core/n15473_s7  (
	.I0(\core/n15473_13 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15461_14 ),
	.F(\core/n15473_12 )
);
defparam \core/n15473_s7 .INIT=8'hA3;
LUT3 \core/n15475_s7  (
	.I0(\core/n15475_13 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15461_14 ),
	.F(\core/n15475_12 )
);
defparam \core/n15475_s7 .INIT=8'hA3;
LUT3 \core/n15477_s7  (
	.I0(\core/n15477_13 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15461_14 ),
	.F(\core/n15477_12 )
);
defparam \core/n15477_s7 .INIT=8'hA3;
LUT3 \core/n15479_s7  (
	.I0(\core/n15479_13 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15461_14 ),
	.F(\core/n15479_12 )
);
defparam \core/n15479_s7 .INIT=8'hA3;
LUT3 \core/n15481_s7  (
	.I0(\core/n15481_13 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15461_14 ),
	.F(\core/n15481_12 )
);
defparam \core/n15481_s7 .INIT=8'hA3;
LUT3 \core/n15483_s7  (
	.I0(\core/n15483_13 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15461_14 ),
	.F(\core/n15483_12 )
);
defparam \core/n15483_s7 .INIT=8'hA3;
LUT3 \core/n15485_s7  (
	.I0(\core/n15485_13 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15461_14 ),
	.F(\core/n15485_12 )
);
defparam \core/n15485_s7 .INIT=8'hA3;
LUT3 \core/n15487_s7  (
	.I0(\core/n15487_13 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15461_14 ),
	.F(\core/n15487_12 )
);
defparam \core/n15487_s7 .INIT=8'hA3;
LUT3 \core/n15489_s7  (
	.I0(\core/n15489_13 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15461_14 ),
	.F(\core/n15489_12 )
);
defparam \core/n15489_s7 .INIT=8'hA3;
LUT3 \core/n15491_s7  (
	.I0(\core/n15491_13 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15461_14 ),
	.F(\core/n15491_12 )
);
defparam \core/n15491_s7 .INIT=8'hA3;
LUT3 \core/n15493_s7  (
	.I0(\core/n15493_13 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15461_14 ),
	.F(\core/n15493_12 )
);
defparam \core/n15493_s7 .INIT=8'hA3;
LUT3 \core/n15495_s7  (
	.I0(\core/n15495_13 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15461_14 ),
	.F(\core/n15495_12 )
);
defparam \core/n15495_s7 .INIT=8'hA3;
LUT3 \core/n15497_s7  (
	.I0(\core/n15497_13 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15461_14 ),
	.F(\core/n15497_12 )
);
defparam \core/n15497_s7 .INIT=8'hA3;
LUT3 \core/n15499_s7  (
	.I0(\core/n15499_13 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15461_14 ),
	.F(\core/n15499_12 )
);
defparam \core/n15499_s7 .INIT=8'hA3;
LUT3 \core/n15503_s7  (
	.I0(\core/n15503_13 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15461_14 ),
	.F(\core/n15503_12 )
);
defparam \core/n15503_s7 .INIT=8'hA3;
LUT3 \core/n15505_s7  (
	.I0(\core/n15505_13 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15461_14 ),
	.F(\core/n15505_12 )
);
defparam \core/n15505_s7 .INIT=8'hA3;
LUT3 \core/n15507_s7  (
	.I0(\core/n15507_13 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15461_14 ),
	.F(\core/n15507_12 )
);
defparam \core/n15507_s7 .INIT=8'hA3;
LUT3 \core/n15509_s7  (
	.I0(\core/n15509_13 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15461_14 ),
	.F(\core/n15509_12 )
);
defparam \core/n15509_s7 .INIT=8'hA3;
LUT3 \core/n15511_s7  (
	.I0(\core/n15511_13 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15461_14 ),
	.F(\core/n15511_12 )
);
defparam \core/n15511_s7 .INIT=8'hA3;
LUT3 \core/n15513_s7  (
	.I0(\core/n15513_13 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15461_14 ),
	.F(\core/n15513_12 )
);
defparam \core/n15513_s7 .INIT=8'hA3;
LUT3 \core/n15515_s7  (
	.I0(\core/n15515_13 ),
	.I1(\core/n12497_4 ),
	.I2(\core/n15461_14 ),
	.F(\core/n15515_12 )
);
defparam \core/n15515_s7 .INIT=8'hA3;
LUT3 \core/n15517_s7  (
	.I0(\core/n15517_13 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15461_14 ),
	.F(\core/n15517_12 )
);
defparam \core/n15517_s7 .INIT=8'hA3;
LUT3 \core/n15519_s7  (
	.I0(\core/n15519_13 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15461_14 ),
	.F(\core/n15519_12 )
);
defparam \core/n15519_s7 .INIT=8'hA3;
LUT3 \core/n15521_s7  (
	.I0(\core/n15521_13 ),
	.I1(\core/n12500_4 ),
	.I2(\core/n15461_14 ),
	.F(\core/n15521_12 )
);
defparam \core/n15521_s7 .INIT=8'hA3;
LUT3 \core/n15523_s7  (
	.I0(\core/n15523_13 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15461_14 ),
	.F(\core/n15523_12 )
);
defparam \core/n15523_s7 .INIT=8'hA3;
LUT4 \core/n15625_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[31]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15625_16 ),
	.F(\core/n15625_12 )
);
defparam \core/n15625_s7 .INIT=16'hB0BB;
LUT4 \core/n15625_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[31]),
	.I2(\core/n15625_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15625_13 )
);
defparam \core/n15625_s8 .INIT=16'h4F00;
LUT4 \core/n15627_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[30]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15627_14 ),
	.F(\core/n15627_12 )
);
defparam \core/n15627_s7 .INIT=16'hB0BB;
LUT4 \core/n15627_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[30]),
	.I2(\core/n15627_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15627_13 )
);
defparam \core/n15627_s8 .INIT=16'h4F00;
LUT4 \core/n15629_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[29]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15629_14 ),
	.F(\core/n15629_12 )
);
defparam \core/n15629_s7 .INIT=16'hB0BB;
LUT4 \core/n15629_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[29]),
	.I2(\core/n15629_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15629_13 )
);
defparam \core/n15629_s8 .INIT=16'h4F00;
LUT4 \core/n15631_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[28]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15631_14 ),
	.F(\core/n15631_12 )
);
defparam \core/n15631_s7 .INIT=16'hB0BB;
LUT4 \core/n15631_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[28]),
	.I2(\core/n15631_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15631_13 )
);
defparam \core/n15631_s8 .INIT=16'h4F00;
LUT4 \core/n15633_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[27]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15633_14 ),
	.F(\core/n15633_12 )
);
defparam \core/n15633_s7 .INIT=16'hB0BB;
LUT4 \core/n15633_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[27]),
	.I2(\core/n15633_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15633_13 )
);
defparam \core/n15633_s8 .INIT=16'h4F00;
LUT4 \core/n15635_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[26]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15635_14 ),
	.F(\core/n15635_12 )
);
defparam \core/n15635_s7 .INIT=16'hB0BB;
LUT4 \core/n15635_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[26]),
	.I2(\core/n15635_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15635_13 )
);
defparam \core/n15635_s8 .INIT=16'h4F00;
LUT4 \core/n15637_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[25]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15637_14 ),
	.F(\core/n15637_12 )
);
defparam \core/n15637_s7 .INIT=16'hB0BB;
LUT4 \core/n15637_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[25]),
	.I2(\core/n15637_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15637_13 )
);
defparam \core/n15637_s8 .INIT=16'h4F00;
LUT4 \core/n15639_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[24]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15639_14 ),
	.F(\core/n15639_12 )
);
defparam \core/n15639_s7 .INIT=16'hB0BB;
LUT4 \core/n15639_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[24]),
	.I2(\core/n15639_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15639_13 )
);
defparam \core/n15639_s8 .INIT=16'h4F00;
LUT4 \core/n15641_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[23]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15641_14 ),
	.F(\core/n15641_12 )
);
defparam \core/n15641_s7 .INIT=16'hB0BB;
LUT4 \core/n15641_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[23]),
	.I2(\core/n15641_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15641_13 )
);
defparam \core/n15641_s8 .INIT=16'h4F00;
LUT4 \core/n15643_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[22]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15643_14 ),
	.F(\core/n15643_12 )
);
defparam \core/n15643_s7 .INIT=16'hB0BB;
LUT4 \core/n15643_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[22]),
	.I2(\core/n15643_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15643_13 )
);
defparam \core/n15643_s8 .INIT=16'h4F00;
LUT4 \core/n15645_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[21]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15645_14 ),
	.F(\core/n15645_12 )
);
defparam \core/n15645_s7 .INIT=16'hB0BB;
LUT4 \core/n15645_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[21]),
	.I2(\core/n15645_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15645_13 )
);
defparam \core/n15645_s8 .INIT=16'h4F00;
LUT4 \core/n15647_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[20]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15647_14 ),
	.F(\core/n15647_12 )
);
defparam \core/n15647_s7 .INIT=16'hB0BB;
LUT4 \core/n15647_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[20]),
	.I2(\core/n15647_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15647_13 )
);
defparam \core/n15647_s8 .INIT=16'h4F00;
LUT4 \core/n15649_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[19]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15649_14 ),
	.F(\core/n15649_12 )
);
defparam \core/n15649_s7 .INIT=16'hB0BB;
LUT4 \core/n15649_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[19]),
	.I2(\core/n15649_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15649_13 )
);
defparam \core/n15649_s8 .INIT=16'h4F00;
LUT4 \core/n15651_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[18]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15651_14 ),
	.F(\core/n15651_12 )
);
defparam \core/n15651_s7 .INIT=16'hB0BB;
LUT4 \core/n15651_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[18]),
	.I2(\core/n15651_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15651_13 )
);
defparam \core/n15651_s8 .INIT=16'h4F00;
LUT4 \core/n15653_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[17]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15653_14 ),
	.F(\core/n15653_12 )
);
defparam \core/n15653_s7 .INIT=16'hB0BB;
LUT4 \core/n15653_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[17]),
	.I2(\core/n15653_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15653_13 )
);
defparam \core/n15653_s8 .INIT=16'h4F00;
LUT4 \core/n15655_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[16]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15655_14 ),
	.F(\core/n15655_12 )
);
defparam \core/n15655_s7 .INIT=16'hB0BB;
LUT4 \core/n15655_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[16]),
	.I2(\core/n15655_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15655_13 )
);
defparam \core/n15655_s8 .INIT=16'h4F00;
LUT4 \core/n15657_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[15]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15657_14 ),
	.F(\core/n15657_12 )
);
defparam \core/n15657_s7 .INIT=16'hB0BB;
LUT4 \core/n15657_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[15]),
	.I2(\core/n15657_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15657_13 )
);
defparam \core/n15657_s8 .INIT=16'h4F00;
LUT4 \core/n15659_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[14]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15659_14 ),
	.F(\core/n15659_12 )
);
defparam \core/n15659_s7 .INIT=16'hB0BB;
LUT4 \core/n15659_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[14]),
	.I2(\core/n15659_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15659_13 )
);
defparam \core/n15659_s8 .INIT=16'h4F00;
LUT4 \core/n15661_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[13]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15661_14 ),
	.F(\core/n15661_12 )
);
defparam \core/n15661_s7 .INIT=16'hB0BB;
LUT4 \core/n15661_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[13]),
	.I2(\core/n15661_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15661_13 )
);
defparam \core/n15661_s8 .INIT=16'h4F00;
LUT4 \core/n15663_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[12]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15663_14 ),
	.F(\core/n15663_12 )
);
defparam \core/n15663_s7 .INIT=16'hB0BB;
LUT4 \core/n15663_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[12]),
	.I2(\core/n15663_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15663_13 )
);
defparam \core/n15663_s8 .INIT=16'h4F00;
LUT4 \core/n15665_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[11]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15665_14 ),
	.F(\core/n15665_12 )
);
defparam \core/n15665_s7 .INIT=16'hB0BB;
LUT4 \core/n15665_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[11]),
	.I2(\core/n15665_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15665_13 )
);
defparam \core/n15665_s8 .INIT=16'h4F00;
LUT4 \core/n15667_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[10]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15667_14 ),
	.F(\core/n15667_12 )
);
defparam \core/n15667_s7 .INIT=16'hB0BB;
LUT4 \core/n15667_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[10]),
	.I2(\core/n15667_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15667_13 )
);
defparam \core/n15667_s8 .INIT=16'h4F00;
LUT4 \core/n15669_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[9]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15669_14 ),
	.F(\core/n15669_12 )
);
defparam \core/n15669_s7 .INIT=16'hB0BB;
LUT4 \core/n15669_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[9]),
	.I2(\core/n15669_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15669_13 )
);
defparam \core/n15669_s8 .INIT=16'h4F00;
LUT4 \core/n15671_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[8]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15671_14 ),
	.F(\core/n15671_12 )
);
defparam \core/n15671_s7 .INIT=16'hB0BB;
LUT4 \core/n15671_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[8]),
	.I2(\core/n15671_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15671_13 )
);
defparam \core/n15671_s8 .INIT=16'h4F00;
LUT4 \core/n15673_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[7]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15673_14 ),
	.F(\core/n15673_12 )
);
defparam \core/n15673_s7 .INIT=16'hB0BB;
LUT4 \core/n15673_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[7]),
	.I2(\core/n15673_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15673_13 )
);
defparam \core/n15673_s8 .INIT=16'h4F00;
LUT4 \core/n15675_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[6]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15675_14 ),
	.F(\core/n15675_12 )
);
defparam \core/n15675_s7 .INIT=16'hB0BB;
LUT4 \core/n15675_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[6]),
	.I2(\core/n15675_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15675_13 )
);
defparam \core/n15675_s8 .INIT=16'h4F00;
LUT4 \core/n15677_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[5]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15677_14 ),
	.F(\core/n15677_12 )
);
defparam \core/n15677_s7 .INIT=16'hB0BB;
LUT4 \core/n15677_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[5]),
	.I2(\core/n15677_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15677_13 )
);
defparam \core/n15677_s8 .INIT=16'h4F00;
LUT4 \core/n15679_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[4]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15679_14 ),
	.F(\core/n15679_12 )
);
defparam \core/n15679_s7 .INIT=16'hB0BB;
LUT4 \core/n15679_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[4]),
	.I2(\core/n15679_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15679_13 )
);
defparam \core/n15679_s8 .INIT=16'h4F00;
LUT4 \core/n15681_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[3]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15681_14 ),
	.F(\core/n15681_12 )
);
defparam \core/n15681_s7 .INIT=16'hB0BB;
LUT4 \core/n15681_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[3]),
	.I2(\core/n15681_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15681_13 )
);
defparam \core/n15681_s8 .INIT=16'h4F00;
LUT4 \core/n15683_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[2]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15683_14 ),
	.F(\core/n15683_12 )
);
defparam \core/n15683_s7 .INIT=16'hB0BB;
LUT4 \core/n15683_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[2]),
	.I2(\core/n15683_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15683_13 )
);
defparam \core/n15683_s8 .INIT=16'h4F00;
LUT4 \core/n15685_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[1]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15685_14 ),
	.F(\core/n15685_12 )
);
defparam \core/n15685_s7 .INIT=16'hB0BB;
LUT4 \core/n15685_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[1]),
	.I2(\core/n15685_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15685_13 )
);
defparam \core/n15685_s8 .INIT=16'h4F00;
LUT4 \core/n15687_s7  (
	.I0(\core/n15625_14 ),
	.I1(wr_csr_nxt[0]),
	.I2(\core/n15625_15 ),
	.I3(\core/n15687_14 ),
	.F(\core/n15687_12 )
);
defparam \core/n15687_s7 .INIT=16'hB0BB;
LUT4 \core/n15687_s8  (
	.I0(\core/n15625_17 ),
	.I1(wr_csr_nxt[0]),
	.I2(\core/n15687_15 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15687_13 )
);
defparam \core/n15687_s8 .INIT=16'h4F00;
LUT4 \core/mem_state_1_s6  (
	.I0(\core/mem_la_read_4 ),
	.I1(\core/mem_state_1_13 ),
	.I2(\core/mem_state [1]),
	.I3(\core/mem_state [0]),
	.F(\core/mem_state_1_11 )
);
defparam \core/mem_state_1_s6 .INIT=16'hC730;
LUT4 \core/mem_state_1_s7  (
	.I0(\core/mem_la_addr_31_6 ),
	.I1(\core/n2528_11 ),
	.I2(\core/n11539_7 ),
	.I3(\core/trap ),
	.F(\core/mem_state_1_12 )
);
defparam \core/mem_state_1_s7 .INIT=16'h007F;
LUT4 \core/mem_valid_s6  (
	.I0(\core/mem_state [0]),
	.I1(\core/mem_state [1]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_state_1_12 ),
	.F(\core/mem_valid_8 )
);
defparam \core/mem_valid_s6 .INIT=16'h7100;
LUT4 \core/n2534_s6  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/mem_16bit_buffer_15_11 ),
	.I2(\core/mem_la_read_4 ),
	.I3(\core/mem_state [0]),
	.F(\core/n2534_10 )
);
defparam \core/n2534_s6 .INIT=16'h0FBB;
LUT4 \core/n2533_s6  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/mem_do_wdata ),
	.I3(\core/mem_state [0]),
	.F(\core/n2533_10 )
);
defparam \core/n2533_s6 .INIT=16'hEEF0;
LUT3 \core/n2532_s6  (
	.I0(\core/mem_state [1]),
	.I1(\core/n2306_5 ),
	.I2(\core/mem_state [0]),
	.F(\core/n2532_10 )
);
defparam \core/n2532_s6 .INIT=8'h10;
LUT2 \core/n15177_s2  (
	.I0(\core/irq_state [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15177_6 )
);
defparam \core/n15177_s2 .INIT=4'h8;
LUT4 \core/n16014_s2  (
	.I0(\core/n15391_38 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n15391_28 ),
	.I3(\core/n16014_8 ),
	.F(\core/n16014_6 )
);
defparam \core/n16014_s2 .INIT=16'h0B00;
LUT4 \core/n16014_s3  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/n16014_9 ),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/n16014_10 ),
	.F(\core/n16014_7 )
);
defparam \core/n16014_s3 .INIT=16'h4F00;
LUT4 \core/n16005_s2  (
	.I0(\core/irq_active ),
	.I1(\core/irq_mask [3]),
	.I2(\core/pcpi_timeout ),
	.I3(\core/n15179_9 ),
	.F(\core/n16005_6 )
);
defparam \core/n16005_s2 .INIT=16'hE000;
LUT4 \core/cpuregs_rs1_0_s2  (
	.I0(\core/decoded_rs1 [4]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/decoded_rs1 [5]),
	.I3(\core/cpuregs_rs1_0_12 ),
	.F(\core/cpuregs_rs1_0_6 )
);
defparam \core/cpuregs_rs1_0_s2 .INIT=16'h1000;
LUT3 \core/cpuregs_rs1_0_s3  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11949_171 ),
	.F(\core/cpuregs_rs1_0_7 )
);
defparam \core/cpuregs_rs1_0_s3 .INIT=8'hD0;
LUT4 \core/cpuregs_rs1_0_s4  (
	.I0(\core/decoded_rs [4]),
	.I1(\core/decoded_rs [1]),
	.I2(\core/cpuregs_rs1_0_10 ),
	.I3(\core/cpuregs_rs1_0_12 ),
	.F(\core/cpuregs_rs1_0_8 )
);
defparam \core/cpuregs_rs1_0_s4 .INIT=16'h1000;
LUT3 \core/cpuregs_rs1_2_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11947_171 ),
	.F(\core/cpuregs_rs1_2_6 )
);
defparam \core/cpuregs_rs1_2_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_3_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11946_171 ),
	.F(\core/cpuregs_rs1_3_6 )
);
defparam \core/cpuregs_rs1_3_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_5_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11944_171 ),
	.F(\core/cpuregs_rs1_5_6 )
);
defparam \core/cpuregs_rs1_5_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_6_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11943_171 ),
	.F(\core/cpuregs_rs1_6_6 )
);
defparam \core/cpuregs_rs1_6_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_7_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11942_171 ),
	.F(\core/cpuregs_rs1_7_6 )
);
defparam \core/cpuregs_rs1_7_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_8_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11941_171 ),
	.F(\core/cpuregs_rs1_8_6 )
);
defparam \core/cpuregs_rs1_8_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_9_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11940_171 ),
	.F(\core/cpuregs_rs1_9_6 )
);
defparam \core/cpuregs_rs1_9_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_10_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11939_171 ),
	.F(\core/cpuregs_rs1_10_6 )
);
defparam \core/cpuregs_rs1_10_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_11_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11938_171 ),
	.F(\core/cpuregs_rs1_11_6 )
);
defparam \core/cpuregs_rs1_11_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_12_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11937_171 ),
	.F(\core/cpuregs_rs1_12_6 )
);
defparam \core/cpuregs_rs1_12_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_13_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11936_171 ),
	.F(\core/cpuregs_rs1_13_6 )
);
defparam \core/cpuregs_rs1_13_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_14_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11935_171 ),
	.F(\core/cpuregs_rs1_14_6 )
);
defparam \core/cpuregs_rs1_14_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_15_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11934_171 ),
	.F(\core/cpuregs_rs1_15_6 )
);
defparam \core/cpuregs_rs1_15_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_16_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11933_171 ),
	.F(\core/cpuregs_rs1_16_6 )
);
defparam \core/cpuregs_rs1_16_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_17_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11932_171 ),
	.F(\core/cpuregs_rs1_17_6 )
);
defparam \core/cpuregs_rs1_17_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_18_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11931_171 ),
	.F(\core/cpuregs_rs1_18_6 )
);
defparam \core/cpuregs_rs1_18_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_19_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11930_171 ),
	.F(\core/cpuregs_rs1_19_6 )
);
defparam \core/cpuregs_rs1_19_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_20_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11929_171 ),
	.F(\core/cpuregs_rs1_20_6 )
);
defparam \core/cpuregs_rs1_20_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_21_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11928_171 ),
	.F(\core/cpuregs_rs1_21_6 )
);
defparam \core/cpuregs_rs1_21_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_22_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11927_171 ),
	.F(\core/cpuregs_rs1_22_6 )
);
defparam \core/cpuregs_rs1_22_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_23_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11926_171 ),
	.F(\core/cpuregs_rs1_23_6 )
);
defparam \core/cpuregs_rs1_23_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_24_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11925_171 ),
	.F(\core/cpuregs_rs1_24_6 )
);
defparam \core/cpuregs_rs1_24_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_25_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11924_171 ),
	.F(\core/cpuregs_rs1_25_6 )
);
defparam \core/cpuregs_rs1_25_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_26_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11923_171 ),
	.F(\core/cpuregs_rs1_26_6 )
);
defparam \core/cpuregs_rs1_26_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_27_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11922_171 ),
	.F(\core/cpuregs_rs1_27_6 )
);
defparam \core/cpuregs_rs1_27_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_28_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11921_171 ),
	.F(\core/cpuregs_rs1_28_6 )
);
defparam \core/cpuregs_rs1_28_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_29_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11920_171 ),
	.F(\core/cpuregs_rs1_29_6 )
);
defparam \core/cpuregs_rs1_29_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_30_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11919_171 ),
	.F(\core/cpuregs_rs1_30_6 )
);
defparam \core/cpuregs_rs1_30_s2 .INIT=8'hD0;
LUT3 \core/cpuregs_rs1_31_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11918_171 ),
	.F(\core/cpuregs_rs1_31_6 )
);
defparam \core/cpuregs_rs1_31_s2 .INIT=8'hD0;
LUT3 \core/n5768_s4  (
	.I0(\core/n5706_7 ),
	.I1(\core/n2214_15 ),
	.I2(\core/n5767_10 ),
	.F(\core/n5768_8 )
);
defparam \core/n5768_s4 .INIT=8'h40;
LUT4 \core/n5768_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n2226_8 ),
	.I2(\core/n2214_15 ),
	.I3(\core/n5768_10 ),
	.F(\core/n5768_9 )
);
defparam \core/n5768_s5 .INIT=16'h1000;
LUT4 \core/n5766_s3  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5769_7 ),
	.I2(\core/n5706_7 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5766_7 )
);
defparam \core/n5766_s3 .INIT=16'h0FBB;
LUT2 \core/n5770_s3  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n5770_7 )
);
defparam \core/n5770_s3 .INIT=4'h8;
LUT4 \core/n16006_s2  (
	.I0(\core/n14088_7 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n16005_6 ),
	.I3(\core/n23284_3 ),
	.F(\core/n16006_6 )
);
defparam \core/n16006_s2 .INIT=16'h0D00;
LUT4 \core/n16006_s3  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/n5306_4 ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/n16006_7 )
);
defparam \core/n16006_s3 .INIT=16'hEF00;
LUT4 \core/n16006_s4  (
	.I0(n519_5),
	.I1(\core/n15399_36 ),
	.I2(\core/n16006_12 ),
	.I3(\core/n15391_40 ),
	.F(\core/n16006_8 )
);
defparam \core/n16006_s4 .INIT=16'h1000;
LUT4 \core/n11509_s10  (
	.I0(\core/next_irq_pending [1]),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n15287_9 ),
	.F(\core/n11509_16 )
);
defparam \core/n11509_s10 .INIT=16'hE000;
LUT4 \core/mem_xfer_s3  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.I2(mem_wstrb_Z[0]),
	.I3(recv_buf_valid_10),
	.F(\core/mem_xfer_6 )
);
defparam \core/mem_xfer_s3 .INIT=16'h4F00;
LUT4 \core/mem_xfer_s5  (
	.I0(itcm_valid_7),
	.I1(\core/mem_xfer_9 ),
	.I2(mem_rdata_27_10),
	.I3(mem_valid_Z),
	.F(\core/mem_xfer_8 )
);
defparam \core/mem_xfer_s5 .INIT=16'h8F00;
LUT4 \core/mem_la_read_s2  (
	.I0(\core/mem_la_addr_31_6 ),
	.I1(\core/mem_do_rdata ),
	.I2(\core/mem_16bit_buffer_15_11 ),
	.I3(\core/n2528_11 ),
	.F(\core/mem_la_read_5 )
);
defparam \core/mem_la_read_s2 .INIT=16'h0D00;
LUT2 \core/mem_la_addr_28_s3  (
	.I0(\core/reg_next_pc [27]),
	.I1(\core/reg_next_pc [26]),
	.F(\core/mem_la_addr_28_6 )
);
defparam \core/mem_la_addr_28_s3 .INIT=4'h8;
LUT2 \core/mem_la_addr_28_s4  (
	.I0(\core/reg_out [27]),
	.I1(\core/reg_out [26]),
	.F(\core/mem_la_addr_28_7 )
);
defparam \core/mem_la_addr_28_s4 .INIT=4'h8;
LUT4 \core/mem_la_addr_24_s3  (
	.I0(\core/reg_next_pc [20]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/mem_la_addr_24_9 ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/mem_la_addr_24_6 )
);
defparam \core/mem_la_addr_24_s3 .INIT=16'h0F77;
LUT3 \core/mem_la_addr_24_s4  (
	.I0(\core/mem_la_addr_23_7 ),
	.I1(\core/mem_la_addr_22_7 ),
	.I2(\core/mem_la_addr_21_9 ),
	.F(\core/mem_la_addr_24_7 )
);
defparam \core/mem_la_addr_24_s4 .INIT=8'h01;
LUT4 \core/mem_la_addr_24_s5  (
	.I0(\core/mem_la_addr_2_7 ),
	.I1(\core/mem_la_addr_11_6 ),
	.I2(\core/mem_la_addr_10_7 ),
	.I3(\core/mem_la_addr_24_10 ),
	.F(\core/mem_la_addr_24_8 )
);
defparam \core/mem_la_addr_24_s5 .INIT=16'h0400;
LUT4 \core/mem_la_addr_16_s3  (
	.I0(\core/mem_la_addr_11_8 ),
	.I1(\core/mem_la_addr_14_7 ),
	.I2(\core/mem_la_addr_12_7 ),
	.I3(\core/mem_la_addr_13_7 ),
	.F(\core/mem_la_addr_16_6 )
);
defparam \core/mem_la_addr_16_s3 .INIT=16'h0001;
LUT4 \core/mem_la_addr_11_s3  (
	.I0(\core/mem_la_addr_9_10 ),
	.I1(\core/mem_la_addr_5_6 ),
	.I2(\core/mem_la_addr_5_9 ),
	.I3(\core/mem_la_addr_9_5 ),
	.F(\core/mem_la_addr_11_6 )
);
defparam \core/mem_la_addr_11_s3 .INIT=16'h0200;
LUT4 \core/mem_la_addr_9_s2  (
	.I0(\core/reg_out [8]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/mem_la_addr_8_5 ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/mem_la_addr_9_5 )
);
defparam \core/mem_la_addr_9_s2 .INIT=16'h0A0C;
LUT4 \core/mem_la_addr_8_s2  (
	.I0(\core/reg_next_pc [7]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/mem_la_addr_8_7 ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/mem_la_addr_8_5 )
);
defparam \core/mem_la_addr_8_s2 .INIT=16'h0F77;
LUT4 \core/mem_la_addr_5_s3  (
	.I0(\core/reg_next_pc [4]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/mem_la_addr_5_7 ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/mem_la_addr_5_6 )
);
defparam \core/mem_la_addr_5_s3 .INIT=16'h0F77;
LUT4 \core/mem_rdata_latched_31_s2  (
	.I0(\core/mem_rdata_latched_31_6 ),
	.I1(\core/mem_rdata_latched_31_7 ),
	.I2(mem_rdata_19_6),
	.I3(\core/mem_rdata_latched_31_8 ),
	.F(\core/mem_rdata_latched_31_5 )
);
defparam \core/mem_rdata_latched_31_s2 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_30_s4  (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[14]),
	.I2(\core/mem_rdata_latched_30_9 ),
	.I3(mem_rdata_29_10),
	.F(\core/mem_rdata_latched_30_7 )
);
defparam \core/mem_rdata_latched_30_s4 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_30_s5  (
	.I0(mem_rdata_30_9),
	.I1(mem_rdata_30_10),
	.I2(\core/mem_rdata_latched_30_10 ),
	.I3(\core/mem_rdata_latched_30_11 ),
	.F(\core/mem_rdata_latched_30_8 )
);
defparam \core/mem_rdata_latched_30_s5 .INIT=16'h7F00;
LUT4 \core/mem_rdata_latched_29_s2  (
	.I0(\core/mem_rdata_latched_29_6 ),
	.I1(\core/mem_rdata_latched_29_7 ),
	.I2(mem_rdata_27_10),
	.I3(\core/mem_rdata_latched_29_8 ),
	.F(\core/mem_rdata_latched_29_5 )
);
defparam \core/mem_rdata_latched_29_s2 .INIT=16'hBF00;
LUT4 \core/mem_rdata_latched_28_s3  (
	.I0(dtcm_ready),
	.I1(\core/mem_rdata_latched_28_8 ),
	.I2(\core/mem_rdata_latched_28_9 ),
	.I3(\core/mem_rdata_latched_28_10 ),
	.F(\core/mem_rdata_latched_28_6 )
);
defparam \core/mem_rdata_latched_28_s3 .INIT=16'hBF00;
LUT2 \core/mem_rdata_latched_28_s4  (
	.I0(itcm_ready),
	.I1(itcm_rdata[12]),
	.F(\core/mem_rdata_latched_28_7 )
);
defparam \core/mem_rdata_latched_28_s4 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_27_s3  (
	.I0(mem_rdata_30_4),
	.I1(\core/mem_rdata_latched_27_7 ),
	.I2(\core/mem_rdata_latched_27_8 ),
	.I3(\core/mem_rdata_latched_27_9 ),
	.F(\core/mem_rdata_latched_27_6 )
);
defparam \core/mem_rdata_latched_27_s3 .INIT=16'hEF00;
LUT2 \core/mem_rdata_latched_26_s3  (
	.I0(dtcm_rdata[10]),
	.I1(dtcm_ready),
	.F(\core/mem_rdata_latched_26_6 )
);
defparam \core/mem_rdata_latched_26_s3 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_26_s4  (
	.I0(\core/mem_rdata_latched_26_15 ),
	.I1(mem_rdata_21_5),
	.I2(\core/mem_rdata_latched_26_9 ),
	.I3(\core/mem_rdata_latched_26_10 ),
	.F(\core/mem_rdata_latched_26_7 )
);
defparam \core/mem_rdata_latched_26_s4 .INIT=16'h0B00;
LUT4 \core/mem_rdata_latched_25_s3  (
	.I0(mem_rdata_30_4),
	.I1(\core/mem_rdata_latched_25_8 ),
	.I2(\core/mem_rdata_latched_25_9 ),
	.I3(\core/mem_rdata_latched_25_10 ),
	.F(\core/mem_rdata_latched_25_6 )
);
defparam \core/mem_rdata_latched_25_s3 .INIT=16'h4F00;
LUT2 \core/mem_rdata_latched_25_s4  (
	.I0(itcm_rdata[9]),
	.I1(itcm_ready),
	.F(\core/mem_rdata_latched_25_7 )
);
defparam \core/mem_rdata_latched_25_s4 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_24_s3  (
	.I0(\core/mem_rdata_latched_24_7 ),
	.I1(\core/mem_rdata_latched_24_8 ),
	.I2(itcm_rdata[8]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_24_6 )
);
defparam \core/mem_rdata_latched_24_s3 .INIT=16'hF0EE;
LUT4 \core/mem_rdata_latched_23_s3  (
	.I0(\core/mem_rdata_latched_23_7 ),
	.I1(\core/mem_rdata_latched_23_8 ),
	.I2(\core/mem_rdata_latched_23_15 ),
	.I3(\core/mem_rdata_latched_23_10 ),
	.F(\core/mem_rdata_latched_23_6 )
);
defparam \core/mem_rdata_latched_23_s3 .INIT=16'h1F00;
LUT4 \core/mem_rdata_latched_21_s3  (
	.I0(\core/mem_rdata_latched_21_7 ),
	.I1(\core/mem_rdata_latched_21_8 ),
	.I2(\core/mem_rdata_latched_21_9 ),
	.I3(\core/mem_rdata_latched_21_10 ),
	.F(\core/mem_rdata_latched_21_6 )
);
defparam \core/mem_rdata_latched_21_s3 .INIT=16'hEF00;
LUT4 \core/mem_rdata_latched_20_s3  (
	.I0(\core/mem_rdata_latched_20_7 ),
	.I1(\core/mem_rdata_latched_20_8 ),
	.I2(\core/mem_rdata_latched_20_9 ),
	.I3(\core/mem_rdata_latched_20_10 ),
	.F(\core/mem_rdata_latched_20_6 )
);
defparam \core/mem_rdata_latched_20_s3 .INIT=16'hBF00;
LUT3 \core/mem_rdata_latched_11_s5  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_11_8 )
);
defparam \core/mem_rdata_latched_11_s5 .INIT=8'hCA;
LUT2 \core/mem_rdata_latched_11_s6  (
	.I0(\core/clear_prefetched_high_word_q ),
	.I1(\core/prefetched_high_word ),
	.F(\core/mem_rdata_latched_11_9 )
);
defparam \core/mem_rdata_latched_11_s6 .INIT=4'h4;
LUT3 \core/mem_rdata_latched_10_s5  (
	.I0(itcm_rdata[26]),
	.I1(itcm_ready),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_10_8 )
);
defparam \core/mem_rdata_latched_10_s5 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_10_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_rdata_latched_10_10 ),
	.I2(\core/mem_xfer_5 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_10_9 )
);
defparam \core/mem_rdata_latched_10_s6 .INIT=16'hBF00;
LUT2 \core/mem_rdata_latched_6_s5  (
	.I0(dtcm_rdata[6]),
	.I1(dtcm_ready),
	.F(\core/mem_rdata_latched_6_8 )
);
defparam \core/mem_rdata_latched_6_s5 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_6_s6  (
	.I0(\core/mem_rdata_latched_6_12 ),
	.I1(dtcm_ready),
	.I2(\core/mem_rdata_latched_6_13 ),
	.I3(\core/mem_rdata_latched_6_14 ),
	.F(\core/mem_rdata_latched_6_9 )
);
defparam \core/mem_rdata_latched_6_s6 .INIT=16'h0001;
LUT3 \core/mem_rdata_latched_6_s7  (
	.I0(itcm_rdata[22]),
	.I1(itcm_ready),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_6_10 )
);
defparam \core/mem_rdata_latched_6_s7 .INIT=8'hB0;
LUT4 \core/mem_rdata_latched_6_s8  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_rdata_latched_6_15 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_6_11 )
);
defparam \core/mem_rdata_latched_6_s8 .INIT=16'hFB00;
LUT2 \core/mem_rdata_latched_5_s4  (
	.I0(itcm_ready),
	.I1(itcm_rdata[5]),
	.F(\core/mem_rdata_latched_5_7 )
);
defparam \core/mem_rdata_latched_5_s4 .INIT=4'h8;
LUT3 \core/mem_rdata_latched_5_s5  (
	.I0(\core/mem_rdata_q [5]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_5_8 )
);
defparam \core/mem_rdata_latched_5_s5 .INIT=8'h35;
LUT3 \core/mem_rdata_latched_4_s5  (
	.I0(\core/mem_rdata_q [4]),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_4_8 )
);
defparam \core/mem_rdata_latched_4_s5 .INIT=8'hCA;
LUT2 \core/mem_rdata_latched_3_s6  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_3_9 )
);
defparam \core/mem_rdata_latched_3_s6 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_3_s7  (
	.I0(\core/mem_rdata_latched_3_16 ),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_rdata_24_8),
	.F(\core/mem_rdata_latched_3_10 )
);
defparam \core/mem_rdata_latched_3_s7 .INIT=16'h4200;
LUT3 \core/mem_rdata_latched_3_s8  (
	.I0(\core/mem_rdata_latched_3_17 ),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_9),
	.F(\core/mem_rdata_latched_3_11 )
);
defparam \core/mem_rdata_latched_3_s8 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_3_s10  (
	.I0(dtcm_rdata[3]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[3]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_3_13 )
);
defparam \core/mem_rdata_latched_3_s10 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_3_s11  (
	.I0(\core/mem_rdata_q [19]),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_xfer_8 ),
	.I3(\core/mem_rdata_latched_3_24 ),
	.F(\core/mem_rdata_latched_3_14 )
);
defparam \core/mem_rdata_latched_3_s11 .INIT=16'h0100;
LUT4 \core/mem_rdata_latched_3_s12  (
	.I0(\core/mem_la_secondword ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_rdata_latched_3_19 ),
	.I3(\core/mem_rdata_latched_3_24 ),
	.F(\core/mem_rdata_latched_3_15 )
);
defparam \core/mem_rdata_latched_3_s12 .INIT=16'h00EF;
LUT4 \core/mem_rdata_latched_2_s5  (
	.I0(\core/mem_rdata_q [18]),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched_2_8 )
);
defparam \core/mem_rdata_latched_2_s5 .INIT=16'h0700;
LUT4 \core/mem_rdata_latched_2_s6  (
	.I0(\core/mem_rdata_latched_2_10 ),
	.I1(\core/mem_rdata_latched_2_11 ),
	.I2(itcm_ready),
	.I3(\core/mem_rdata_latched_2_12 ),
	.F(\core/mem_rdata_latched_2_9 )
);
defparam \core/mem_rdata_latched_2_s6 .INIT=16'hF100;
LUT4 \core/mem_rdata_latched_1_s3  (
	.I0(\core/mem_rdata_latched_1_7 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_8 ),
	.F(\core/mem_rdata_latched_1_6 )
);
defparam \core/mem_rdata_latched_1_s3 .INIT=16'hCCCA;
LUT4 \core/mem_rdata_latched_0_s3  (
	.I0(\core/mem_rdata_latched_0_7 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_8 ),
	.F(\core/mem_rdata_latched_0_6 )
);
defparam \core/mem_rdata_latched_0_s3 .INIT=16'hCCCA;
LUT4 \core/n1860_s3  (
	.I0(mem_rdata[19]),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1860_6 )
);
defparam \core/n1860_s3 .INIT=16'hC0AF;
LUT2 \core/n1860_s4  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.F(\core/n1860_7 )
);
defparam \core/n1860_s4 .INIT=4'h4;
LUT2 \core/n1860_s5  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n1860_8 )
);
defparam \core/n1860_s5 .INIT=4'h8;
LUT3 \core/n1860_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n2226_8 ),
	.I2(\core/n2203_7 ),
	.F(\core/n1860_9 )
);
defparam \core/n1860_s6 .INIT=8'h10;
LUT4 \core/n1861_s2  (
	.I0(\core/mem_rdata_latched_2_9 ),
	.I1(\core/mem_rdata_q [2]),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_xfer ),
	.F(\core/n1861_5 )
);
defparam \core/n1861_s2 .INIT=16'hAF30;
LUT4 \core/n1862_s2  (
	.I0(\core/mem_rdata_q [17]),
	.I1(\core/mem_rdata_q [1]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1862_5 )
);
defparam \core/n1862_s2 .INIT=16'h03F5;
LUT4 \core/n1863_s2  (
	.I0(\core/mem_rdata_q [16]),
	.I1(\core/mem_rdata_q [0]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n1863_5 )
);
defparam \core/n1863_s2 .INIT=16'h03F5;
LUT4 \core/n1864_s2  (
	.I0(itcm_rdata[31]),
	.I1(itcm_ready),
	.I2(mem_rdata_31_4),
	.I3(\core/mem_rdata_latched_12_5 ),
	.F(\core/n1864_5 )
);
defparam \core/n1864_s2 .INIT=16'h0B00;
LUT4 \core/n1864_s3  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_31_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/n1864_7 ),
	.F(\core/n1864_6 )
);
defparam \core/n1864_s3 .INIT=16'h7077;
LUT4 \core/n1952_s9  (
	.I0(itcm_rdata[25]),
	.I1(itcm_ready),
	.I2(mem_rdata_25_4),
	.I3(\core/mem_rdata_latched_12_5 ),
	.F(\core/n1952_12 )
);
defparam \core/n1952_s9 .INIT=16'h0B00;
LUT4 \core/n1952_s10  (
	.I0(\core/mem_rdata_latched_25_7 ),
	.I1(\core/mem_rdata_latched_25_6 ),
	.I2(\core/mem_rdata_latched_10_5 ),
	.I3(\core/n1952_14 ),
	.F(\core/n1952_13 )
);
defparam \core/n1952_s10 .INIT=16'h00EF;
LUT4 \core/n2203_s5  (
	.I0(\core/n2203_12 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5772_13 ),
	.I3(\core/n5767_6 ),
	.F(\core/n2203_8 )
);
defparam \core/n2203_s5 .INIT=16'h8000;
LUT4 \core/n2203_s7  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n5718_4 ),
	.I2(\core/n2203_15 ),
	.I3(\core/n2204_12 ),
	.F(\core/n2203_10 )
);
defparam \core/n2203_s7 .INIT=16'hF100;
LUT2 \core/n2204_s4  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(\core/mem_la_secondword ),
	.F(\core/n2204_7 )
);
defparam \core/n2204_s4 .INIT=4'h4;
LUT4 \core/n2204_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5317_4 ),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/n2220_9 ),
	.F(\core/n2204_8 )
);
defparam \core/n2204_s5 .INIT=16'h4F00;
LUT4 \core/n2204_s6  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n2220_9 ),
	.I2(\core/n2204_4 ),
	.I3(\core/n2206_23 ),
	.F(\core/n2204_9 )
);
defparam \core/n2204_s6 .INIT=16'h00F4;
LUT2 \core/n2205_s6  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5767_10 ),
	.F(\core/n2205_9 )
);
defparam \core/n2205_s6 .INIT=4'h4;
LUT4 \core/n2205_s7  (
	.I0(\core/n2205_15 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2204_12 ),
	.I3(\core/n2205_13 ),
	.F(\core/n2205_10 )
);
defparam \core/n2205_s7 .INIT=16'h5F0C;
LUT4 \core/n2206_s5  (
	.I0(\core/n2206_19 ),
	.I1(\core/n2206_27 ),
	.I2(\core/mem_rdata_latched [4]),
	.I3(\core/n2213_7 ),
	.F(\core/n2206_8 )
);
defparam \core/n2206_s5 .INIT=16'hF0EE;
LUT4 \core/n2206_s9  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1860_7 ),
	.I2(\core/n5770_7 ),
	.I3(\core/n2210_8 ),
	.F(\core/n2206_12 )
);
defparam \core/n2206_s9 .INIT=16'h000D;
LUT4 \core/n2206_s10  (
	.I0(\core/n2222_13 ),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n2206_27 ),
	.I3(\core/n2203_7 ),
	.F(\core/n2206_13 )
);
defparam \core/n2206_s10 .INIT=16'hD000;
LUT4 \core/n2206_s11  (
	.I0(\core/n1952_9 ),
	.I1(\core/n5765_11 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/n1952_19 ),
	.F(\core/n2206_14 )
);
defparam \core/n2206_s11 .INIT=16'hF800;
LUT4 \core/n2207_s5  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_7 ),
	.I3(\core/n5718_4 ),
	.F(\core/n2207_8 )
);
defparam \core/n2207_s5 .INIT=16'h53CC;
LUT2 \core/n2207_s8  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/n5752_4 ),
	.F(\core/n2207_11 )
);
defparam \core/n2207_s8 .INIT=4'h8;
LUT4 \core/n2207_s9  (
	.I0(\core/n2222_13 ),
	.I1(\core/n2207_22 ),
	.I2(\core/n2226_9 ),
	.I3(\core/n5765_11 ),
	.F(\core/n2207_12 )
);
defparam \core/n2207_s9 .INIT=16'hE0EE;
LUT4 \core/n2207_s11  (
	.I0(\core/n2207_16 ),
	.I1(\core/n5767_10 ),
	.I2(\core/n2207_22 ),
	.I3(\core/n2222_8 ),
	.F(\core/n2207_14 )
);
defparam \core/n2207_s11 .INIT=16'hBB0F;
LUT3 \core/n2208_s4  (
	.I0(\core/n5765_11 ),
	.I1(\core/n2227_6 ),
	.I2(\core/n2208_19 ),
	.F(\core/n2208_7 )
);
defparam \core/n2208_s4 .INIT=8'h70;
LUT4 \core/n2208_s5  (
	.I0(\core/n2205_13 ),
	.I1(\core/n2208_23 ),
	.I2(\core/n2208_15 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2208_8 )
);
defparam \core/n2208_s5 .INIT=16'h0D00;
LUT4 \core/n2208_s8  (
	.I0(\core/n2208_16 ),
	.I1(\core/n5767_10 ),
	.I2(\core/n2208_27 ),
	.I3(\core/n2222_8 ),
	.F(\core/n2208_11 )
);
defparam \core/n2208_s8 .INIT=16'hB400;
LUT3 \core/n2209_s5  (
	.I0(\core/n2209_19 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5752_4 ),
	.F(\core/n2209_8 )
);
defparam \core/n2209_s5 .INIT=8'hC5;
LUT4 \core/n2209_s6  (
	.I0(\core/n2207_15 ),
	.I1(\core/n2209_19 ),
	.I2(\core/n2205_13 ),
	.I3(\core/n2209_13 ),
	.F(\core/n2209_9 )
);
defparam \core/n2209_s6 .INIT=16'h004F;
LUT2 \core/n2209_s7  (
	.I0(\core/n2203_7 ),
	.I1(\core/n2209_19 ),
	.F(\core/n2209_10 )
);
defparam \core/n2209_s7 .INIT=4'h1;
LUT2 \core/n2210_s5  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.F(\core/n2210_8 )
);
defparam \core/n2210_s5 .INIT=4'h1;
LUT4 \core/n2210_s6  (
	.I0(\core/n1860_7 ),
	.I1(\core/n2213_7 ),
	.I2(\core/n2211_14 ),
	.I3(\core/mem_rdata_latched [6]),
	.F(\core/n2210_9 )
);
defparam \core/n2210_s6 .INIT=16'h8F00;
LUT4 \core/n2210_s7  (
	.I0(\core/n2210_20 ),
	.I1(\core/n2213_7 ),
	.I2(\core/n2213_9 ),
	.I3(\core/n2213_10 ),
	.F(\core/n2210_10 )
);
defparam \core/n2210_s7 .INIT=16'hF200;
LUT4 \core/n2210_s8  (
	.I0(\core/n11539_7 ),
	.I1(\core/mem_do_rinst ),
	.I2(n519_5),
	.I3(\core/n2210_15 ),
	.F(\core/n2210_11 )
);
defparam \core/n2210_s8 .INIT=16'h000D;
LUT4 \core/n2210_s9  (
	.I0(\core/n2214_15 ),
	.I1(\core/n2214_8 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5769_7 ),
	.F(\core/n2210_12 )
);
defparam \core/n2210_s9 .INIT=16'h7077;
LUT3 \core/n2211_s5  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5752_4 ),
	.F(\core/n2211_8 )
);
defparam \core/n2211_s5 .INIT=8'hCA;
LUT4 \core/n2211_s8  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n2210_8 ),
	.I2(\core/n2208_15 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2211_11 )
);
defparam \core/n2211_s8 .INIT=16'hBF00;
LUT4 \core/n2212_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/n5769_9 ),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n2212_9 )
);
defparam \core/n2212_s6 .INIT=16'hBF00;
LUT2 \core/n2213_s4  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n2213_7 )
);
defparam \core/n2213_s4 .INIT=4'h4;
LUT4 \core/n2213_s6  (
	.I0(\core/n5715_8 ),
	.I1(\core/n2226_9 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n2213_7 ),
	.F(\core/n2213_9 )
);
defparam \core/n2213_s6 .INIT=16'hD000;
LUT4 \core/n2213_s7  (
	.I0(\core/n2211_12 ),
	.I1(\core/n5332_6 ),
	.I2(\core/n2210_8 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2213_10 )
);
defparam \core/n2213_s7 .INIT=16'h0700;
LUT4 \core/n2213_s8  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/n2210_8 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2213_11 )
);
defparam \core/n2213_s8 .INIT=16'h0A0C;
LUT4 \core/n2214_s5  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5706_7 ),
	.F(\core/n2214_8 )
);
defparam \core/n2214_s5 .INIT=16'h7F00;
LUT4 \core/n2214_s8  (
	.I0(\core/n2214_17 ),
	.I1(\core/n2213_9 ),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n2211_14 ),
	.F(\core/n2214_11 )
);
defparam \core/n2214_s8 .INIT=16'hEEF0;
LUT4 \core/n2220_s5  (
	.I0(\core/n5317_4 ),
	.I1(\core/n2220_15 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5768_10 ),
	.F(\core/n2220_8 )
);
defparam \core/n2220_s5 .INIT=16'h3A00;
LUT2 \core/n2220_s6  (
	.I0(\core/n5718_4 ),
	.I1(\core/n1864_4 ),
	.F(\core/n2220_9 )
);
defparam \core/n2220_s6 .INIT=4'h4;
LUT2 \core/n2220_s7  (
	.I0(\core/n5718_4 ),
	.I1(\core/n2214_23 ),
	.F(\core/n2220_10 )
);
defparam \core/n2220_s7 .INIT=4'h4;
LUT4 \core/n2221_s4  (
	.I0(\core/n2221_9 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n2221_10 ),
	.I3(\core/n2220_9 ),
	.F(\core/n2221_7 )
);
defparam \core/n2221_s4 .INIT=16'hBBF0;
LUT2 \core/n2222_s5  (
	.I0(\core/n5416_5 ),
	.I1(\core/n2210_5 ),
	.F(\core/n2222_8 )
);
defparam \core/n2222_s5 .INIT=4'h8;
LUT4 \core/n2222_s8  (
	.I0(\core/n5769_7 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n2222_20 ),
	.I3(\core/n5771_6 ),
	.F(\core/n2222_11 )
);
defparam \core/n2222_s8 .INIT=16'hF0BB;
LUT3 \core/n2222_s10  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.F(\core/n2222_13 )
);
defparam \core/n2222_s10 .INIT=8'h0B;
LUT2 \core/n2226_s7  (
	.I0(\core/mem_16bit_buffer [1]),
	.I1(\core/mem_16bit_buffer [0]),
	.F(\core/n2226_11 )
);
defparam \core/n2226_s7 .INIT=4'h4;
LUT2 \core/n2226_s8  (
	.I0(\core/mem_rdata_latched_11_7 ),
	.I1(\core/mem_16bit_buffer [8]),
	.F(\core/n2226_12 )
);
defparam \core/n2226_s8 .INIT=4'h4;
LUT4 \core/n2226_s9  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_rdata_latched_3_24 ),
	.F(\core/n2226_13 )
);
defparam \core/n2226_s9 .INIT=16'hAC00;
LUT4 \core/n2227_s4  (
	.I0(itcm_rdata[23]),
	.I1(itcm_ready),
	.I2(mem_rdata_23_4),
	.I3(\core/mem_rdata_latched_12_5 ),
	.F(\core/n2227_7 )
);
defparam \core/n2227_s4 .INIT=16'h0B00;
LUT4 \core/n2227_s5  (
	.I0(\core/mem_rdata_latched_23_6 ),
	.I1(\core/mem_rdata_q [7]),
	.I2(\core/mem_la_firstword ),
	.I3(\core/n2227_9 ),
	.F(\core/n2227_8 )
);
defparam \core/n2227_s5 .INIT=16'h03FA;
LUT4 \core/n2421_s3  (
	.I0(\core/n2421_12 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(vld_set_6),
	.F(\core/n2421_6 )
);
defparam \core/n2421_s3 .INIT=16'h8000;
LUT4 \core/n2421_s4  (
	.I0(simpleuart_reg_div_do[1]),
	.I1(send_dummy_9),
	.I2(\core/n2421_13 ),
	.I3(mem_rdata_21_5),
	.F(\core/n2421_7 )
);
defparam \core/n2421_s4 .INIT=16'hF800;
LUT4 \core/n2421_s5  (
	.I0(dtcm_rdata[1]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[1]),
	.I3(itcm_ready),
	.F(\core/n2421_8 )
);
defparam \core/n2421_s5 .INIT=16'hF0BB;
LUT4 \core/n2421_s6  (
	.I0(simpleuart_reg_div_do[0]),
	.I1(send_dummy_9),
	.I2(\core/n2421_14 ),
	.I3(mem_rdata_21_5),
	.F(\core/n2421_9 )
);
defparam \core/n2421_s6 .INIT=16'hF800;
LUT4 \core/n2421_s7  (
	.I0(ram_dout[0]),
	.I1(mem_rdata_27_7),
	.I2(\core/n2421_15 ),
	.I3(mem_rdata_30_24),
	.F(\core/n2421_10 )
);
defparam \core/n2421_s7 .INIT=16'h8F00;
LUT4 \core/n2421_s8  (
	.I0(dtcm_rdata[0]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[0]),
	.I3(itcm_ready),
	.F(\core/n2421_11 )
);
defparam \core/n2421_s8 .INIT=16'hF0BB;
LUT2 \core/n5324_s3  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [3]),
	.F(\core/n5324_6 )
);
defparam \core/n5324_s3 .INIT=4'h4;
LUT2 \core/n5324_s4  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.F(\core/n5324_7 )
);
defparam \core/n5324_s4 .INIT=4'h8;
LUT2 \core/n5332_s3  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n5332_6 )
);
defparam \core/n5332_s3 .INIT=4'h1;
LUT4 \core/n5346_s2  (
	.I0(\core/mem_rdata_latched [29]),
	.I1(\core/mem_rdata_latched [28]),
	.I2(\core/mem_rdata_latched [25]),
	.I3(\core/n5324_6 ),
	.F(\core/n5346_5 )
);
defparam \core/n5346_s2 .INIT=16'h0100;
LUT4 \core/n5359_s3  (
	.I0(\core/mem_rdata_latched [22]),
	.I1(\core/mem_rdata_latched [29]),
	.I2(\core/mem_rdata_latched [28]),
	.I3(\core/n5359_9 ),
	.F(\core/n5359_6 )
);
defparam \core/n5359_s3 .INIT=16'h4000;
LUT4 \core/n5359_s5  (
	.I0(\core/mem_rdata_latched [23]),
	.I1(\core/mem_rdata_latched [25]),
	.I2(\core/mem_rdata_latched [24]),
	.I3(\core/n5359_10 ),
	.F(\core/n5359_8 )
);
defparam \core/n5359_s5 .INIT=16'h4000;
LUT4 \core/n5706_s3  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5772_13 ),
	.I3(\core/n2213_7 ),
	.F(\core/n5706_6 )
);
defparam \core/n5706_s3 .INIT=16'hEF00;
LUT4 \core/n5706_s4  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/mem_rdata_latched [2]),
	.I3(\core/n5706_9 ),
	.F(\core/n5706_7 )
);
defparam \core/n5706_s4 .INIT=16'h0100;
LUT4 \core/n5706_s5  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n2210_8 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5706_8 )
);
defparam \core/n5706_s5 .INIT=16'h004F;
LUT4 \core/n5710_s4  (
	.I0(\core/n5710_10 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n5767_6 ),
	.I3(\core/n2214_15 ),
	.F(\core/n5710_7 )
);
defparam \core/n5710_s4 .INIT=16'h0200;
LUT3 \core/n5710_s5  (
	.I0(\core/n5706_8 ),
	.I1(\core/n2227_6 ),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5710_8 )
);
defparam \core/n5710_s5 .INIT=8'hB0;
LUT4 \core/n5712_s4  (
	.I0(\core/mem_rdata_latched [30]),
	.I1(\core/mem_rdata_latched [29]),
	.I2(\core/mem_rdata_latched [28]),
	.I3(\core/n5324_6 ),
	.F(\core/n5712_7 )
);
defparam \core/n5712_s4 .INIT=16'h0100;
LUT4 \core/n5712_s5  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [27]),
	.I2(\core/mem_rdata_latched [25]),
	.I3(\core/mem_rdata_latched [26]),
	.F(\core/n5712_8 )
);
defparam \core/n5712_s5 .INIT=16'h0100;
LUT4 \core/n5712_s7  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5772_13 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5712_14 ),
	.F(\core/n5712_10 )
);
defparam \core/n5712_s7 .INIT=16'hBF00;
LUT3 \core/n5712_s8  (
	.I0(\core/n5765_11 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/mem_rdata_latched [1]),
	.F(\core/n5712_11 )
);
defparam \core/n5712_s8 .INIT=8'h0B;
LUT4 \core/n5713_s4  (
	.I0(\core/n5707_9 ),
	.I1(\core/n2220_9 ),
	.I2(\core/n2226_8 ),
	.I3(\core/n5770_7 ),
	.F(\core/n5713_7 )
);
defparam \core/n5713_s4 .INIT=16'h000B;
LUT4 \core/n5713_s5  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched [1]),
	.I2(\core/n5769_7 ),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n5713_8 )
);
defparam \core/n5713_s5 .INIT=16'hFE45;
LUT4 \core/n5715_s5  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n2227_6 ),
	.I3(\core/n1952_9 ),
	.F(\core/n5715_8 )
);
defparam \core/n5715_s5 .INIT=16'h0001;
LUT4 \core/n5715_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5767_6 ),
	.I2(\core/n5769_7 ),
	.I3(\core/n5767_10 ),
	.F(\core/n5715_9 )
);
defparam \core/n5715_s6 .INIT=16'h4F00;
LUT4 \core/n5715_s7  (
	.I0(\core/n5769_7 ),
	.I1(\core/n2226_9 ),
	.I2(\core/n5765_11 ),
	.I3(\core/n2205_19 ),
	.F(\core/n5715_10 )
);
defparam \core/n5715_s7 .INIT=16'h0D00;
LUT4 \core/n5718_s5  (
	.I0(\core/mem_rdata_latched_10_5 ),
	.I1(\core/mem_rdata_latched_29_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/n5718_10 ),
	.F(\core/n5718_8 )
);
defparam \core/n5718_s5 .INIT=16'h7077;
LUT4 \core/n5718_s6  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/n1864_4 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/n5752_4 ),
	.F(\core/n5718_9 )
);
defparam \core/n5718_s6 .INIT=16'h0007;
LUT4 \core/n5719_s2  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5769_7 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5719_5 )
);
defparam \core/n5719_s2 .INIT=16'h00F8;
LUT4 \core/n5720_s2  (
	.I0(\core/n2211_12 ),
	.I1(\core/n5332_10 ),
	.I2(\core/n5769_7 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n5720_5 )
);
defparam \core/n5720_s2 .INIT=16'hBB0F;
LUT4 \core/n5752_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [30]),
	.I2(\core/mem_xfer ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n5752_5 )
);
defparam \core/n5752_s2 .INIT=16'h0C0A;
LUT4 \core/n5752_s3  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(\core/mem_rdata_latched_10_5 ),
	.I2(mem_rdata[30]),
	.I3(\core/mem_rdata_latched_12_5 ),
	.F(\core/n5752_6 )
);
defparam \core/n5752_s3 .INIT=16'h0777;
LUT2 \core/n5765_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5767_10 ),
	.F(\core/n5765_8 )
);
defparam \core/n5765_s5 .INIT=4'h4;
LUT3 \core/n5765_s6  (
	.I0(\core/n5332_10 ),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n2211_14 ),
	.F(\core/n5765_9 )
);
defparam \core/n5765_s6 .INIT=8'hD0;
LUT4 \core/n5921_s2  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_rdata_q [26]),
	.I3(\core/mem_rdata_q [25]),
	.F(\core/n5921_5 )
);
defparam \core/n5921_s2 .INIT=16'h0001;
LUT2 \core/n6005_s5  (
	.I0(\core/mem_rdata_q [2]),
	.I1(\core/mem_rdata_q [1]),
	.F(\core/n6005_8 )
);
defparam \core/n6005_s5 .INIT=4'h4;
LUT4 \core/n6005_s6  (
	.I0(\core/mem_rdata_q [11]),
	.I1(\core/mem_rdata_q [3]),
	.I2(\core/mem_rdata_q [0]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n6005_9 )
);
defparam \core/n6005_s6 .INIT=16'h0100;
LUT4 \core/n6005_s7  (
	.I0(\core/mem_rdata_q [23]),
	.I1(\core/n5853_4 ),
	.I2(\core/n6005_11 ),
	.I3(\core/n6005_12 ),
	.F(\core/n6005_10 )
);
defparam \core/n6005_s7 .INIT=16'h4000;
LUT4 \core/n6015_s2  (
	.I0(\core/mem_rdata_q [3]),
	.I1(\core/mem_rdata_q [2]),
	.I2(\core/mem_rdata_q [1]),
	.I3(\core/mem_rdata_q [0]),
	.F(\core/n6015_5 )
);
defparam \core/n6015_s2 .INIT=16'h1000;
LUT3 \core/n6093_s3  (
	.I0(\core/mem_rdata_q [29]),
	.I1(\core/mem_rdata_q [3]),
	.I2(\core/mem_rdata_q [0]),
	.F(\core/n6093_6 )
);
defparam \core/n6093_s3 .INIT=8'h40;
LUT4 \core/n22212_s2  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/n15287_9 ),
	.I3(\core/n23312_5 ),
	.F(\core/n22212_5 )
);
defparam \core/n22212_s2 .INIT=16'hEF00;
LUT2 \core/n11111_s3  (
	.I0(\core/latched_csr [7]),
	.I1(\core/latched_csr [10]),
	.F(\core/n11111_6 )
);
defparam \core/n11111_s3 .INIT=4'h8;
LUT4 \core/n11111_s4  (
	.I0(\core/latched_csr [6]),
	.I1(\core/latched_csr [11]),
	.I2(\core/latched_csr [9]),
	.I3(\core/latched_csr [8]),
	.F(\core/n11111_7 )
);
defparam \core/n11111_s4 .INIT=16'h1000;
LUT4 \core/n11234_s2  (
	.I0(\core/latched_csr [4]),
	.I1(\core/latched_csr [5]),
	.I2(\core/n11234_6 ),
	.I3(\core/csrregs_write ),
	.F(\core/n11234_5 )
);
defparam \core/n11234_s2 .INIT=16'h1000;
LUT2 \core/n11244_s2  (
	.I0(\core/latched_csr [11]),
	.I1(\core/latched_csr [9]),
	.F(\core/n11244_5 )
);
defparam \core/n11244_s2 .INIT=4'h4;
LUT2 \core/n11539_s4  (
	.I0(\core/mem_do_rdata ),
	.I1(\core/mem_do_wdata ),
	.F(\core/n11539_7 )
);
defparam \core/n11539_s4 .INIT=4'h1;
LUT4 \core/n12232_s4  (
	.I0(\core/csr_cycle [16]),
	.I1(\core/csr_cycle [17]),
	.I2(\core/csr_cycle [18]),
	.I3(\core/csr_cycle [19]),
	.F(\core/n12232_7 )
);
defparam \core/n12232_s4 .INIT=16'h8000;
LUT2 \core/n12232_s5  (
	.I0(\core/csr_cycle [22]),
	.I1(\core/csr_cycle [23]),
	.F(\core/n12232_8 )
);
defparam \core/n12232_s5 .INIT=4'h8;
LUT4 \core/n12232_s6  (
	.I0(\core/csr_cycle [28]),
	.I1(\core/csr_cycle [29]),
	.I2(\core/csr_cycle [30]),
	.I3(\core/csr_cycle [31]),
	.F(\core/n12232_9 )
);
defparam \core/n12232_s6 .INIT=16'h8000;
LUT4 \core/n12232_s7  (
	.I0(\core/csr_cycle [0]),
	.I1(\core/csr_cycle [1]),
	.I2(\core/csr_cycle [2]),
	.I3(\core/csr_cycle [3]),
	.F(\core/n12232_10 )
);
defparam \core/n12232_s7 .INIT=16'h8000;
LUT4 \core/n12232_s8  (
	.I0(\core/csr_cycle [12]),
	.I1(\core/csr_cycle [13]),
	.I2(\core/csr_cycle [14]),
	.I3(\core/csr_cycle [15]),
	.F(\core/n12232_11 )
);
defparam \core/n12232_s8 .INIT=16'h8000;
LUT4 \core/n12232_s9  (
	.I0(\core/csr_cycle [4]),
	.I1(\core/csr_cycle [5]),
	.I2(\core/csr_cycle [6]),
	.I3(\core/csr_cycle [7]),
	.F(\core/n12232_12 )
);
defparam \core/n12232_s9 .INIT=16'h8000;
LUT4 \core/n12232_s10  (
	.I0(\core/csr_cycle [8]),
	.I1(\core/csr_cycle [9]),
	.I2(\core/csr_cycle [10]),
	.I3(\core/csr_cycle [11]),
	.F(\core/n12232_13 )
);
defparam \core/n12232_s10 .INIT=16'h8000;
LUT4 \core/n12471_s2  (
	.I0(\core/timer [27]),
	.I1(\core/timer [28]),
	.I2(\core/timer [29]),
	.I3(\core/n12472_5 ),
	.F(\core/n12471_5 )
);
defparam \core/n12471_s2 .INIT=16'h0100;
LUT4 \core/n12472_s2  (
	.I0(\core/timer [23]),
	.I1(\core/timer [24]),
	.I2(\core/timer [25]),
	.I3(\core/timer [26]),
	.F(\core/n12472_5 )
);
defparam \core/n12472_s2 .INIT=16'h0001;
LUT4 \core/n12489_s2  (
	.I0(\core/timer [8]),
	.I1(\core/timer [9]),
	.I2(\core/timer [10]),
	.I3(\core/timer [11]),
	.F(\core/n12489_5 )
);
defparam \core/n12489_s2 .INIT=16'h0001;
LUT3 \core/n12497_s3  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11945_171 ),
	.F(\core/n12497_6 )
);
defparam \core/n12497_s3 .INIT=8'hD0;
LUT3 \core/n12500_s2  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/n11948_171 ),
	.F(\core/n12500_5 )
);
defparam \core/n12500_s2 .INIT=8'hD0;
LUT3 \core/n15183_s2  (
	.I0(\core/timer [2]),
	.I1(\core/timer [3]),
	.I2(\core/n12495_4 ),
	.F(\core/n15183_5 )
);
defparam \core/n15183_s2 .INIT=8'h10;
LUT4 \core/n15183_s3  (
	.I0(\core/timer [7]),
	.I1(\core/timer [12]),
	.I2(\core/n15183_7 ),
	.I3(\core/n15183_8 ),
	.F(\core/n15183_6 )
);
defparam \core/n15183_s3 .INIT=16'h1000;
LUT4 \core/n13527_s4  (
	.I0(\core/decoder_trigger ),
	.I1(\core/do_waitirq ),
	.I2(\core/instr_waitirq ),
	.I3(\core/instr_jal ),
	.F(\core/n13527_7 )
);
defparam \core/n13527_s4 .INIT=16'h1F00;
LUT4 \core/n13527_s5  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/n16062_10 ),
	.I3(\core/instr_waitirq ),
	.F(\core/n13527_8 )
);
defparam \core/n13527_s5 .INIT=16'h0ECC;
LUT3 \core/n23497_s2  (
	.I0(\core/irq_active ),
	.I1(\core/irq_delay ),
	.I2(\core/n16062_8 ),
	.F(\core/n23497_5 )
);
defparam \core/n23497_s2 .INIT=8'h01;
LUT3 \core/n23497_s3  (
	.I0(\core/dbg_active ),
	.I1(\core/dbg_delay ),
	.I2(\core/decoder_trigger ),
	.F(\core/n23497_6 )
);
defparam \core/n23497_s3 .INIT=8'h10;
LUT4 \core/n23122_s3  (
	.I0(\core/csr_instret [24]),
	.I1(\core/csr_instret [25]),
	.I2(\core/csr_instret [26]),
	.I3(\core/csr_instret [27]),
	.F(\core/n23122_6 )
);
defparam \core/n23122_s3 .INIT=16'h8000;
LUT4 \core/n23122_s4  (
	.I0(\core/csr_instret [16]),
	.I1(\core/csr_instret [17]),
	.I2(\core/csr_instret [18]),
	.I3(\core/csr_instret [19]),
	.F(\core/n23122_7 )
);
defparam \core/n23122_s4 .INIT=16'h8000;
LUT4 \core/n23122_s5  (
	.I0(\core/csr_instret [28]),
	.I1(\core/csr_instret [29]),
	.I2(\core/csr_instret [30]),
	.I3(\core/csr_instret [31]),
	.F(\core/n23122_8 )
);
defparam \core/n23122_s5 .INIT=16'h8000;
LUT4 \core/n23122_s6  (
	.I0(\core/csr_instret [20]),
	.I1(\core/csr_instret [21]),
	.I2(\core/csr_instret [22]),
	.I3(\core/csr_instret [23]),
	.F(\core/n23122_9 )
);
defparam \core/n23122_s6 .INIT=16'h8000;
LUT4 \core/n23122_s7  (
	.I0(\core/csr_instret [8]),
	.I1(\core/csr_instret [9]),
	.I2(\core/csr_instret [10]),
	.I3(\core/csr_instret [11]),
	.F(\core/n23122_10 )
);
defparam \core/n23122_s7 .INIT=16'h8000;
LUT4 \core/n23122_s8  (
	.I0(\core/csr_instret [0]),
	.I1(\core/csr_instret [1]),
	.I2(\core/csr_instret [2]),
	.I3(\core/csr_instret [3]),
	.F(\core/n23122_11 )
);
defparam \core/n23122_s8 .INIT=16'h8000;
LUT4 \core/n23122_s9  (
	.I0(\core/csr_instret [12]),
	.I1(\core/csr_instret [13]),
	.I2(\core/csr_instret [14]),
	.I3(\core/csr_instret [15]),
	.F(\core/n23122_12 )
);
defparam \core/n23122_s9 .INIT=16'h8000;
LUT4 \core/n23122_s10  (
	.I0(\core/csr_instret [4]),
	.I1(\core/csr_instret [5]),
	.I2(\core/csr_instret [6]),
	.I3(\core/csr_instret [7]),
	.F(\core/n23122_13 )
);
defparam \core/n23122_s10 .INIT=16'h8000;
LUT4 \core/n23284_s2  (
	.I0(\core/n5304_3 ),
	.I1(\core/n5305_4 ),
	.I2(\core/n23284_7 ),
	.I3(\core/n23284_8 ),
	.F(\core/n23284_5 )
);
defparam \core/n23284_s2 .INIT=16'h4000;
LUT4 \core/n23284_s3  (
	.I0(\core/instr_sw ),
	.I1(\core/instr_sh ),
	.I2(\core/n5301_3 ),
	.I3(\core/n23284_9 ),
	.F(\core/n23284_6 )
);
defparam \core/n23284_s3 .INIT=16'h0100;
LUT3 \core/n16226_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n16226_6 )
);
defparam \core/n16226_s3 .INIT=8'h01;
LUT2 \core/n5769_s4  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5752_4 ),
	.F(\core/n5769_7 )
);
defparam \core/n5769_s4 .INIT=4'h4;
LUT4 \core/wr_dcsr_ena_s4  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/decoded_csr [7]),
	.F(\core/wr_dcsr_ena_6 )
);
defparam \core/wr_dcsr_ena_s4 .INIT=16'h1000;
LUT4 \core/wr_dcsr_ena_s5  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [8]),
	.I3(\core/decoded_csr [9]),
	.F(\core/wr_dcsr_ena_7 )
);
defparam \core/wr_dcsr_ena_s5 .INIT=16'h1000;
LUT4 \core/csr_mepc_31_s5  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15287_9 ),
	.I3(\core/n11326_3 ),
	.F(\core/csr_mepc_31_10 )
);
defparam \core/csr_mepc_31_s5 .INIT=16'h001F;
LUT4 \core/n6238_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [4]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6238_12 )
);
defparam \core/n6238_s8 .INIT=16'h0777;
LUT4 \core/n6241_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [3]),
	.I2(\core/mem_rdata_q [18]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6241_12 )
);
defparam \core/n6241_s8 .INIT=16'h0777;
LUT4 \core/n6244_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [2]),
	.I2(\core/mem_rdata_q [17]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6244_12 )
);
defparam \core/n6244_s8 .INIT=16'h0777;
LUT4 \core/n6247_s8  (
	.I0(\core/instr_jal ),
	.I1(\core/decoded_imm_uj [1]),
	.I2(\core/mem_rdata_q [16]),
	.I3(\core/is_csr_ins ),
	.F(\core/n6247_12 )
);
defparam \core/n6247_s8 .INIT=16'h0777;
LUT2 \core/alu_out_31_s10  (
	.I0(\core/instr_xor ),
	.I1(\core/instr_xori ),
	.F(\core/alu_out_31_14 )
);
defparam \core/alu_out_31_s10 .INIT=4'h1;
LUT2 \core/alu_out_31_s11  (
	.I0(\core/instr_or ),
	.I1(\core/instr_ori ),
	.F(\core/alu_out_31_15 )
);
defparam \core/alu_out_31_s11 .INIT=4'h1;
LUT2 \core/alu_out_31_s12  (
	.I0(\core/instr_and ),
	.I1(\core/instr_andi ),
	.F(\core/alu_out_31_16 )
);
defparam \core/alu_out_31_s12 .INIT=4'h1;
LUT3 \core/alu_out_31_s13  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15625_15 ),
	.F(\core/alu_out_31_17 )
);
defparam \core/alu_out_31_s13 .INIT=8'h10;
LUT4 \core/alu_out_0_s11  (
	.I0(\core/is_sltiu_bltu_sltu ),
	.I1(\core/instr_bgeu ),
	.I2(\core/alu_out_0_17 ),
	.I3(\core/alu_out_0_18 ),
	.F(\core/alu_out_0_15 )
);
defparam \core/alu_out_0_s11 .INIT=16'h5030;
LUT4 \core/cpuregs_wrdata_0_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/latched_compr ),
	.I2(\core/latched_branch ),
	.I3(\core/reg_pc [0]),
	.F(\core/cpuregs_wrdata_0_12 )
);
defparam \core/cpuregs_wrdata_0_s8 .INIT=16'h0777;
LUT2 \core/n12726_s8  (
	.I0(\core/irq_state [0]),
	.I1(\core/n12726_15 ),
	.F(\core/n12726_12 )
);
defparam \core/n12726_s8 .INIT=4'h1;
LUT4 \core/n12780_s7  (
	.I0(\core/alu_out_q [4]),
	.I1(\core/reg_out [4]),
	.I2(\core/latched_stalu ),
	.I3(\core/mem_la_firstword_4 ),
	.F(\core/n12780_11 )
);
defparam \core/n12780_s7 .INIT=16'hAC00;
LUT3 \core/n12786_s7  (
	.I0(\core/alu_out_q [1]),
	.I1(\core/reg_out [1]),
	.I2(\core/latched_stalu ),
	.F(\core/n12786_11 )
);
defparam \core/n12786_s7 .INIT=8'hAC;
LUT4 \core/n15179_s7  (
	.I0(\core/irq_mask [3]),
	.I1(\core/irq_state [1]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/cpu_state.cpu_state_trap ),
	.F(\core/n15179_11 )
);
defparam \core/n15179_s7 .INIT=16'h004F;
LUT4 \core/n15288_s12  (
	.I0(\core/rd [63]),
	.I1(\core/rd [31]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15288_16 )
);
defparam \core/n15288_s12 .INIT=16'hAC00;
LUT3 \core/n15288_s13  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_setq ),
	.I2(\core/instr_getq ),
	.F(\core/n15288_17 )
);
defparam \core/n15288_s13 .INIT=8'h01;
LUT3 \core/n15288_s14  (
	.I0(dpc_r[31]),
	.I1(\core/instr_dret ),
	.I2(\core/n15288_21 ),
	.F(\core/n15288_18 )
);
defparam \core/n15288_s14 .INIT=8'h70;
LUT3 \core/n15288_s15  (
	.I0(\core/mem_wordsize [1]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/latched_is_lu ),
	.F(\core/n15288_19 )
);
defparam \core/n15288_s15 .INIT=8'h10;
LUT4 \core/n15288_s16  (
	.I0(\core/n15304_18 ),
	.I1(\core/latched_is_lh ),
	.I2(\core/n15312_12 ),
	.I3(\core/latched_is_lb ),
	.F(\core/n15288_20 )
);
defparam \core/n15288_s16 .INIT=16'h7077;
LUT4 \core/n15289_s12  (
	.I0(\core/rd [30]),
	.I1(\core/rd [62]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15289_16 )
);
defparam \core/n15289_s12 .INIT=16'hCA00;
LUT3 \core/n15289_s13  (
	.I0(dpc_r[30]),
	.I1(\core/instr_dret ),
	.I2(\core/n15289_18 ),
	.F(\core/n15289_17 )
);
defparam \core/n15289_s13 .INIT=8'h70;
LUT4 \core/n15290_s12  (
	.I0(\core/rd [29]),
	.I1(\core/rd [61]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15290_16 )
);
defparam \core/n15290_s12 .INIT=16'hCA00;
LUT3 \core/n15290_s13  (
	.I0(dpc_r[29]),
	.I1(\core/instr_dret ),
	.I2(\core/n15290_18 ),
	.F(\core/n15290_17 )
);
defparam \core/n15290_s13 .INIT=8'h70;
LUT4 \core/n15291_s12  (
	.I0(\core/rd [28]),
	.I1(\core/rd [60]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15291_16 )
);
defparam \core/n15291_s12 .INIT=16'hCA00;
LUT3 \core/n15291_s13  (
	.I0(dpc_r[28]),
	.I1(\core/instr_dret ),
	.I2(\core/n15291_18 ),
	.F(\core/n15291_17 )
);
defparam \core/n15291_s13 .INIT=8'h70;
LUT4 \core/n15292_s12  (
	.I0(\core/rd [27]),
	.I1(\core/rd [59]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15292_16 )
);
defparam \core/n15292_s12 .INIT=16'hCA00;
LUT3 \core/n15292_s13  (
	.I0(dpc_r[27]),
	.I1(\core/instr_dret ),
	.I2(\core/n15292_18 ),
	.F(\core/n15292_17 )
);
defparam \core/n15292_s13 .INIT=8'h70;
LUT4 \core/n15293_s10  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15293_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15293_14 )
);
defparam \core/n15293_s10 .INIT=16'h4F00;
LUT4 \core/n15293_s11  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [26]),
	.I2(\core/n15293_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15293_15 )
);
defparam \core/n15293_s11 .INIT=16'hF800;
LUT4 \core/n15294_s12  (
	.I0(\core/rd [25]),
	.I1(\core/rd [57]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15294_16 )
);
defparam \core/n15294_s12 .INIT=16'hCA00;
LUT3 \core/n15294_s13  (
	.I0(dpc_r[25]),
	.I1(\core/instr_dret ),
	.I2(\core/n15294_18 ),
	.F(\core/n15294_17 )
);
defparam \core/n15294_s13 .INIT=8'h70;
LUT4 \core/n15295_s12  (
	.I0(\core/rd [24]),
	.I1(\core/rd [56]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15295_16 )
);
defparam \core/n15295_s12 .INIT=16'hCA00;
LUT3 \core/n15295_s13  (
	.I0(dpc_r[24]),
	.I1(\core/instr_dret ),
	.I2(\core/n15295_18 ),
	.F(\core/n15295_17 )
);
defparam \core/n15295_s13 .INIT=8'h70;
LUT4 \core/n15296_s12  (
	.I0(\core/rd [23]),
	.I1(\core/rd [55]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15296_16 )
);
defparam \core/n15296_s12 .INIT=16'hCA00;
LUT3 \core/n15296_s13  (
	.I0(dpc_r[23]),
	.I1(\core/instr_dret ),
	.I2(\core/n15296_18 ),
	.F(\core/n15296_17 )
);
defparam \core/n15296_s13 .INIT=8'h70;
LUT4 \core/n15297_s12  (
	.I0(\core/rd [22]),
	.I1(\core/rd [54]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15297_16 )
);
defparam \core/n15297_s12 .INIT=16'hCA00;
LUT3 \core/n15297_s13  (
	.I0(dpc_r[22]),
	.I1(\core/instr_dret ),
	.I2(\core/n15297_18 ),
	.F(\core/n15297_17 )
);
defparam \core/n15297_s13 .INIT=8'h70;
LUT4 \core/n15298_s10  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15298_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15298_14 )
);
defparam \core/n15298_s10 .INIT=16'h4F00;
LUT4 \core/n15298_s11  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [21]),
	.I2(\core/n15298_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15298_15 )
);
defparam \core/n15298_s11 .INIT=16'hF800;
LUT4 \core/n15299_s10  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15299_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15299_14 )
);
defparam \core/n15299_s10 .INIT=16'h4F00;
LUT4 \core/n15299_s11  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [20]),
	.I2(\core/n15299_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15299_15 )
);
defparam \core/n15299_s11 .INIT=16'hF800;
LUT4 \core/n15300_s12  (
	.I0(\core/rd [19]),
	.I1(\core/rd [51]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15300_16 )
);
defparam \core/n15300_s12 .INIT=16'hCA00;
LUT3 \core/n15300_s13  (
	.I0(dpc_r[19]),
	.I1(\core/instr_dret ),
	.I2(\core/n15300_18 ),
	.F(\core/n15300_17 )
);
defparam \core/n15300_s13 .INIT=8'h70;
LUT4 \core/n15301_s12  (
	.I0(\core/rd [18]),
	.I1(\core/rd [50]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15301_16 )
);
defparam \core/n15301_s12 .INIT=16'hCA00;
LUT3 \core/n15301_s13  (
	.I0(dpc_r[18]),
	.I1(\core/instr_dret ),
	.I2(\core/n15301_18 ),
	.F(\core/n15301_17 )
);
defparam \core/n15301_s13 .INIT=8'h70;
LUT4 \core/n15302_s10  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15302_16 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15302_14 )
);
defparam \core/n15302_s10 .INIT=16'h4F00;
LUT4 \core/n15302_s11  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [17]),
	.I2(\core/n15302_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15302_15 )
);
defparam \core/n15302_s11 .INIT=16'hF800;
LUT4 \core/n15303_s12  (
	.I0(\core/rd [16]),
	.I1(\core/rd [48]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15303_16 )
);
defparam \core/n15303_s12 .INIT=16'hCA00;
LUT3 \core/n15303_s13  (
	.I0(dpc_r[16]),
	.I1(\core/instr_dret ),
	.I2(\core/n15303_18 ),
	.F(\core/n15303_17 )
);
defparam \core/n15303_s13 .INIT=8'h70;
LUT4 \core/n15304_s12  (
	.I0(\core/rd [15]),
	.I1(\core/rd [47]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15304_16 )
);
defparam \core/n15304_s12 .INIT=16'hCA00;
LUT3 \core/n15304_s13  (
	.I0(dpc_r[15]),
	.I1(\core/instr_dret ),
	.I2(\core/n15304_19 ),
	.F(\core/n15304_17 )
);
defparam \core/n15304_s13 .INIT=8'h70;
LUT4 \core/n15304_s14  (
	.I0(\core/mem_rdata_latched_31_5 ),
	.I1(mem_rdata[31]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15304_18 )
);
defparam \core/n15304_s14 .INIT=16'h0C0A;
LUT4 \core/n15305_s10  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(mem_rdata[30]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15305_14 )
);
defparam \core/n15305_s10 .INIT=16'h0C0A;
LUT4 \core/n15305_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15305_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15305_15 )
);
defparam \core/n15305_s11 .INIT=16'h4F00;
LUT4 \core/n15305_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [14]),
	.I2(\core/n15305_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15305_16 )
);
defparam \core/n15305_s12 .INIT=16'hF800;
LUT4 \core/n15306_s10  (
	.I0(\core/mem_rdata_latched_29_5 ),
	.I1(mem_rdata[29]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15306_14 )
);
defparam \core/n15306_s10 .INIT=16'h0C0A;
LUT4 \core/n15306_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15306_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15306_15 )
);
defparam \core/n15306_s11 .INIT=16'h4F00;
LUT4 \core/n15306_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [13]),
	.I2(\core/n15306_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15306_16 )
);
defparam \core/n15306_s12 .INIT=16'hF800;
LUT4 \core/n15307_s12  (
	.I0(\core/rd [12]),
	.I1(\core/rd [44]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15307_16 )
);
defparam \core/n15307_s12 .INIT=16'hCA00;
LUT3 \core/n15307_s13  (
	.I0(dpc_r[12]),
	.I1(\core/instr_dret ),
	.I2(\core/n15307_19 ),
	.F(\core/n15307_17 )
);
defparam \core/n15307_s13 .INIT=8'h70;
LUT4 \core/n15307_s14  (
	.I0(\core/mem_rdata_latched_28_15 ),
	.I1(mem_rdata[28]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15307_18 )
);
defparam \core/n15307_s14 .INIT=16'h0C05;
LUT4 \core/n15308_s12  (
	.I0(\core/rd [11]),
	.I1(\core/rd [43]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15308_16 )
);
defparam \core/n15308_s12 .INIT=16'hCA00;
LUT3 \core/n15308_s13  (
	.I0(dpc_r[11]),
	.I1(\core/instr_dret ),
	.I2(\core/n15308_19 ),
	.F(\core/n15308_17 )
);
defparam \core/n15308_s13 .INIT=8'h70;
LUT4 \core/n15308_s14  (
	.I0(\core/mem_rdata_latched_27_6 ),
	.I1(mem_rdata[27]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15308_18 )
);
defparam \core/n15308_s14 .INIT=16'h0C0A;
LUT4 \core/n15309_s10  (
	.I0(\core/mem_rdata_latched_26_4 ),
	.I1(mem_rdata[26]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15309_14 )
);
defparam \core/n15309_s10 .INIT=16'h0C05;
LUT4 \core/n15309_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15309_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15309_15 )
);
defparam \core/n15309_s11 .INIT=16'h4F00;
LUT4 \core/n15309_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [10]),
	.I2(\core/n15309_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15309_16 )
);
defparam \core/n15309_s12 .INIT=16'hF800;
LUT4 \core/n15310_s10  (
	.I0(\core/mem_rdata_latched_25_14 ),
	.I1(mem_rdata[25]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15310_14 )
);
defparam \core/n15310_s10 .INIT=16'h0C0A;
LUT4 \core/n15310_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15310_17 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15310_15 )
);
defparam \core/n15310_s11 .INIT=16'h4F00;
LUT4 \core/n15310_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [9]),
	.I2(\core/n15310_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15310_16 )
);
defparam \core/n15310_s12 .INIT=16'hF800;
LUT4 \core/n15311_s12  (
	.I0(\core/rd [8]),
	.I1(\core/rd [40]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15311_16 )
);
defparam \core/n15311_s12 .INIT=16'hCA00;
LUT3 \core/n15311_s13  (
	.I0(dpc_r[8]),
	.I1(\core/instr_dret ),
	.I2(\core/n15311_19 ),
	.F(\core/n15311_17 )
);
defparam \core/n15311_s13 .INIT=8'h70;
LUT4 \core/n15311_s14  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(mem_rdata[24]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/n15304_20 ),
	.F(\core/n15311_18 )
);
defparam \core/n15311_s14 .INIT=16'h0C0A;
LUT3 \core/n15312_s10  (
	.I0(\core/mem_wordsize [0]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/mem_wordsize [1]),
	.F(\core/n15312_14 )
);
defparam \core/n15312_s10 .INIT=8'h40;
LUT3 \core/n15312_s11  (
	.I0(\core/mem_rdata_latched_31_5 ),
	.I1(mem_rdata[31]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15312_15 )
);
defparam \core/n15312_s11 .INIT=8'h35;
LUT4 \core/n15312_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_23_6 ),
	.I2(mem_rdata[23]),
	.I3(\core/n15314_15 ),
	.F(\core/n15312_16 )
);
defparam \core/n15312_s12 .INIT=16'h0EEE;
LUT4 \core/n15312_s13  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15312_20 ),
	.I3(\core/n15312_21 ),
	.F(\core/n15312_17 )
);
defparam \core/n15312_s13 .INIT=16'h0B00;
LUT4 \core/n15312_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [7]),
	.I2(\core/n15312_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15312_18 )
);
defparam \core/n15312_s14 .INIT=16'hF800;
LUT4 \core/n15312_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14477_1 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15312_19 )
);
defparam \core/n15312_s15 .INIT=16'h0777;
LUT4 \core/n15313_s9  (
	.I0(\core/mem_rdata_latched_30_4 ),
	.I1(mem_rdata[30]),
	.I2(\core/reg_op1 [1]),
	.I3(\core/n15312_14 ),
	.F(\core/n15313_13 )
);
defparam \core/n15313_s9 .INIT=16'hCA00;
LUT4 \core/n15313_s10  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_6_5 ),
	.I2(mem_rdata[22]),
	.I3(\core/n15314_15 ),
	.F(\core/n15313_14 )
);
defparam \core/n15313_s10 .INIT=16'h0EEE;
LUT4 \core/n15313_s11  (
	.I0(\core/n14478_1 ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/n15313_16 ),
	.I3(\core/n15313_17 ),
	.F(\core/n15313_15 )
);
defparam \core/n15313_s11 .INIT=16'h0007;
LUT4 \core/n15314_s11  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/mem_wordsize [1]),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15314_15 )
);
defparam \core/n15314_s11 .INIT=16'h1C00;
LUT3 \core/n15314_s12  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15314_19 ),
	.F(\core/n15314_16 )
);
defparam \core/n15314_s12 .INIT=8'hB0;
LUT4 \core/n15314_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [5]),
	.I2(\core/n15314_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15314_17 )
);
defparam \core/n15314_s13 .INIT=16'hF800;
LUT4 \core/n15314_s14  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14479_1 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15314_18 )
);
defparam \core/n15314_s14 .INIT=16'h0777;
LUT3 \core/n15315_s11  (
	.I0(\core/mem_rdata_latched_28_15 ),
	.I1(mem_rdata[28]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15315_15 )
);
defparam \core/n15315_s11 .INIT=8'h3A;
LUT4 \core/n15315_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/mem_rdata_latched_20_6 ),
	.I2(mem_rdata[20]),
	.I3(\core/n15314_15 ),
	.F(\core/n15315_16 )
);
defparam \core/n15315_s12 .INIT=16'h0BBB;
LUT4 \core/n15315_s13  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[4]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [4]),
	.F(\core/n15315_17 )
);
defparam \core/n15315_s13 .INIT=16'h0777;
LUT4 \core/n15315_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [4]),
	.I2(\core/n15315_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15315_18 )
);
defparam \core/n15315_s14 .INIT=16'hF800;
LUT4 \core/n15315_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14480_1 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15315_19 )
);
defparam \core/n15315_s15 .INIT=16'h0777;
LUT4 \core/n15316_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_dret ),
	.I3(dpc_r[3]),
	.F(\core/n15316_15 )
);
defparam \core/n15316_s11 .INIT=16'h0BBB;
LUT4 \core/n15316_s12  (
	.I0(\core/irq_mask [3]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [3]),
	.F(\core/n15316_16 )
);
defparam \core/n15316_s12 .INIT=16'h0777;
LUT4 \core/n15316_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [3]),
	.I2(\core/n15316_18 ),
	.I3(\core/n15316_19 ),
	.F(\core/n15316_17 )
);
defparam \core/n15316_s13 .INIT=16'h0700;
LUT4 \core/n15317_s11  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/instr_dret ),
	.I3(dpc_r[2]),
	.F(\core/n15317_15 )
);
defparam \core/n15317_s11 .INIT=16'h0BBB;
LUT4 \core/n15317_s12  (
	.I0(\core/irq_mask [2]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [2]),
	.F(\core/n15317_16 )
);
defparam \core/n15317_s12 .INIT=16'h0777;
LUT4 \core/n15317_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [2]),
	.I2(\core/n15317_18 ),
	.I3(\core/n15317_19 ),
	.F(\core/n15317_17 )
);
defparam \core/n15317_s13 .INIT=16'h0700;
LUT3 \core/n15318_s11  (
	.I0(\core/mem_rdata_latched_25_14 ),
	.I1(mem_rdata[25]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n15318_15 )
);
defparam \core/n15318_s11 .INIT=8'hCA;
LUT4 \core/n15318_s12  (
	.I0(\core/n2314_4 ),
	.I1(\core/n2421_4 ),
	.I2(mem_rdata[17]),
	.I3(\core/n15314_15 ),
	.F(\core/n15318_16 )
);
defparam \core/n15318_s12 .INIT=16'h0BBB;
LUT4 \core/n15318_s13  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[1]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [1]),
	.F(\core/n15318_17 )
);
defparam \core/n15318_s13 .INIT=16'h0777;
LUT4 \core/n15318_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [1]),
	.I2(\core/n15318_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15318_18 )
);
defparam \core/n15318_s14 .INIT=16'hF800;
LUT4 \core/n15318_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14483_1 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15318_19 )
);
defparam \core/n15318_s15 .INIT=16'h0777;
LUT4 \core/n15319_s11  (
	.I0(\core/instr_setq ),
	.I1(\core/instr_getq ),
	.I2(\core/cpuregs_rs1 [0]),
	.I3(\core/n15319_18 ),
	.F(\core/n15319_15 )
);
defparam \core/n15319_s11 .INIT=16'h1F00;
LUT4 \core/n15319_s12  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [0]),
	.I2(\core/n15319_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15319_16 )
);
defparam \core/n15319_s12 .INIT=16'hF800;
LUT3 \core/n15319_s13  (
	.I0(\core/cpu_state.cpu_state_fetch ),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/n15319_20 ),
	.F(\core/n15319_17 )
);
defparam \core/n15319_s13 .INIT=8'h70;
LUT4 \core/n15619_s6  (
	.I0(\core/n15619_11 ),
	.I1(\core/reg_sh [2]),
	.I2(\core/reg_sh [3]),
	.I3(\core/reg_sh [4]),
	.F(\core/n15619_10 )
);
defparam \core/n15619_s6 .INIT=16'h03FD;
LUT4 \core/n15620_s6  (
	.I0(\core/n15619_11 ),
	.I1(\core/reg_sh [4]),
	.I2(\core/reg_sh [2]),
	.I3(\core/reg_sh [3]),
	.F(\core/n15620_10 )
);
defparam \core/n15620_s6 .INIT=16'hF00E;
LUT4 \core/n15621_s6  (
	.I0(\core/n14520_24 ),
	.I1(\core/n15619_11 ),
	.I2(\core/reg_sh [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15621_10 )
);
defparam \core/n15621_s6 .INIT=16'h0E00;
LUT3 \core/n15254_s12  (
	.I0(\core/instr_retirq ),
	.I1(\core/instr_dret ),
	.I2(\core/latched_branch ),
	.F(\core/n15254_17 )
);
defparam \core/n15254_s12 .INIT=8'h01;
LUT4 \core/n15250_s19  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/n16062_10 ),
	.I3(\core/instr_waitirq ),
	.F(\core/n15250_24 )
);
defparam \core/n15250_s19 .INIT=16'h0E00;
LUT4 \core/n15250_s20  (
	.I0(\core/latched_store ),
	.I1(\core/n15250_26 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15250_25 )
);
defparam \core/n15250_s20 .INIT=16'h004F;
LUT4 \core/n15397_s15  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15397_19 )
);
defparam \core/n15397_s15 .INIT=16'h0777;
LUT4 \core/n15397_s16  (
	.I0(\core/mem_do_wdata ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15397_20 )
);
defparam \core/n15397_s16 .INIT=16'hB0BB;
LUT4 \core/n15397_s17  (
	.I0(\core/n14521_3 ),
	.I1(\core/n15397_22 ),
	.I2(\core/n15397_23 ),
	.I3(\core/n15397_24 ),
	.F(\core/n15397_21 )
);
defparam \core/n15397_s17 .INIT=16'h0007;
LUT4 \core/n15399_s17  (
	.I0(\core/n15390_36 ),
	.I1(\core/n15399_28 ),
	.I2(\core/n15399_34 ),
	.I3(\core/n15399_24 ),
	.F(\core/n15399_21 )
);
defparam \core/n15399_s17 .INIT=16'h00D7;
LUT4 \core/n15401_s14  (
	.I0(\core/n15401_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15401_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15401_18 )
);
defparam \core/n15401_s14 .INIT=16'h0BBB;
LUT4 \core/n15403_s14  (
	.I0(\core/n15403_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15403_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15403_18 )
);
defparam \core/n15403_s14 .INIT=16'h0BBB;
LUT4 \core/n15405_s14  (
	.I0(\core/n15405_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15405_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15405_18 )
);
defparam \core/n15405_s14 .INIT=16'hB0BB;
LUT4 \core/n15407_s14  (
	.I0(\core/n15407_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15407_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15407_18 )
);
defparam \core/n15407_s14 .INIT=16'hB0BB;
LUT4 \core/n15409_s14  (
	.I0(\core/n15409_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15409_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15409_18 )
);
defparam \core/n15409_s14 .INIT=16'hB0BB;
LUT4 \core/n15411_s14  (
	.I0(\core/n15411_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15411_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15411_18 )
);
defparam \core/n15411_s14 .INIT=16'hB0BB;
LUT4 \core/n15413_s14  (
	.I0(\core/n15413_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15413_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15413_18 )
);
defparam \core/n15413_s14 .INIT=16'hB0BB;
LUT4 \core/n15415_s14  (
	.I0(\core/n15415_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15415_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15415_18 )
);
defparam \core/n15415_s14 .INIT=16'hB0BB;
LUT4 \core/n15417_s14  (
	.I0(\core/n15417_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15417_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15417_18 )
);
defparam \core/n15417_s14 .INIT=16'hB0BB;
LUT4 \core/n15419_s14  (
	.I0(\core/n15419_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15419_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15419_18 )
);
defparam \core/n15419_s14 .INIT=16'hB0BB;
LUT4 \core/n15421_s14  (
	.I0(\core/n15421_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15421_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15421_18 )
);
defparam \core/n15421_s14 .INIT=16'hB0BB;
LUT4 \core/n15423_s14  (
	.I0(\core/n15423_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15423_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15423_18 )
);
defparam \core/n15423_s14 .INIT=16'hB0BB;
LUT4 \core/n15425_s14  (
	.I0(\core/n15425_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15425_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15425_18 )
);
defparam \core/n15425_s14 .INIT=16'hB0BB;
LUT4 \core/n15427_s14  (
	.I0(\core/n15427_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15427_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15427_18 )
);
defparam \core/n15427_s14 .INIT=16'hB0BB;
LUT4 \core/n15429_s14  (
	.I0(\core/n15429_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15429_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15429_18 )
);
defparam \core/n15429_s14 .INIT=16'hB0BB;
LUT4 \core/n15431_s14  (
	.I0(\core/n15431_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15431_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15431_18 )
);
defparam \core/n15431_s14 .INIT=16'hB0BB;
LUT4 \core/n15433_s14  (
	.I0(\core/n15433_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15433_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15433_18 )
);
defparam \core/n15433_s14 .INIT=16'hB0BB;
LUT4 \core/n15435_s14  (
	.I0(\core/n15435_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15435_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15435_18 )
);
defparam \core/n15435_s14 .INIT=16'hB0BB;
LUT4 \core/n15437_s14  (
	.I0(\core/n15437_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15437_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15437_18 )
);
defparam \core/n15437_s14 .INIT=16'hB0BB;
LUT4 \core/n15439_s14  (
	.I0(\core/n15439_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15439_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15439_18 )
);
defparam \core/n15439_s14 .INIT=16'hB0BB;
LUT4 \core/n15441_s14  (
	.I0(\core/n15441_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15441_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15441_18 )
);
defparam \core/n15441_s14 .INIT=16'hB0BB;
LUT4 \core/n15443_s14  (
	.I0(\core/n15443_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15443_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15443_18 )
);
defparam \core/n15443_s14 .INIT=16'hB0BB;
LUT4 \core/n15445_s14  (
	.I0(\core/n15445_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15445_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15445_18 )
);
defparam \core/n15445_s14 .INIT=16'hB0BB;
LUT4 \core/n15447_s14  (
	.I0(\core/n15447_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15447_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15447_18 )
);
defparam \core/n15447_s14 .INIT=16'hB0BB;
LUT4 \core/n15449_s14  (
	.I0(\core/n15449_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15449_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15449_18 )
);
defparam \core/n15449_s14 .INIT=16'hB0BB;
LUT4 \core/n15451_s14  (
	.I0(\core/n15451_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15451_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15451_18 )
);
defparam \core/n15451_s14 .INIT=16'hB0BB;
LUT3 \core/n15453_s14  (
	.I0(\core/n15453_19 ),
	.I1(\core/n15390_36 ),
	.I2(\core/n15453_20 ),
	.F(\core/n15453_18 )
);
defparam \core/n15453_s14 .INIT=8'h0B;
LUT3 \core/n15455_s14  (
	.I0(\core/n15455_19 ),
	.I1(\core/n15390_36 ),
	.I2(\core/n15455_20 ),
	.F(\core/n15455_18 )
);
defparam \core/n15455_s14 .INIT=8'h0B;
LUT4 \core/n15457_s14  (
	.I0(\core/n15457_19 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15457_20 ),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15457_18 )
);
defparam \core/n15457_s14 .INIT=16'h0BBB;
LUT4 \core/n15459_s16  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n14521_3 ),
	.I3(\core/n14520_24 ),
	.F(\core/n15459_20 )
);
defparam \core/n15459_s16 .INIT=16'h0C0A;
LUT4 \core/n15459_s17  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/n15459_23 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15459_21 )
);
defparam \core/n15459_s17 .INIT=16'h4F00;
LUT2 \core/n15391_s25  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.F(\core/n15391_29 )
);
defparam \core/n15391_s25 .INIT=4'h8;
LUT4 \core/n15391_s27  (
	.I0(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I1(\core/is_slli_srli_srai ),
	.I2(\core/n15391_34 ),
	.I3(\core/n23284_8 ),
	.F(\core/n15391_31 )
);
defparam \core/n15391_s27 .INIT=16'h1000;
LUT3 \core/n15392_s23  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/is_sll_srl_sra ),
	.I2(\core/n23284_4 ),
	.F(\core/n15392_27 )
);
defparam \core/n15392_s23 .INIT=8'h01;
LUT3 \core/n15392_s24  (
	.I0(\core/is_lui_auipc_jal ),
	.I1(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15392_28 )
);
defparam \core/n15392_s24 .INIT=8'hE0;
LUT4 \core/n15111_s14  (
	.I0(\core/instr_lb ),
	.I1(\core/instr_lbu ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15111_19 )
);
defparam \core/n15111_s14 .INIT=16'h0E00;
LUT4 \core/n15113_s12  (
	.I0(\core/instr_lh ),
	.I1(\core/instr_lhu ),
	.I2(\core/mem_do_rdata ),
	.I3(\core/cpu_state.cpu_state_ldmem ),
	.F(\core/n15113_17 )
);
defparam \core/n15113_s12 .INIT=16'h0E00;
LUT4 \core/n15461_s8  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [31]),
	.I2(\core/n15461_16 ),
	.I3(\core/n15461_17 ),
	.F(\core/n15461_13 )
);
defparam \core/n15461_s8 .INIT=16'h7000;
LUT3 \core/n15461_s9  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/is_sll_srl_sra ),
	.I2(\core/alu_out_31_17 ),
	.F(\core/n15461_14 )
);
defparam \core/n15461_s9 .INIT=8'h01;
LUT4 \core/n15463_s8  (
	.I0(\core/n15463_14 ),
	.I1(\core/n15463_15 ),
	.I2(\core/n15463_16 ),
	.I3(\core/n15463_17 ),
	.F(\core/n15463_13 )
);
defparam \core/n15463_s8 .INIT=16'h8000;
LUT4 \core/n15465_s8  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [29]),
	.I2(\core/n15465_15 ),
	.I3(\core/n15465_16 ),
	.F(\core/n15465_13 )
);
defparam \core/n15465_s8 .INIT=16'h7000;
LUT4 \core/n15467_s8  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [28]),
	.I2(\core/n15467_15 ),
	.I3(\core/n15467_16 ),
	.F(\core/n15467_13 )
);
defparam \core/n15467_s8 .INIT=16'h7000;
LUT4 \core/n15469_s8  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [27]),
	.I2(\core/n15469_14 ),
	.I3(\core/n15469_15 ),
	.F(\core/n15469_13 )
);
defparam \core/n15469_s8 .INIT=16'h7000;
LUT4 \core/n15471_s8  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[26]),
	.I2(\core/n15471_15 ),
	.I3(\core/n15471_16 ),
	.F(\core/n15471_13 )
);
defparam \core/n15471_s8 .INIT=16'h7000;
LUT4 \core/n15473_s8  (
	.I0(\core/n15473_14 ),
	.I1(\core/n15473_15 ),
	.I2(\core/n15473_16 ),
	.I3(\core/n15473_17 ),
	.F(\core/n15473_13 )
);
defparam \core/n15473_s8 .INIT=16'h4000;
LUT4 \core/n15475_s8  (
	.I0(\core/n15475_14 ),
	.I1(\core/n15475_15 ),
	.I2(\core/n15475_16 ),
	.I3(\core/n15475_17 ),
	.F(\core/n15475_13 )
);
defparam \core/n15475_s8 .INIT=16'h8000;
LUT4 \core/n15477_s8  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [23]),
	.I2(\core/n15477_14 ),
	.I3(\core/n15477_15 ),
	.F(\core/n15477_13 )
);
defparam \core/n15477_s8 .INIT=16'h7000;
LUT3 \core/n15479_s8  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [22]),
	.I2(\core/n15479_14 ),
	.F(\core/n15479_13 )
);
defparam \core/n15479_s8 .INIT=8'h70;
LUT4 \core/n15481_s8  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [21]),
	.I2(\core/n15481_14 ),
	.I3(\core/n15481_15 ),
	.F(\core/n15481_13 )
);
defparam \core/n15481_s8 .INIT=16'h7000;
LUT4 \core/n15483_s8  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[20]),
	.I2(\core/n15483_14 ),
	.I3(\core/n15483_15 ),
	.F(\core/n15483_13 )
);
defparam \core/n15483_s8 .INIT=16'h7000;
LUT4 \core/n15485_s8  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[19]),
	.I2(\core/n15485_14 ),
	.I3(\core/n15485_15 ),
	.F(\core/n15485_13 )
);
defparam \core/n15485_s8 .INIT=16'h7000;
LUT4 \core/n15487_s8  (
	.I0(\core/n15487_14 ),
	.I1(\core/n15487_15 ),
	.I2(\core/n15487_16 ),
	.I3(\core/n15487_17 ),
	.F(\core/n15487_13 )
);
defparam \core/n15487_s8 .INIT=16'h8000;
LUT3 \core/n15489_s8  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [17]),
	.I2(\core/n15489_14 ),
	.F(\core/n15489_13 )
);
defparam \core/n15489_s8 .INIT=8'h70;
LUT3 \core/n15491_s8  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [16]),
	.I2(\core/n15491_14 ),
	.F(\core/n15491_13 )
);
defparam \core/n15491_s8 .INIT=8'h70;
LUT4 \core/n15493_s8  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [15]),
	.I2(\core/n15493_14 ),
	.I3(\core/n15493_15 ),
	.F(\core/n15493_13 )
);
defparam \core/n15493_s8 .INIT=16'h7000;
LUT4 \core/n15495_s8  (
	.I0(\core/n15495_14 ),
	.I1(\core/n15495_15 ),
	.I2(\core/n15495_16 ),
	.I3(\core/n15495_17 ),
	.F(\core/n15495_13 )
);
defparam \core/n15495_s8 .INIT=16'h8000;
LUT4 \core/n15497_s8  (
	.I0(\core/n15497_14 ),
	.I1(\core/n15497_15 ),
	.I2(\core/n15497_16 ),
	.I3(\core/n15497_17 ),
	.F(\core/n15497_13 )
);
defparam \core/n15497_s8 .INIT=16'h8000;
LUT4 \core/n15499_s8  (
	.I0(\core/n15499_14 ),
	.I1(\core/n15499_15 ),
	.I2(\core/n15499_16 ),
	.I3(\core/n15499_17 ),
	.F(\core/n15499_13 )
);
defparam \core/n15499_s8 .INIT=16'h8000;
LUT2 \core/n15501_s8  (
	.I0(\core/n15501_14 ),
	.I1(\core/n15501_15 ),
	.F(\core/n15501_13 )
);
defparam \core/n15501_s8 .INIT=4'h8;
LUT4 \core/n15503_s8  (
	.I0(\core/n15503_14 ),
	.I1(\core/csr_mepc [10]),
	.I2(\core/n15503_15 ),
	.I3(\core/n15503_16 ),
	.F(\core/n15503_13 )
);
defparam \core/n15503_s8 .INIT=16'h7000;
LUT3 \core/n15505_s8  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [9]),
	.I2(\core/n15505_14 ),
	.F(\core/n15505_13 )
);
defparam \core/n15505_s8 .INIT=8'h70;
LUT3 \core/n15507_s8  (
	.I0(\core/n15507_14 ),
	.I1(\core/n15507_15 ),
	.I2(\core/n15507_16 ),
	.F(\core/n15507_13 )
);
defparam \core/n15507_s8 .INIT=8'h80;
LUT4 \core/n15509_s8  (
	.I0(\core/n15509_14 ),
	.I1(\core/n15509_15 ),
	.I2(\core/n15509_16 ),
	.I3(\core/n15509_17 ),
	.F(\core/n15509_13 )
);
defparam \core/n15509_s8 .INIT=16'h8000;
LUT4 \core/n15511_s8  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [6]),
	.I2(\core/n15511_15 ),
	.I3(\core/n15511_16 ),
	.F(\core/n15511_13 )
);
defparam \core/n15511_s8 .INIT=16'h7000;
LUT4 \core/n15513_s8  (
	.I0(\core/n15513_14 ),
	.I1(\core/n15513_15 ),
	.I2(\core/n15513_16 ),
	.I3(\core/n15513_17 ),
	.F(\core/n15513_13 )
);
defparam \core/n15513_s8 .INIT=16'h8000;
LUT4 \core/n15515_s8  (
	.I0(\core/n15515_14 ),
	.I1(\core/n15515_15 ),
	.I2(\core/n15515_16 ),
	.I3(\core/n15515_17 ),
	.F(\core/n15515_13 )
);
defparam \core/n15515_s8 .INIT=16'h8000;
LUT4 \core/n15517_s8  (
	.I0(\core/n15517_14 ),
	.I1(\core/n15517_15 ),
	.I2(\core/n15517_16 ),
	.I3(\core/n15517_17 ),
	.F(\core/n15517_13 )
);
defparam \core/n15517_s8 .INIT=16'h4000;
LUT4 \core/n15519_s8  (
	.I0(\core/n15519_14 ),
	.I1(\core/n15519_15 ),
	.I2(\core/n15519_16 ),
	.I3(\core/n15519_17 ),
	.F(\core/n15519_13 )
);
defparam \core/n15519_s8 .INIT=16'h8000;
LUT4 \core/n15521_s8  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [1]),
	.I2(\core/n15521_14 ),
	.I3(\core/n15521_15 ),
	.F(\core/n15521_13 )
);
defparam \core/n15521_s8 .INIT=16'h7000;
LUT4 \core/n15523_s8  (
	.I0(\core/n15523_14 ),
	.I1(\core/wr_dcsr_ena_4 ),
	.I2(\core/n15523_15 ),
	.I3(\core/n15523_16 ),
	.F(\core/n15523_13 )
);
defparam \core/n15523_s8 .INIT=16'h8000;
LUT3 \core/n15625_s9  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15461_14 ),
	.F(\core/n15625_14 )
);
defparam \core/n15625_s9 .INIT=8'h10;
LUT4 \core/n15625_s10  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/instr_csrrci ),
	.I3(\core/instr_csrrc ),
	.F(\core/n15625_15 )
);
defparam \core/n15625_s10 .INIT=16'h0001;
LUT4 \core/n15625_s11  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15461_13 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/n15625_16 )
);
defparam \core/n15625_s11 .INIT=16'hEE0F;
LUT4 \core/n15625_s12  (
	.I0(\core/instr_csrrw ),
	.I1(\core/instr_csrrwi ),
	.I2(\core/is_lb_lh_lw_lbu_lhu ),
	.I3(\core/n15391_31 ),
	.F(\core/n15625_17 )
);
defparam \core/n15625_s12 .INIT=16'h0E00;
LUT4 \core/n15625_s13  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [31]),
	.F(\core/n15625_18 )
);
defparam \core/n15625_s13 .INIT=16'h0777;
LUT4 \core/n15627_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15463_13 ),
	.I3(\core/reg_op1 [30]),
	.F(\core/n15627_14 )
);
defparam \core/n15627_s9 .INIT=16'hEE0F;
LUT4 \core/n15627_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [30]),
	.F(\core/n15627_15 )
);
defparam \core/n15627_s10 .INIT=16'h0777;
LUT4 \core/n15629_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15465_13 ),
	.I3(\core/reg_op1 [29]),
	.F(\core/n15629_14 )
);
defparam \core/n15629_s9 .INIT=16'hEE0F;
LUT4 \core/n15629_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [29]),
	.F(\core/n15629_15 )
);
defparam \core/n15629_s10 .INIT=16'h0777;
LUT4 \core/n15631_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15467_13 ),
	.I3(\core/reg_op1 [28]),
	.F(\core/n15631_14 )
);
defparam \core/n15631_s9 .INIT=16'hEE0F;
LUT4 \core/n15631_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [28]),
	.F(\core/n15631_15 )
);
defparam \core/n15631_s10 .INIT=16'h0777;
LUT4 \core/n15633_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15469_13 ),
	.I3(\core/reg_op1 [27]),
	.F(\core/n15633_14 )
);
defparam \core/n15633_s9 .INIT=16'hEE0F;
LUT4 \core/n15633_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [27]),
	.F(\core/n15633_15 )
);
defparam \core/n15633_s10 .INIT=16'h0777;
LUT4 \core/n15635_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15471_13 ),
	.I3(\core/reg_op1 [26]),
	.F(\core/n15635_14 )
);
defparam \core/n15635_s9 .INIT=16'hEE0F;
LUT4 \core/n15635_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [26]),
	.F(\core/n15635_15 )
);
defparam \core/n15635_s10 .INIT=16'h0777;
LUT4 \core/n15637_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15473_13 ),
	.I3(\core/reg_op1 [25]),
	.F(\core/n15637_14 )
);
defparam \core/n15637_s9 .INIT=16'hEE0F;
LUT4 \core/n15637_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [25]),
	.F(\core/n15637_15 )
);
defparam \core/n15637_s10 .INIT=16'h0777;
LUT4 \core/n15639_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15475_13 ),
	.I3(\core/reg_op1 [24]),
	.F(\core/n15639_14 )
);
defparam \core/n15639_s9 .INIT=16'hEE0F;
LUT4 \core/n15639_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [24]),
	.F(\core/n15639_15 )
);
defparam \core/n15639_s10 .INIT=16'h0777;
LUT4 \core/n15641_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15477_13 ),
	.I3(\core/reg_op1 [23]),
	.F(\core/n15641_14 )
);
defparam \core/n15641_s9 .INIT=16'hEE0F;
LUT4 \core/n15641_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [23]),
	.F(\core/n15641_15 )
);
defparam \core/n15641_s10 .INIT=16'h0777;
LUT4 \core/n15643_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15479_13 ),
	.I3(\core/reg_op1 [22]),
	.F(\core/n15643_14 )
);
defparam \core/n15643_s9 .INIT=16'hEE0F;
LUT4 \core/n15643_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [22]),
	.F(\core/n15643_15 )
);
defparam \core/n15643_s10 .INIT=16'h0777;
LUT4 \core/n15645_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15481_13 ),
	.I3(\core/reg_op1 [21]),
	.F(\core/n15645_14 )
);
defparam \core/n15645_s9 .INIT=16'hEE0F;
LUT4 \core/n15645_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [21]),
	.F(\core/n15645_15 )
);
defparam \core/n15645_s10 .INIT=16'h0777;
LUT4 \core/n15647_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15483_13 ),
	.I3(\core/reg_op1 [20]),
	.F(\core/n15647_14 )
);
defparam \core/n15647_s9 .INIT=16'hEE0F;
LUT4 \core/n15647_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [20]),
	.F(\core/n15647_15 )
);
defparam \core/n15647_s10 .INIT=16'h0777;
LUT4 \core/n15649_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15485_13 ),
	.I3(\core/reg_op1 [19]),
	.F(\core/n15649_14 )
);
defparam \core/n15649_s9 .INIT=16'hEE0F;
LUT4 \core/n15649_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [19]),
	.F(\core/n15649_15 )
);
defparam \core/n15649_s10 .INIT=16'h0777;
LUT4 \core/n15651_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15487_13 ),
	.I3(\core/reg_op1 [18]),
	.F(\core/n15651_14 )
);
defparam \core/n15651_s9 .INIT=16'hEE0F;
LUT4 \core/n15651_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [18]),
	.F(\core/n15651_15 )
);
defparam \core/n15651_s10 .INIT=16'h0777;
LUT4 \core/n15653_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15489_13 ),
	.I3(\core/reg_op1 [17]),
	.F(\core/n15653_14 )
);
defparam \core/n15653_s9 .INIT=16'hEE0F;
LUT4 \core/n15653_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [17]),
	.F(\core/n15653_15 )
);
defparam \core/n15653_s10 .INIT=16'h0777;
LUT4 \core/n15655_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15491_13 ),
	.I3(\core/reg_op1 [16]),
	.F(\core/n15655_14 )
);
defparam \core/n15655_s9 .INIT=16'hEE0F;
LUT4 \core/n15655_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [16]),
	.F(\core/n15655_15 )
);
defparam \core/n15655_s10 .INIT=16'h0777;
LUT4 \core/n15657_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15493_13 ),
	.I3(\core/reg_op1 [15]),
	.F(\core/n15657_14 )
);
defparam \core/n15657_s9 .INIT=16'hEE0F;
LUT4 \core/n15657_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [15]),
	.F(\core/n15657_15 )
);
defparam \core/n15657_s10 .INIT=16'h0777;
LUT4 \core/n15659_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15495_13 ),
	.I3(\core/reg_op1 [14]),
	.F(\core/n15659_14 )
);
defparam \core/n15659_s9 .INIT=16'hEE0F;
LUT4 \core/n15659_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [14]),
	.F(\core/n15659_15 )
);
defparam \core/n15659_s10 .INIT=16'h0777;
LUT4 \core/n15661_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15497_13 ),
	.I3(\core/reg_op1 [13]),
	.F(\core/n15661_14 )
);
defparam \core/n15661_s9 .INIT=16'hEE0F;
LUT4 \core/n15661_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [13]),
	.F(\core/n15661_15 )
);
defparam \core/n15661_s10 .INIT=16'h0777;
LUT4 \core/n15663_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15499_13 ),
	.I3(\core/reg_op1 [12]),
	.F(\core/n15663_14 )
);
defparam \core/n15663_s9 .INIT=16'hEE0F;
LUT4 \core/n15663_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [12]),
	.F(\core/n15663_15 )
);
defparam \core/n15663_s10 .INIT=16'h0777;
LUT4 \core/n15665_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15501_13 ),
	.I3(\core/reg_op1 [11]),
	.F(\core/n15665_14 )
);
defparam \core/n15665_s9 .INIT=16'hEE0F;
LUT4 \core/n15665_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [11]),
	.F(\core/n15665_15 )
);
defparam \core/n15665_s10 .INIT=16'h0777;
LUT4 \core/n15667_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15503_13 ),
	.I3(\core/reg_op1 [10]),
	.F(\core/n15667_14 )
);
defparam \core/n15667_s9 .INIT=16'hEE0F;
LUT4 \core/n15667_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [10]),
	.F(\core/n15667_15 )
);
defparam \core/n15667_s10 .INIT=16'h0777;
LUT4 \core/n15669_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15505_13 ),
	.I3(\core/reg_op1 [9]),
	.F(\core/n15669_14 )
);
defparam \core/n15669_s9 .INIT=16'hEE0F;
LUT4 \core/n15669_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [9]),
	.F(\core/n15669_15 )
);
defparam \core/n15669_s10 .INIT=16'h0777;
LUT4 \core/n15671_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15507_13 ),
	.I3(\core/reg_op1 [8]),
	.F(\core/n15671_14 )
);
defparam \core/n15671_s9 .INIT=16'hEE0F;
LUT4 \core/n15671_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [8]),
	.F(\core/n15671_15 )
);
defparam \core/n15671_s10 .INIT=16'h0777;
LUT4 \core/n15673_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15509_13 ),
	.I3(\core/reg_op1 [7]),
	.F(\core/n15673_14 )
);
defparam \core/n15673_s9 .INIT=16'hEE0F;
LUT4 \core/n15673_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [7]),
	.F(\core/n15673_15 )
);
defparam \core/n15673_s10 .INIT=16'h0777;
LUT4 \core/n15675_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15511_13 ),
	.I3(\core/reg_op1 [6]),
	.F(\core/n15675_14 )
);
defparam \core/n15675_s9 .INIT=16'hEE0F;
LUT4 \core/n15675_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [6]),
	.F(\core/n15675_15 )
);
defparam \core/n15675_s10 .INIT=16'h0777;
LUT4 \core/n15677_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15513_13 ),
	.I3(\core/reg_op1 [5]),
	.F(\core/n15677_14 )
);
defparam \core/n15677_s9 .INIT=16'hEE0F;
LUT4 \core/n15677_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [5]),
	.F(\core/n15677_15 )
);
defparam \core/n15677_s10 .INIT=16'h0777;
LUT4 \core/n15679_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15515_13 ),
	.I3(\core/reg_op1 [4]),
	.F(\core/n15679_14 )
);
defparam \core/n15679_s9 .INIT=16'hEE0F;
LUT4 \core/n15679_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12497_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [4]),
	.F(\core/n15679_15 )
);
defparam \core/n15679_s10 .INIT=16'h0777;
LUT4 \core/n15681_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15517_13 ),
	.I3(\core/reg_op1 [3]),
	.F(\core/n15681_14 )
);
defparam \core/n15681_s9 .INIT=16'hEE0F;
LUT4 \core/n15681_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [3]),
	.F(\core/n15681_15 )
);
defparam \core/n15681_s10 .INIT=16'h0777;
LUT4 \core/n15683_s9  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n15519_13 ),
	.I3(\core/reg_op1 [2]),
	.F(\core/n15683_14 )
);
defparam \core/n15683_s9 .INIT=16'hEE0F;
LUT4 \core/n15683_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [2]),
	.F(\core/n15683_15 )
);
defparam \core/n15683_s10 .INIT=16'h0777;
LUT4 \core/n15685_s9  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrsi ),
	.I2(\core/n15521_13 ),
	.I3(\core/reg_op1 [1]),
	.F(\core/n15685_14 )
);
defparam \core/n15685_s9 .INIT=16'hEE0F;
LUT4 \core/n15685_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/n12500_4 ),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [1]),
	.F(\core/n15685_15 )
);
defparam \core/n15685_s10 .INIT=16'h0777;
LUT4 \core/n15687_s9  (
	.I0(\core/instr_csrrs ),
	.I1(\core/instr_csrrsi ),
	.I2(\core/n15523_13 ),
	.I3(\core/reg_op1 [0]),
	.F(\core/n15687_14 )
);
defparam \core/n15687_s9 .INIT=16'hEE0F;
LUT4 \core/n15687_s10  (
	.I0(\core/instr_csrrw ),
	.I1(\core/cpuregs_rs1 [0]),
	.I2(\core/instr_csrrwi ),
	.I3(\core/decoded_imm [0]),
	.F(\core/n15687_15 )
);
defparam \core/n15687_s10 .INIT=16'h0777;
LUT4 \core/mem_state_1_s8  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/mem_state_1_13 )
);
defparam \core/mem_state_1_s8 .INIT=16'h5CCF;
LUT4 \core/n16014_s4  (
	.I0(\core/n23284_8 ),
	.I1(\core/cpu_state.cpu_state_ld_rs1 ),
	.I2(\core/n15390_36 ),
	.I3(\core/n16014_11 ),
	.F(\core/n16014_8 )
);
defparam \core/n16014_s4 .INIT=16'h0B00;
LUT4 \core/n16014_s5  (
	.I0(\core/is_sll_srl_sra ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/n15391_38 ),
	.I3(\core/n15250_28 ),
	.F(\core/n16014_9 )
);
defparam \core/n16014_s5 .INIT=16'h00BF;
LUT4 \core/n16014_s6  (
	.I0(\core/n16014_12 ),
	.I1(\core/n15391_40 ),
	.I2(\core/n15395_26 ),
	.I3(\core/n16014_13 ),
	.F(\core/n16014_10 )
);
defparam \core/n16014_s6 .INIT=16'h000E;
LUT3 \core/cpuregs_rs1_0_s6  (
	.I0(\core/decoded_rs1 [5]),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(\core/decoded_rs [0]),
	.F(\core/cpuregs_rs1_0_10 )
);
defparam \core/cpuregs_rs1_0_s6 .INIT=8'h0D;
LUT2 \core/n5768_s6  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/mem_rdata_latched [10]),
	.F(\core/n5768_10 )
);
defparam \core/n5768_s6 .INIT=4'h8;
LUT4 \core/mem_xfer_s6  (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(mem_addr_Z[30]),
	.I3(mem_addr_Z[31]),
	.F(\core/mem_xfer_9 )
);
defparam \core/mem_xfer_s6 .INIT=16'h0001;
LUT2 \core/mem_la_addr_24_s6  (
	.I0(\core/reg_out [20]),
	.I1(\core/reg_out [19]),
	.F(\core/mem_la_addr_24_9 )
);
defparam \core/mem_la_addr_24_s6 .INIT=4'h8;
LUT4 \core/mem_la_addr_24_s7  (
	.I0(\core/mem_la_addr_24_11 ),
	.I1(\core/mem_la_addr_16_8 ),
	.I2(\core/mem_la_addr_18_7 ),
	.I3(\core/mem_la_addr_16_6 ),
	.F(\core/mem_la_addr_24_10 )
);
defparam \core/mem_la_addr_24_s7 .INIT=16'h0200;
LUT2 \core/mem_la_addr_8_s4  (
	.I0(\core/reg_out [7]),
	.I1(\core/reg_out [6]),
	.F(\core/mem_la_addr_8_7 )
);
defparam \core/mem_la_addr_8_s4 .INIT=4'h8;
LUT2 \core/mem_la_addr_5_s4  (
	.I0(\core/reg_out [4]),
	.I1(\core/reg_out [3]),
	.F(\core/mem_la_addr_5_7 )
);
defparam \core/mem_la_addr_5_s4 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_31_s3  (
	.I0(simpleuart_reg_div_do[15]),
	.I1(itcm_valid_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_27_9),
	.F(\core/mem_rdata_latched_31_6 )
);
defparam \core/mem_rdata_latched_31_s3 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_31_s4  (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[15]),
	.I2(mem_rdata_19_8),
	.I3(mem_rdata_30_24),
	.F(\core/mem_rdata_latched_31_7 )
);
defparam \core/mem_rdata_latched_31_s4 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_31_s5  (
	.I0(dtcm_rdata[15]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[15]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_31_8 )
);
defparam \core/mem_rdata_latched_31_s5 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_30_s6  (
	.I0(\core/mem_rdata_latched_30_12 ),
	.I1(mem_rdata_30_11),
	.I2(mem_rdata_21_10),
	.F(\core/mem_rdata_latched_30_9 )
);
defparam \core/mem_rdata_latched_30_s6 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_30_s7  (
	.I0(\core/mem_rdata_latched_30_13 ),
	.I1(dtcm_ready),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_30_10 )
);
defparam \core/mem_rdata_latched_30_s7 .INIT=16'h0001;
LUT3 \core/mem_rdata_latched_30_s8  (
	.I0(dtcm_rdata[14]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_30_11 )
);
defparam \core/mem_rdata_latched_30_s8 .INIT=8'h07;
LUT3 \core/mem_rdata_latched_29_s3  (
	.I0(\core/mem_rdata_latched_29_9 ),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_9),
	.F(\core/mem_rdata_latched_29_6 )
);
defparam \core/mem_rdata_latched_29_s3 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_29_s4  (
	.I0(\core/mem_rdata_latched_29_10 ),
	.I1(mem_rdata_24_8),
	.I2(ram_dout[13]),
	.I3(vld_set_4),
	.F(\core/mem_rdata_latched_29_7 )
);
defparam \core/mem_rdata_latched_29_s4 .INIT=16'h0BBB;
LUT4 \core/mem_rdata_latched_29_s5  (
	.I0(dtcm_rdata[13]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[13]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_29_8 )
);
defparam \core/mem_rdata_latched_29_s5 .INIT=16'hF0BB;
LUT4 \core/mem_rdata_latched_28_s5  (
	.I0(ram_dout[12]),
	.I1(mem_rdata_27_7),
	.I2(mem_rdata_30_24),
	.I3(\core/mem_rdata_latched_28_11 ),
	.F(\core/mem_rdata_latched_28_8 )
);
defparam \core/mem_rdata_latched_28_s5 .INIT=16'h007F;
LUT4 \core/mem_rdata_latched_28_s6  (
	.I0(\core/mem_rdata_latched_28_12 ),
	.I1(mem_rdata_24_8),
	.I2(mem_rdata_30_8),
	.I3(mem_rdata_21_5),
	.F(\core/mem_rdata_latched_28_9 )
);
defparam \core/mem_rdata_latched_28_s6 .INIT=16'h0BBB;
LUT3 \core/mem_rdata_latched_28_s7  (
	.I0(dtcm_rdata[12]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_28_10 )
);
defparam \core/mem_rdata_latched_28_s7 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_27_s4  (
	.I0(\core/mem_rdata_latched_27_10 ),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_rdata_24_8),
	.F(\core/mem_rdata_latched_27_7 )
);
defparam \core/mem_rdata_latched_27_s4 .INIT=16'h4100;
LUT3 \core/mem_rdata_latched_27_s5  (
	.I0(vld_set_4),
	.I1(ram_dout[11]),
	.I2(\core/mem_rdata_latched_27_11 ),
	.F(\core/mem_rdata_latched_27_8 )
);
defparam \core/mem_rdata_latched_27_s5 .INIT=8'h70;
LUT4 \core/mem_rdata_latched_27_s6  (
	.I0(itcm_rdata[11]),
	.I1(itcm_ready),
	.I2(\core/mem_rdata_latched_27_12 ),
	.I3(\core/mem_rdata_latched_27_11 ),
	.F(\core/mem_rdata_latched_27_9 )
);
defparam \core/mem_rdata_latched_27_s6 .INIT=16'hB0BB;
LUT4 \core/mem_rdata_latched_26_s6  (
	.I0(mem_addr_Z[4]),
	.I1(\core/mem_rdata_latched_26_11 ),
	.I2(\core/mem_rdata_latched_26_12 ),
	.I3(mem_rdata_24_8),
	.F(\core/mem_rdata_latched_26_9 )
);
defparam \core/mem_rdata_latched_26_s6 .INIT=16'hF100;
LUT3 \core/mem_rdata_latched_26_s7  (
	.I0(vld_set_4),
	.I1(ram_dout[10]),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_26_10 )
);
defparam \core/mem_rdata_latched_26_s7 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_25_s5  (
	.I0(\core/mem_rdata_latched_25_11 ),
	.I1(mem_rdata_24_8),
	.I2(ram_dout[9]),
	.I3(vld_set_4),
	.F(\core/mem_rdata_latched_25_8 )
);
defparam \core/mem_rdata_latched_25_s5 .INIT=16'h0BBB;
LUT3 \core/mem_rdata_latched_25_s6  (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[9]),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_25_9 )
);
defparam \core/mem_rdata_latched_25_s6 .INIT=8'h0D;
LUT3 \core/mem_rdata_latched_25_s7  (
	.I0(dtcm_rdata[9]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_25_10 )
);
defparam \core/mem_rdata_latched_25_s7 .INIT=8'h07;
LUT2 \core/mem_rdata_latched_24_s4  (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[8]),
	.F(\core/mem_rdata_latched_24_7 )
);
defparam \core/mem_rdata_latched_24_s4 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_24_s5  (
	.I0(ram_dout[8]),
	.I1(vld_set_4),
	.I2(mem_rdata_30_4),
	.I3(\core/mem_rdata_latched_24_9 ),
	.F(\core/mem_rdata_latched_24_8 )
);
defparam \core/mem_rdata_latched_24_s5 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_23_s4  (
	.I0(send_dummy_9),
	.I1(\core/mem_rdata_latched_23_11 ),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(\core/mem_rdata_latched_23_7 )
);
defparam \core/mem_rdata_latched_23_s4 .INIT=16'hE000;
LUT4 \core/mem_rdata_latched_23_s5  (
	.I0(mem_rdata_27_7),
	.I1(ram_dout[7]),
	.I2(\core/mem_rdata_latched_23_12 ),
	.I3(mem_rdata_30_24),
	.F(\core/mem_rdata_latched_23_8 )
);
defparam \core/mem_rdata_latched_23_s5 .INIT=16'hF800;
LUT4 \core/mem_rdata_latched_23_s7  (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[7]),
	.I2(itcm_rdata[7]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_23_10 )
);
defparam \core/mem_rdata_latched_23_s7 .INIT=16'h0F77;
LUT4 \core/mem_rdata_latched_21_s4  (
	.I0(mem_addr_Z[4]),
	.I1(\core/mem_rdata_latched_21_11 ),
	.I2(\core/mem_rdata_latched_21_12 ),
	.I3(mem_rdata_24_8),
	.F(\core/mem_rdata_latched_21_7 )
);
defparam \core/mem_rdata_latched_21_s4 .INIT=16'h0E00;
LUT3 \core/mem_rdata_latched_21_s5  (
	.I0(\core/mem_rdata_latched_21_13 ),
	.I1(mem_rdata_30_10),
	.I2(mem_rdata_30_9),
	.F(\core/mem_rdata_latched_21_8 )
);
defparam \core/mem_rdata_latched_21_s5 .INIT=8'h40;
LUT3 \core/mem_rdata_latched_21_s6  (
	.I0(vld_set_4),
	.I1(ram_dout[5]),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_21_9 )
);
defparam \core/mem_rdata_latched_21_s6 .INIT=8'h07;
LUT3 \core/mem_rdata_latched_21_s7  (
	.I0(dtcm_rdata[5]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_21_10 )
);
defparam \core/mem_rdata_latched_21_s7 .INIT=8'h0B;
LUT4 \core/mem_rdata_latched_20_s4  (
	.I0(simpleuart_reg_div_do[4]),
	.I1(send_dummy_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_30_10),
	.F(\core/mem_rdata_latched_20_7 )
);
defparam \core/mem_rdata_latched_20_s4 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_20_s5  (
	.I0(mem_rdata_30_9),
	.I1(\core/mem_rdata_latched_20_11 ),
	.I2(\core/mem_rdata_latched_20_12 ),
	.I3(mem_rdata_27_10),
	.F(\core/mem_rdata_latched_20_8 )
);
defparam \core/mem_rdata_latched_20_s5 .INIT=16'h7F00;
LUT4 \core/mem_rdata_latched_20_s6  (
	.I0(\core/mem_rdata_latched_20_13 ),
	.I1(\core/mem_rdata_latched_20_14 ),
	.I2(mem_rdata_24_8),
	.I3(\core/mem_rdata_latched_20_15 ),
	.F(\core/mem_rdata_latched_20_9 )
);
defparam \core/mem_rdata_latched_20_s6 .INIT=16'h004F;
LUT4 \core/mem_rdata_latched_20_s7  (
	.I0(dtcm_rdata[4]),
	.I1(dtcm_ready),
	.I2(itcm_rdata[4]),
	.I3(itcm_ready),
	.F(\core/mem_rdata_latched_20_10 )
);
defparam \core/mem_rdata_latched_20_s7 .INIT=16'hF0BB;
LUT3 \core/mem_rdata_latched_12_s6  (
	.I0(\core/mem_rdata_q [12]),
	.I1(\core/mem_rdata_q [28]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_12_9 )
);
defparam \core/mem_rdata_latched_12_s6 .INIT=8'hCA;
LUT3 \core/mem_rdata_latched_10_s7  (
	.I0(\core/mem_rdata_q [10]),
	.I1(\core/mem_rdata_q [26]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_10_10 )
);
defparam \core/mem_rdata_latched_10_s7 .INIT=8'hCA;
LUT4 \core/mem_rdata_latched_6_s9  (
	.I0(simpleuart_reg_div_do[6]),
	.I1(itcm_valid_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_27_9),
	.F(\core/mem_rdata_latched_6_12 )
);
defparam \core/mem_rdata_latched_6_s9 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_6_s10  (
	.I0(\core/mem_rdata_latched_6_16 ),
	.I1(itcm_valid_6),
	.I2(mem_rdata_30_9),
	.I3(\core/mem_rdata_latched_20_12 ),
	.F(\core/mem_rdata_latched_6_13 )
);
defparam \core/mem_rdata_latched_6_s10 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_6_s11  (
	.I0(mem_rdata_30_11),
	.I1(\core/mem_rdata_latched_6_17 ),
	.I2(\core/mem_rdata_latched_6_18 ),
	.I3(mem_rdata_30_24),
	.F(\core/mem_rdata_latched_6_14 )
);
defparam \core/mem_rdata_latched_6_s11 .INIT=16'h0E00;
LUT3 \core/mem_rdata_latched_6_s12  (
	.I0(\core/mem_rdata_q [6]),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_6_15 )
);
defparam \core/mem_rdata_latched_6_s12 .INIT=8'h35;
LUT4 \core/mem_rdata_latched_3_s13  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[3]),
	.F(\core/mem_rdata_latched_3_16 )
);
defparam \core/mem_rdata_latched_3_s13 .INIT=16'hAECF;
LUT4 \core/mem_rdata_latched_3_s14  (
	.I0(simpleuart_reg_div_do[3]),
	.I1(send_dummy_9),
	.I2(\core/mem_rdata_latched_3_20 ),
	.I3(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_3_17 )
);
defparam \core/mem_rdata_latched_3_s14 .INIT=16'h7077;
LUT3 \core/mem_rdata_latched_3_s16  (
	.I0(\core/mem_la_firstword ),
	.I1(\core/mem_xfer_8 ),
	.I2(\core/mem_rdata_q [3]),
	.F(\core/mem_rdata_latched_3_19 )
);
defparam \core/mem_rdata_latched_3_s16 .INIT=8'h10;
LUT2 \core/mem_rdata_latched_2_s7  (
	.I0(dtcm_ready),
	.I1(dtcm_rdata[2]),
	.F(\core/mem_rdata_latched_2_10 )
);
defparam \core/mem_rdata_latched_2_s7 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_2_s8  (
	.I0(dtcm_ready),
	.I1(\core/mem_rdata_latched_2_13 ),
	.I2(mem_rdata_30_10),
	.I3(mem_rdata_30_9),
	.F(\core/mem_rdata_latched_2_11 )
);
defparam \core/mem_rdata_latched_2_s8 .INIT=16'h1000;
LUT4 \core/mem_rdata_latched_2_s9  (
	.I0(\core/mem_rdata_latched_2_14 ),
	.I1(\core/mem_rdata_latched_2_15 ),
	.I2(\core/mem_rdata_latched_2_16 ),
	.I3(\core/mem_rdata_latched_2_17 ),
	.F(\core/mem_rdata_latched_2_12 )
);
defparam \core/mem_rdata_latched_2_s9 .INIT=16'h001F;
LUT3 \core/mem_rdata_latched_1_s4  (
	.I0(\core/mem_rdata_q [1]),
	.I1(\core/mem_rdata_q [17]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_1_7 )
);
defparam \core/mem_rdata_latched_1_s4 .INIT=8'hCA;
LUT3 \core/mem_rdata_latched_0_s4  (
	.I0(\core/mem_rdata_q [0]),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_0_7 )
);
defparam \core/mem_rdata_latched_0_s4 .INIT=8'hCA;
LUT4 \core/n1864_s4  (
	.I0(\core/mem_rdata_q [15]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_la_firstword ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n1864_7 )
);
defparam \core/n1864_s4 .INIT=16'hCA00;
LUT3 \core/n1952_s11  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_8 ),
	.I2(\core/n1952_15 ),
	.F(\core/n1952_14 )
);
defparam \core/n1952_s11 .INIT=8'h01;
LUT3 \core/n2203_s9  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n5752_4 ),
	.I2(\core/n1864_4 ),
	.F(\core/n2203_12 )
);
defparam \core/n2203_s9 .INIT=8'h10;
LUT4 \core/n2205_s10  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/mem_rdata_latched [11]),
	.F(\core/n2205_13 )
);
defparam \core/n2205_s10 .INIT=16'h3222;
LUT3 \core/n2206_s14  (
	.I0(mem_rdata[28]),
	.I1(\core/mem_rdata_latched_28_15 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2206_17 )
);
defparam \core/n2206_s14 .INIT=8'h3A;
LUT2 \core/n2207_s12  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5718_4 ),
	.F(\core/n2207_15 )
);
defparam \core/n2207_s12 .INIT=4'h1;
LUT4 \core/n2207_s13  (
	.I0(\core/n2226_9 ),
	.I1(\core/mem_rdata_latched [3]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5769_7 ),
	.F(\core/n2207_16 )
);
defparam \core/n2207_s13 .INIT=16'h5C00;
LUT2 \core/n2208_s12  (
	.I0(\core/mem_rdata_latched [5]),
	.I1(\core/n5752_4 ),
	.F(\core/n2208_15 )
);
defparam \core/n2208_s12 .INIT=4'h8;
LUT4 \core/n2208_s13  (
	.I0(\core/n2227_6 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5769_7 ),
	.F(\core/n2208_16 )
);
defparam \core/n2208_s13 .INIT=16'hAC00;
LUT3 \core/n2208_s14  (
	.I0(mem_rdata[26]),
	.I1(\core/mem_rdata_latched_26_4 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2208_17 )
);
defparam \core/n2208_s14 .INIT=8'h3A;
LUT2 \core/n2209_s10  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5752_4 ),
	.F(\core/n2209_13 )
);
defparam \core/n2209_s10 .INIT=4'h8;
LUT3 \core/n2209_s11  (
	.I0(mem_rdata[25]),
	.I1(\core/mem_rdata_latched_25_14 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2209_14 )
);
defparam \core/n2209_s11 .INIT=8'h35;
LUT4 \core/n2209_s12  (
	.I0(\core/n5769_7 ),
	.I1(\core/n2222_13 ),
	.I2(\core/mem_rdata_latched [1]),
	.I3(\core/mem_rdata_latched [12]),
	.F(\core/n2209_15 )
);
defparam \core/n2209_s12 .INIT=16'h50FC;
LUT4 \core/n2210_s12  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/mem_xfer ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/n2210_15 )
);
defparam \core/n2210_s12 .INIT=16'h133F;
LUT3 \core/n2210_s13  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_rdata_latched_24_6 ),
	.I2(\core/mem_la_secondword ),
	.F(\core/n2210_16 )
);
defparam \core/n2210_s13 .INIT=8'hCA;
LUT2 \core/n2211_s9  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/mem_rdata_latched [11]),
	.F(\core/n2211_12 )
);
defparam \core/n2211_s9 .INIT=4'h4;
LUT4 \core/n2221_s6  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/n2221_15 ),
	.I2(\core/mem_rdata_latched [12]),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n2221_9 )
);
defparam \core/n2221_s6 .INIT=16'hC500;
LUT4 \core/n2221_s7  (
	.I0(\core/n5718_4 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/n2213_7 ),
	.I3(\core/mem_xfer ),
	.F(\core/n2221_10 )
);
defparam \core/n2221_s7 .INIT=16'h0503;
LUT4 \core/n2222_s11  (
	.I0(\core/mem_xfer ),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/n5324_7 ),
	.I3(\core/mem_rdata_latched [12]),
	.F(\core/n2222_14 )
);
defparam \core/n2222_s11 .INIT=16'hEEF0;
LUT4 \core/n2227_s6  (
	.I0(\core/mem_rdata_q [23]),
	.I1(\core/mem_la_firstword ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_8 ),
	.F(\core/n2227_9 )
);
defparam \core/n2227_s6 .INIT=16'h000B;
LUT3 \core/n2421_s9  (
	.I0(ram_dout[1]),
	.I1(mem_rdata_27_7),
	.I2(\core/n2421_16 ),
	.F(\core/n2421_12 )
);
defparam \core/n2421_s9 .INIT=8'hB8;
LUT3 \core/n2421_s10  (
	.I0(recv_buf_data[1]),
	.I1(recv_buf_valid),
	.I2(recv_buf_valid_10),
	.F(\core/n2421_13 )
);
defparam \core/n2421_s10 .INIT=8'hB0;
LUT3 \core/n2421_s11  (
	.I0(recv_buf_data[0]),
	.I1(recv_buf_valid),
	.I2(recv_buf_valid_10),
	.F(\core/n2421_14 )
);
defparam \core/n2421_s11 .INIT=8'hB0;
LUT4 \core/n2421_s12  (
	.I0(\core/n2421_17 ),
	.I1(wr_cleardebint_ena_7),
	.I2(wr_cleardebint_ena_6),
	.I3(\core/n2421_16 ),
	.F(\core/n2421_15 )
);
defparam \core/n2421_s12 .INIT=16'h00BF;
LUT3 \core/n5359_s6  (
	.I0(\core/mem_rdata_latched [20]),
	.I1(\core/n1863_4 ),
	.I2(\core/mem_rdata_latched [27]),
	.F(\core/n5359_9 )
);
defparam \core/n5359_s6 .INIT=8'h40;
LUT4 \core/n5359_s7  (
	.I0(\core/n1860_4 ),
	.I1(\core/n1861_4 ),
	.I2(\core/n1862_4 ),
	.I3(\core/mem_rdata_latched [21]),
	.F(\core/n5359_10 )
);
defparam \core/n5359_s7 .INIT=16'h8000;
LUT4 \core/n5706_s6  (
	.I0(\core/mem_rdata_latched_4_6 ),
	.I1(\core/mem_rdata_latched_4_5 ),
	.I2(\core/mem_rdata_latched_3_8 ),
	.I3(\core/n5706_10 ),
	.F(\core/n5706_9 )
);
defparam \core/n5706_s6 .INIT=16'h0D00;
LUT3 \core/n5710_s7  (
	.I0(\core/n2227_6 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5706_7 ),
	.F(\core/n5710_10 )
);
defparam \core/n5710_s7 .INIT=8'hCA;
LUT4 \core/n5718_s7  (
	.I0(\core/mem_rdata_q [13]),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_xfer_8 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n5718_10 )
);
defparam \core/n5718_s7 .INIT=16'h0C0A;
LUT4 \core/n6005_s8  (
	.I0(\core/mem_rdata_q [17]),
	.I1(\core/mem_rdata_q [16]),
	.I2(\core/mem_rdata_q [15]),
	.I3(\core/mem_rdata_q [11]),
	.F(\core/n6005_11 )
);
defparam \core/n6005_s8 .INIT=16'h0001;
LUT4 \core/n6005_s9  (
	.I0(\core/mem_rdata_q [22]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_rdata_q [19]),
	.I3(\core/mem_rdata_q [18]),
	.F(\core/n6005_12 )
);
defparam \core/n6005_s9 .INIT=16'h0001;
LUT2 \core/n11234_s3  (
	.I0(\core/latched_csr [7]),
	.I1(\core/latched_csr [10]),
	.F(\core/n11234_6 )
);
defparam \core/n11234_s3 .INIT=4'h1;
LUT4 \core/n15183_s4  (
	.I0(\core/timer [13]),
	.I1(\core/timer [16]),
	.I2(\core/timer [20]),
	.I3(\core/timer [21]),
	.F(\core/n15183_7 )
);
defparam \core/n15183_s4 .INIT=16'h0001;
LUT4 \core/n15183_s5  (
	.I0(\core/n15183_9 ),
	.I1(\core/n12489_5 ),
	.I2(\core/n15183_10 ),
	.I3(\core/n15183_11 ),
	.F(\core/n15183_8 )
);
defparam \core/n15183_s5 .INIT=16'h8000;
LUT4 \core/n23284_s4  (
	.I0(\core/instr_waitirq ),
	.I1(\core/instr_srl ),
	.I2(\core/n14521_3 ),
	.I3(\core/n23284_14 ),
	.F(\core/n23284_7 )
);
defparam \core/n23284_s4 .INIT=16'h0100;
LUT2 \core/n23284_s5  (
	.I0(\core/instr_fence ),
	.I1(\core/n15250_26 ),
	.F(\core/n23284_8 )
);
defparam \core/n23284_s5 .INIT=4'h4;
LUT4 \core/n23284_s6  (
	.I0(\core/instr_bge ),
	.I1(\core/instr_blt ),
	.I2(\core/n23284_11 ),
	.I3(\core/alu_out_31_17 ),
	.F(\core/n23284_9 )
);
defparam \core/n23284_s6 .INIT=16'h1000;
LUT3 \core/alu_out_0_s13  (
	.I0(\core/is_slti_blt_slt ),
	.I1(\core/instr_bge ),
	.I2(\core/alu_out_0_19 ),
	.F(\core/alu_out_0_17 )
);
defparam \core/alu_out_0_s13 .INIT=8'h53;
LUT3 \core/alu_out_0_s14  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_20 ),
	.F(\core/alu_out_0_18 )
);
defparam \core/alu_out_0_s14 .INIT=8'hD4;
LUT4 \core/n15288_s17  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [31]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [31]),
	.F(\core/n15288_21 )
);
defparam \core/n15288_s17 .INIT=16'h0777;
LUT4 \core/n15289_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [30]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [30]),
	.F(\core/n15289_18 )
);
defparam \core/n15289_s14 .INIT=16'h0777;
LUT4 \core/n15290_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [29]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [29]),
	.F(\core/n15290_18 )
);
defparam \core/n15290_s14 .INIT=16'h0777;
LUT4 \core/n15291_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [28]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [28]),
	.F(\core/n15291_18 )
);
defparam \core/n15291_s14 .INIT=16'h0777;
LUT4 \core/n15292_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [27]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [27]),
	.F(\core/n15292_18 )
);
defparam \core/n15292_s14 .INIT=16'h0777;
LUT3 \core/n15293_s12  (
	.I0(dpc_r[26]),
	.I1(\core/instr_dret ),
	.I2(\core/n15293_18 ),
	.F(\core/n15293_16 )
);
defparam \core/n15293_s12 .INIT=8'h70;
LUT4 \core/n15293_s13  (
	.I0(\core/rd [26]),
	.I1(\core/rd [58]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15293_17 )
);
defparam \core/n15293_s13 .INIT=16'hCA00;
LUT4 \core/n15294_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [25]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [25]),
	.F(\core/n15294_18 )
);
defparam \core/n15294_s14 .INIT=16'h0777;
LUT4 \core/n15295_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [24]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [24]),
	.F(\core/n15295_18 )
);
defparam \core/n15295_s14 .INIT=16'h0777;
LUT4 \core/n15296_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [23]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [23]),
	.F(\core/n15296_18 )
);
defparam \core/n15296_s14 .INIT=16'h0777;
LUT4 \core/n15297_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [22]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [22]),
	.F(\core/n15297_18 )
);
defparam \core/n15297_s14 .INIT=16'h0777;
LUT3 \core/n15298_s12  (
	.I0(dpc_r[21]),
	.I1(\core/instr_dret ),
	.I2(\core/n15298_18 ),
	.F(\core/n15298_16 )
);
defparam \core/n15298_s12 .INIT=8'h70;
LUT4 \core/n15298_s13  (
	.I0(\core/rd [21]),
	.I1(\core/rd [53]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15298_17 )
);
defparam \core/n15298_s13 .INIT=16'hCA00;
LUT3 \core/n15299_s12  (
	.I0(dpc_r[20]),
	.I1(\core/instr_dret ),
	.I2(\core/n15299_18 ),
	.F(\core/n15299_16 )
);
defparam \core/n15299_s12 .INIT=8'h70;
LUT4 \core/n15299_s13  (
	.I0(\core/rd [20]),
	.I1(\core/rd [52]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15299_17 )
);
defparam \core/n15299_s13 .INIT=16'hCA00;
LUT4 \core/n15300_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [19]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [19]),
	.F(\core/n15300_18 )
);
defparam \core/n15300_s14 .INIT=16'h0777;
LUT4 \core/n15301_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [18]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [18]),
	.F(\core/n15301_18 )
);
defparam \core/n15301_s14 .INIT=16'h0777;
LUT3 \core/n15302_s12  (
	.I0(dpc_r[17]),
	.I1(\core/instr_dret ),
	.I2(\core/n15302_18 ),
	.F(\core/n15302_16 )
);
defparam \core/n15302_s12 .INIT=8'h70;
LUT4 \core/n15302_s13  (
	.I0(\core/rd [17]),
	.I1(\core/rd [49]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15302_17 )
);
defparam \core/n15302_s13 .INIT=16'hCA00;
LUT4 \core/n15303_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [16]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [16]),
	.F(\core/n15303_18 )
);
defparam \core/n15303_s14 .INIT=16'h0777;
LUT4 \core/n15304_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [15]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [15]),
	.F(\core/n15304_19 )
);
defparam \core/n15304_s15 .INIT=16'h0777;
LUT2 \core/n15304_s16  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/mem_wordsize [0]),
	.F(\core/n15304_20 )
);
defparam \core/n15304_s16 .INIT=4'h8;
LUT3 \core/n15305_s13  (
	.I0(dpc_r[14]),
	.I1(\core/instr_dret ),
	.I2(\core/n15305_19 ),
	.F(\core/n15305_17 )
);
defparam \core/n15305_s13 .INIT=8'h70;
LUT4 \core/n15305_s14  (
	.I0(\core/rd [14]),
	.I1(\core/rd [46]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15305_18 )
);
defparam \core/n15305_s14 .INIT=16'hCA00;
LUT3 \core/n15306_s13  (
	.I0(dpc_r[13]),
	.I1(\core/instr_dret ),
	.I2(\core/n15306_19 ),
	.F(\core/n15306_17 )
);
defparam \core/n15306_s13 .INIT=8'h70;
LUT4 \core/n15306_s14  (
	.I0(\core/rd [13]),
	.I1(\core/rd [45]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15306_18 )
);
defparam \core/n15306_s14 .INIT=16'hCA00;
LUT4 \core/n15307_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [12]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [12]),
	.F(\core/n15307_19 )
);
defparam \core/n15307_s15 .INIT=16'h0777;
LUT4 \core/n15308_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [11]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [11]),
	.F(\core/n15308_19 )
);
defparam \core/n15308_s15 .INIT=16'h0777;
LUT3 \core/n15309_s13  (
	.I0(dpc_r[10]),
	.I1(\core/instr_dret ),
	.I2(\core/n15309_19 ),
	.F(\core/n15309_17 )
);
defparam \core/n15309_s13 .INIT=8'h70;
LUT4 \core/n15309_s14  (
	.I0(\core/rd [10]),
	.I1(\core/rd [42]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15309_18 )
);
defparam \core/n15309_s14 .INIT=16'hCA00;
LUT3 \core/n15310_s13  (
	.I0(dpc_r[9]),
	.I1(\core/instr_dret ),
	.I2(\core/n15310_19 ),
	.F(\core/n15310_17 )
);
defparam \core/n15310_s13 .INIT=8'h70;
LUT4 \core/n15310_s14  (
	.I0(\core/rd [9]),
	.I1(\core/rd [41]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15310_18 )
);
defparam \core/n15310_s14 .INIT=16'hCA00;
LUT4 \core/n15311_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [8]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [8]),
	.F(\core/n15311_19 )
);
defparam \core/n15311_s15 .INIT=16'h0777;
LUT2 \core/n15312_s16  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [7]),
	.F(\core/n15312_20 )
);
defparam \core/n15312_s16 .INIT=4'h8;
LUT4 \core/n15312_s17  (
	.I0(\core/instr_dret ),
	.I1(dpc_r[7]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [7]),
	.F(\core/n15312_21 )
);
defparam \core/n15312_s17 .INIT=16'h0777;
LUT4 \core/n15312_s18  (
	.I0(\core/rd [7]),
	.I1(\core/rd [39]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15312_22 )
);
defparam \core/n15312_s18 .INIT=16'hCA00;
LUT4 \core/n15313_s12  (
	.I0(\core/n15288_17 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15313_18 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15313_16 )
);
defparam \core/n15313_s12 .INIT=16'h4F00;
LUT4 \core/n15313_s13  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [6]),
	.I2(\core/n15313_19 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15313_17 )
);
defparam \core/n15313_s13 .INIT=16'hF800;
LUT3 \core/n15314_s15  (
	.I0(dpc_r[5]),
	.I1(\core/instr_dret ),
	.I2(\core/n15314_21 ),
	.F(\core/n15314_19 )
);
defparam \core/n15314_s15 .INIT=8'h70;
LUT4 \core/n15314_s16  (
	.I0(\core/rd [5]),
	.I1(\core/rd [37]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15314_20 )
);
defparam \core/n15314_s16 .INIT=16'hCA00;
LUT4 \core/n15315_s16  (
	.I0(\core/rd [4]),
	.I1(\core/rd [36]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15315_20 )
);
defparam \core/n15315_s16 .INIT=16'hCA00;
LUT4 \core/n15316_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [3]),
	.I2(\core/n15316_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15316_18 )
);
defparam \core/n15316_s14 .INIT=16'hF800;
LUT4 \core/n15316_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14481_1 ),
	.I2(\core/reg_op1 [3]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15316_19 )
);
defparam \core/n15316_s15 .INIT=16'h0777;
LUT4 \core/n15317_s14  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_div_rd [2]),
	.I2(\core/n15317_20 ),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n15317_18 )
);
defparam \core/n15317_s14 .INIT=16'hF800;
LUT4 \core/n15317_s15  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14482_1 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15317_19 )
);
defparam \core/n15317_s15 .INIT=16'h0777;
LUT4 \core/n15318_s16  (
	.I0(\core/rd [1]),
	.I1(\core/rd [33]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15318_20 )
);
defparam \core/n15318_s16 .INIT=16'hCA00;
LUT4 \core/n15319_s14  (
	.I0(\core/irq_mask [0]),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_timer ),
	.I3(\core/timer [0]),
	.F(\core/n15319_18 )
);
defparam \core/n15319_s14 .INIT=16'h0777;
LUT4 \core/n15319_s15  (
	.I0(\core/rd [0]),
	.I1(\core/rd [32]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15319_19 )
);
defparam \core/n15319_s15 .INIT=16'hCA00;
LUT4 \core/n15319_s16  (
	.I0(\core/cpu_state.cpu_state_exec ),
	.I1(\core/n14484_1 ),
	.I2(\core/reg_op1 [0]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15319_20 )
);
defparam \core/n15319_s16 .INIT=16'h0777;
LUT2 \core/n15619_s7  (
	.I0(\core/reg_sh [0]),
	.I1(\core/reg_sh [1]),
	.F(\core/n15619_11 )
);
defparam \core/n15619_s7 .INIT=4'h1;
LUT4 \core/n15250_s21  (
	.I0(\core/instr_timer ),
	.I1(\core/instr_maskirq ),
	.I2(\core/instr_dret ),
	.I3(\core/n15288_17 ),
	.F(\core/n15250_26 )
);
defparam \core/n15250_s21 .INIT=16'h0100;
LUT4 \core/n15397_s18  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [30]),
	.I2(\core/n14520_24 ),
	.I3(\core/n15390_36 ),
	.F(\core/n15397_22 )
);
defparam \core/n15397_s18 .INIT=16'hAC00;
LUT4 \core/n15397_s19  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [31]),
	.I2(\core/n15397_25 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15397_23 )
);
defparam \core/n15397_s19 .INIT=16'h4F00;
LUT4 \core/n15397_s20  (
	.I0(\core/n15399_30 ),
	.I1(\core/n15397_26 ),
	.I2(\core/reg_op1 [31]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15397_24 )
);
defparam \core/n15397_s20 .INIT=16'hB000;
LUT4 \core/n15399_s20  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [30]),
	.I2(\core/n15399_26 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15399_24 )
);
defparam \core/n15399_s20 .INIT=16'h4F00;
LUT3 \core/n15401_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [29]),
	.I2(\core/n15401_21 ),
	.F(\core/n15401_19 )
);
defparam \core/n15401_s15 .INIT=8'hB0;
LUT4 \core/n15401_s16  (
	.I0(\core/n15401_22 ),
	.I1(\core/n15401_23 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/n15399_30 ),
	.F(\core/n15401_20 )
);
defparam \core/n15401_s16 .INIT=16'h7077;
LUT3 \core/n15403_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [28]),
	.I2(\core/n15403_21 ),
	.F(\core/n15403_19 )
);
defparam \core/n15403_s15 .INIT=8'hB0;
LUT4 \core/n15403_s16  (
	.I0(\core/n15401_22 ),
	.I1(\core/n15403_22 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/n15399_30 ),
	.F(\core/n15403_20 )
);
defparam \core/n15403_s16 .INIT=16'h7077;
LUT3 \core/n15405_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [27]),
	.I2(\core/n15405_21 ),
	.F(\core/n15405_19 )
);
defparam \core/n15405_s15 .INIT=8'hB0;
LUT3 \core/n15405_s16  (
	.I0(\core/n14724_3 ),
	.I1(\core/reg_op1 [27]),
	.I2(\core/n15399_30 ),
	.F(\core/n15405_20 )
);
defparam \core/n15405_s16 .INIT=8'h35;
LUT3 \core/n15407_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [26]),
	.I2(\core/n15407_21 ),
	.F(\core/n15407_19 )
);
defparam \core/n15407_s15 .INIT=8'hB0;
LUT3 \core/n15407_s16  (
	.I0(\core/n14725_3 ),
	.I1(\core/reg_op1 [26]),
	.I2(\core/n15399_30 ),
	.F(\core/n15407_20 )
);
defparam \core/n15407_s16 .INIT=8'h35;
LUT3 \core/n15409_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [25]),
	.I2(\core/n15409_21 ),
	.F(\core/n15409_19 )
);
defparam \core/n15409_s15 .INIT=8'hB0;
LUT3 \core/n15409_s16  (
	.I0(\core/n14726_3 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/n15399_30 ),
	.F(\core/n15409_20 )
);
defparam \core/n15409_s16 .INIT=8'h35;
LUT3 \core/n15411_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [24]),
	.I2(\core/n15411_21 ),
	.F(\core/n15411_19 )
);
defparam \core/n15411_s15 .INIT=8'hB0;
LUT3 \core/n15411_s16  (
	.I0(\core/n14727_3 ),
	.I1(\core/reg_op1 [24]),
	.I2(\core/n15399_30 ),
	.F(\core/n15411_20 )
);
defparam \core/n15411_s16 .INIT=8'h35;
LUT3 \core/n15413_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [23]),
	.I2(\core/n15413_21 ),
	.F(\core/n15413_19 )
);
defparam \core/n15413_s15 .INIT=8'hB0;
LUT3 \core/n15413_s16  (
	.I0(\core/n14728_3 ),
	.I1(\core/reg_op1 [23]),
	.I2(\core/n15399_30 ),
	.F(\core/n15413_20 )
);
defparam \core/n15413_s16 .INIT=8'h35;
LUT3 \core/n15415_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [22]),
	.I2(\core/n15415_21 ),
	.F(\core/n15415_19 )
);
defparam \core/n15415_s15 .INIT=8'hB0;
LUT3 \core/n15415_s16  (
	.I0(\core/n14729_3 ),
	.I1(\core/reg_op1 [22]),
	.I2(\core/n15399_30 ),
	.F(\core/n15415_20 )
);
defparam \core/n15415_s16 .INIT=8'h35;
LUT3 \core/n15417_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [21]),
	.I2(\core/n15417_21 ),
	.F(\core/n15417_19 )
);
defparam \core/n15417_s15 .INIT=8'hB0;
LUT3 \core/n15417_s16  (
	.I0(\core/n14730_3 ),
	.I1(\core/reg_op1 [21]),
	.I2(\core/n15399_30 ),
	.F(\core/n15417_20 )
);
defparam \core/n15417_s16 .INIT=8'h35;
LUT3 \core/n15419_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [20]),
	.I2(\core/n15419_21 ),
	.F(\core/n15419_19 )
);
defparam \core/n15419_s15 .INIT=8'hB0;
LUT3 \core/n15419_s16  (
	.I0(\core/n14731_3 ),
	.I1(\core/reg_op1 [20]),
	.I2(\core/n15399_30 ),
	.F(\core/n15419_20 )
);
defparam \core/n15419_s16 .INIT=8'h35;
LUT3 \core/n15421_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [19]),
	.I2(\core/n15421_21 ),
	.F(\core/n15421_19 )
);
defparam \core/n15421_s15 .INIT=8'hB0;
LUT3 \core/n15421_s16  (
	.I0(\core/n14732_3 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/n15399_30 ),
	.F(\core/n15421_20 )
);
defparam \core/n15421_s16 .INIT=8'h35;
LUT3 \core/n15423_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [18]),
	.I2(\core/n15423_21 ),
	.F(\core/n15423_19 )
);
defparam \core/n15423_s15 .INIT=8'hB0;
LUT3 \core/n15423_s16  (
	.I0(\core/n14733_3 ),
	.I1(\core/reg_op1 [18]),
	.I2(\core/n15399_30 ),
	.F(\core/n15423_20 )
);
defparam \core/n15423_s16 .INIT=8'h35;
LUT3 \core/n15425_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [17]),
	.I2(\core/n15425_21 ),
	.F(\core/n15425_19 )
);
defparam \core/n15425_s15 .INIT=8'hB0;
LUT3 \core/n15425_s16  (
	.I0(\core/n14734_3 ),
	.I1(\core/reg_op1 [17]),
	.I2(\core/n15399_30 ),
	.F(\core/n15425_20 )
);
defparam \core/n15425_s16 .INIT=8'h35;
LUT3 \core/n15427_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [16]),
	.I2(\core/n15427_21 ),
	.F(\core/n15427_19 )
);
defparam \core/n15427_s15 .INIT=8'hB0;
LUT3 \core/n15427_s16  (
	.I0(\core/n14735_3 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/n15399_30 ),
	.F(\core/n15427_20 )
);
defparam \core/n15427_s16 .INIT=8'h35;
LUT3 \core/n15429_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [15]),
	.I2(\core/n15429_21 ),
	.F(\core/n15429_19 )
);
defparam \core/n15429_s15 .INIT=8'hB0;
LUT3 \core/n15429_s16  (
	.I0(\core/n14736_3 ),
	.I1(\core/reg_op1 [15]),
	.I2(\core/n15399_30 ),
	.F(\core/n15429_20 )
);
defparam \core/n15429_s16 .INIT=8'h35;
LUT3 \core/n15431_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [14]),
	.I2(\core/n15431_21 ),
	.F(\core/n15431_19 )
);
defparam \core/n15431_s15 .INIT=8'hB0;
LUT3 \core/n15431_s16  (
	.I0(\core/n14737_3 ),
	.I1(\core/reg_op1 [14]),
	.I2(\core/n15399_30 ),
	.F(\core/n15431_20 )
);
defparam \core/n15431_s16 .INIT=8'h35;
LUT3 \core/n15433_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [13]),
	.I2(\core/n15433_21 ),
	.F(\core/n15433_19 )
);
defparam \core/n15433_s15 .INIT=8'hB0;
LUT3 \core/n15433_s16  (
	.I0(\core/n14738_3 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/n15399_30 ),
	.F(\core/n15433_20 )
);
defparam \core/n15433_s16 .INIT=8'h35;
LUT3 \core/n15435_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [12]),
	.I2(\core/n15435_21 ),
	.F(\core/n15435_19 )
);
defparam \core/n15435_s15 .INIT=8'hB0;
LUT3 \core/n15435_s16  (
	.I0(\core/n14739_3 ),
	.I1(\core/reg_op1 [12]),
	.I2(\core/n15399_30 ),
	.F(\core/n15435_20 )
);
defparam \core/n15435_s16 .INIT=8'h35;
LUT3 \core/n15437_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [11]),
	.I2(\core/n15437_21 ),
	.F(\core/n15437_19 )
);
defparam \core/n15437_s15 .INIT=8'hB0;
LUT3 \core/n15437_s16  (
	.I0(\core/n14740_3 ),
	.I1(\core/reg_op1 [11]),
	.I2(\core/n15399_30 ),
	.F(\core/n15437_20 )
);
defparam \core/n15437_s16 .INIT=8'h35;
LUT3 \core/n15439_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [10]),
	.I2(\core/n15439_21 ),
	.F(\core/n15439_19 )
);
defparam \core/n15439_s15 .INIT=8'hB0;
LUT3 \core/n15439_s16  (
	.I0(\core/n14741_3 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/n15399_30 ),
	.F(\core/n15439_20 )
);
defparam \core/n15439_s16 .INIT=8'h35;
LUT3 \core/n15441_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [9]),
	.I2(\core/n15441_21 ),
	.F(\core/n15441_19 )
);
defparam \core/n15441_s15 .INIT=8'hB0;
LUT3 \core/n15441_s16  (
	.I0(\core/n14742_3 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/n15399_30 ),
	.F(\core/n15441_20 )
);
defparam \core/n15441_s16 .INIT=8'h35;
LUT3 \core/n15443_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [8]),
	.I2(\core/n15443_21 ),
	.F(\core/n15443_19 )
);
defparam \core/n15443_s15 .INIT=8'hB0;
LUT3 \core/n15443_s16  (
	.I0(\core/n14743_3 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/n15399_30 ),
	.F(\core/n15443_20 )
);
defparam \core/n15443_s16 .INIT=8'h35;
LUT3 \core/n15445_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [7]),
	.I2(\core/n15445_21 ),
	.F(\core/n15445_19 )
);
defparam \core/n15445_s15 .INIT=8'hB0;
LUT3 \core/n15445_s16  (
	.I0(\core/n14744_3 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/n15399_30 ),
	.F(\core/n15445_20 )
);
defparam \core/n15445_s16 .INIT=8'h35;
LUT3 \core/n15447_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/n15447_21 ),
	.F(\core/n15447_19 )
);
defparam \core/n15447_s15 .INIT=8'hB0;
LUT3 \core/n15447_s16  (
	.I0(\core/n14745_3 ),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n15399_30 ),
	.F(\core/n15447_20 )
);
defparam \core/n15447_s16 .INIT=8'h35;
LUT3 \core/n15449_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [5]),
	.I2(\core/n15449_21 ),
	.F(\core/n15449_19 )
);
defparam \core/n15449_s15 .INIT=8'hB0;
LUT3 \core/n15449_s16  (
	.I0(\core/n14746_3 ),
	.I1(\core/reg_op1 [5]),
	.I2(\core/n15399_30 ),
	.F(\core/n15449_20 )
);
defparam \core/n15449_s16 .INIT=8'h35;
LUT3 \core/n15451_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/n12497_4 ),
	.I2(\core/n15451_21 ),
	.F(\core/n15451_19 )
);
defparam \core/n15451_s15 .INIT=8'hB0;
LUT3 \core/n15451_s16  (
	.I0(\core/n14747_3 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/n15399_30 ),
	.F(\core/n15451_20 )
);
defparam \core/n15451_s16 .INIT=8'h35;
LUT4 \core/n15453_s15  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/n15453_21 ),
	.I2(\core/n14520_24 ),
	.I3(\core/n14521_3 ),
	.F(\core/n15453_19 )
);
defparam \core/n15453_s15 .INIT=16'hF53C;
LUT4 \core/n15453_s16  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [3]),
	.I2(\core/n15453_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15453_20 )
);
defparam \core/n15453_s16 .INIT=16'h4F00;
LUT4 \core/n15455_s15  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/n15455_21 ),
	.I2(\core/n14520_24 ),
	.I3(\core/n14521_3 ),
	.F(\core/n15455_19 )
);
defparam \core/n15455_s15 .INIT=16'hF53C;
LUT4 \core/n15455_s16  (
	.I0(\core/n15459_22 ),
	.I1(\core/cpuregs_rs1 [2]),
	.I2(\core/n15455_22 ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n15455_20 )
);
defparam \core/n15455_s16 .INIT=16'h4F00;
LUT3 \core/n15457_s15  (
	.I0(\core/n15459_22 ),
	.I1(\core/n12500_4 ),
	.I2(\core/n15457_21 ),
	.F(\core/n15457_19 )
);
defparam \core/n15457_s15 .INIT=8'hB0;
LUT3 \core/n15457_s16  (
	.I0(\core/n15457_22 ),
	.I1(\core/reg_op1 [1]),
	.I2(\core/n15399_30 ),
	.F(\core/n15457_20 )
);
defparam \core/n15457_s16 .INIT=8'hC5;
LUT4 \core/n15459_s18  (
	.I0(\core/n15459_24 ),
	.I1(\core/instr_csrrs ),
	.I2(\core/n23284_4 ),
	.I3(\core/n15459_25 ),
	.F(\core/n15459_22 )
);
defparam \core/n15459_s18 .INIT=16'h0100;
LUT4 \core/n15459_s19  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [0]),
	.I2(\core/reg_pc [0]),
	.I3(\core/n15459_27 ),
	.F(\core/n15459_23 )
);
defparam \core/n15459_s19 .INIT=16'h0BBB;
LUT3 \core/n15391_s29  (
	.I0(\core/instr_waitirq ),
	.I1(\core/instr_jal ),
	.I2(\core/decoder_trigger ),
	.F(\core/n15391_33 )
);
defparam \core/n15391_s29 .INIT=8'h10;
LUT2 \core/n15391_s30  (
	.I0(\core/is_lui_auipc_jal ),
	.I1(\core/n15625_15 ),
	.F(\core/n15391_34 )
);
defparam \core/n15391_s30 .INIT=4'h4;
LUT3 \core/n15461_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [31]),
	.I2(\core/n15461_20 ),
	.F(\core/n15461_16 )
);
defparam \core/n15461_s11 .INIT=8'h70;
LUT4 \core/n15461_s12  (
	.I0(\core/n15503_14 ),
	.I1(\core/csr_mepc [31]),
	.I2(\core/n15461_21 ),
	.I3(\core/n15461_22 ),
	.F(\core/n15461_17 )
);
defparam \core/n15461_s12 .INIT=16'h7000;
LUT4 \core/n15463_s9  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[30]),
	.I2(\core/csr_mscratch [30]),
	.I3(\core/n15465_23 ),
	.F(\core/n15463_14 )
);
defparam \core/n15463_s9 .INIT=16'h0777;
LUT4 \core/n15463_s10  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [30]),
	.I2(\core/csr_mepc [30]),
	.I3(\core/n15503_14 ),
	.F(\core/n15463_15 )
);
defparam \core/n15463_s10 .INIT=16'h0777;
LUT4 \core/n15463_s11  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [30]),
	.I2(dpc_r[30]),
	.I3(\core/n15463_18 ),
	.F(\core/n15463_16 )
);
defparam \core/n15463_s11 .INIT=16'h0777;
LUT4 \core/n15463_s12  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [30]),
	.I2(\core/n15463_20 ),
	.I3(\core/n15463_21 ),
	.F(\core/n15463_17 )
);
defparam \core/n15463_s12 .INIT=16'h7000;
LUT3 \core/n15465_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[29]),
	.I2(\core/n15465_18 ),
	.F(\core/n15465_15 )
);
defparam \core/n15465_s10 .INIT=8'h70;
LUT3 \core/n15465_s11  (
	.I0(\core/n15465_19 ),
	.I1(\core/n15465_20 ),
	.I2(\core/n15465_21 ),
	.F(\core/n15465_16 )
);
defparam \core/n15465_s11 .INIT=8'h80;
LUT4 \core/n15467_s9  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15461_18 ),
	.I3(\core/n15467_17 ),
	.F(\core/n15467_14 )
);
defparam \core/n15467_s9 .INIT=16'h8000;
LUT3 \core/n15467_s10  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[28]),
	.I2(\core/n15467_18 ),
	.F(\core/n15467_15 )
);
defparam \core/n15467_s10 .INIT=8'h70;
LUT3 \core/n15467_s11  (
	.I0(\core/n15467_19 ),
	.I1(\core/n15467_20 ),
	.I2(\core/n15467_21 ),
	.F(\core/n15467_16 )
);
defparam \core/n15467_s11 .INIT=8'h80;
LUT3 \core/n15469_s9  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [27]),
	.I2(\core/n15469_16 ),
	.F(\core/n15469_14 )
);
defparam \core/n15469_s9 .INIT=8'h70;
LUT3 \core/n15469_s10  (
	.I0(\core/n15469_17 ),
	.I1(\core/n15469_18 ),
	.I2(\core/n15469_19 ),
	.F(\core/n15469_15 )
);
defparam \core/n15469_s10 .INIT=8'h80;
LUT3 \core/n15471_s9  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/wr_dcsr_ena_5 ),
	.F(\core/n15471_14 )
);
defparam \core/n15471_s9 .INIT=8'h40;
LUT3 \core/n15471_s10  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [26]),
	.I2(\core/n15471_17 ),
	.F(\core/n15471_15 )
);
defparam \core/n15471_s10 .INIT=8'h70;
LUT3 \core/n15471_s11  (
	.I0(\core/n15471_18 ),
	.I1(\core/n15471_19 ),
	.I2(\core/n15471_20 ),
	.F(\core/n15471_16 )
);
defparam \core/n15471_s11 .INIT=8'h80;
LUT4 \core/n15473_s9  (
	.I0(\core/decoded_csr [3]),
	.I1(\core/decoded_csr [2]),
	.I2(\core/n15473_18 ),
	.I3(\core/n15473_19 ),
	.F(\core/n15473_14 )
);
defparam \core/n15473_s9 .INIT=16'h4000;
LUT4 \core/n15473_s10  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[25]),
	.I2(\core/csr_mepc [25]),
	.I3(\core/n15503_14 ),
	.F(\core/n15473_15 )
);
defparam \core/n15473_s10 .INIT=16'h0777;
LUT4 \core/n15473_s11  (
	.I0(dscratch_r[25]),
	.I1(\core/n15471_14 ),
	.I2(\core/csr_mcause [25]),
	.I3(\core/n15461_26 ),
	.F(\core/n15473_16 )
);
defparam \core/n15473_s11 .INIT=16'h0777;
LUT3 \core/n15473_s12  (
	.I0(\core/n15473_20 ),
	.I1(\core/n15473_21 ),
	.I2(\core/n15473_22 ),
	.F(\core/n15473_17 )
);
defparam \core/n15473_s12 .INIT=8'h80;
LUT4 \core/n15475_s9  (
	.I0(\core/csr_mscratch [24]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_instret [24]),
	.I3(\core/n15475_18 ),
	.F(\core/n15475_14 )
);
defparam \core/n15475_s9 .INIT=16'h0777;
LUT3 \core/n15475_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[24]),
	.I2(\core/n15475_19 ),
	.F(\core/n15475_15 )
);
defparam \core/n15475_s10 .INIT=8'h70;
LUT3 \core/n15475_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [24]),
	.I2(\core/n15475_20 ),
	.F(\core/n15475_16 )
);
defparam \core/n15475_s11 .INIT=8'h70;
LUT4 \core/n15475_s12  (
	.I0(\core/csr_cycleh [24]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instreth [24]),
	.I3(\core/n15475_21 ),
	.F(\core/n15475_17 )
);
defparam \core/n15475_s12 .INIT=16'h0777;
LUT3 \core/n15477_s9  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[23]),
	.I2(\core/n15477_16 ),
	.F(\core/n15477_14 )
);
defparam \core/n15477_s9 .INIT=8'h70;
LUT3 \core/n15477_s10  (
	.I0(\core/n15477_17 ),
	.I1(\core/n15477_18 ),
	.I2(\core/n15477_19 ),
	.F(\core/n15477_15 )
);
defparam \core/n15477_s10 .INIT=8'h80;
LUT4 \core/n15479_s9  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[22]),
	.I2(\core/n15479_15 ),
	.I3(\core/n15479_16 ),
	.F(\core/n15479_14 )
);
defparam \core/n15479_s9 .INIT=16'h7000;
LUT3 \core/n15481_s9  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [21]),
	.I2(\core/n15481_16 ),
	.F(\core/n15481_14 )
);
defparam \core/n15481_s9 .INIT=8'h70;
LUT3 \core/n15481_s10  (
	.I0(\core/n15481_17 ),
	.I1(\core/n15481_18 ),
	.I2(\core/n15481_19 ),
	.F(\core/n15481_15 )
);
defparam \core/n15481_s10 .INIT=8'h80;
LUT3 \core/n15483_s9  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [20]),
	.I2(\core/n15483_16 ),
	.F(\core/n15483_14 )
);
defparam \core/n15483_s9 .INIT=8'h70;
LUT3 \core/n15483_s10  (
	.I0(\core/n15483_17 ),
	.I1(\core/n15483_18 ),
	.I2(\core/n15483_19 ),
	.F(\core/n15483_15 )
);
defparam \core/n15483_s10 .INIT=8'h80;
LUT3 \core/n15485_s9  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [19]),
	.I2(\core/n15485_16 ),
	.F(\core/n15485_14 )
);
defparam \core/n15485_s9 .INIT=8'h70;
LUT3 \core/n15485_s10  (
	.I0(\core/n15485_17 ),
	.I1(\core/n15485_18 ),
	.I2(\core/n15485_19 ),
	.F(\core/n15485_15 )
);
defparam \core/n15485_s10 .INIT=8'h80;
LUT4 \core/n15487_s9  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [18]),
	.I2(\core/csr_mscratch [18]),
	.I3(\core/n15465_23 ),
	.F(\core/n15487_14 )
);
defparam \core/n15487_s9 .INIT=16'h0777;
LUT3 \core/n15487_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[18]),
	.I2(\core/n15487_18 ),
	.F(\core/n15487_15 )
);
defparam \core/n15487_s10 .INIT=8'h70;
LUT3 \core/n15487_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [18]),
	.I2(\core/n15487_19 ),
	.F(\core/n15487_16 )
);
defparam \core/n15487_s11 .INIT=8'h70;
LUT4 \core/n15487_s12  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [18]),
	.I2(\core/csr_instret [18]),
	.I3(\core/n15475_18 ),
	.F(\core/n15487_17 )
);
defparam \core/n15487_s12 .INIT=16'h0777;
LUT4 \core/n15489_s9  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[17]),
	.I2(\core/n15489_15 ),
	.I3(\core/n15489_16 ),
	.F(\core/n15489_14 )
);
defparam \core/n15489_s9 .INIT=16'h7000;
LUT4 \core/n15491_s9  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[16]),
	.I2(\core/n15491_15 ),
	.I3(\core/n15491_16 ),
	.F(\core/n15491_14 )
);
defparam \core/n15491_s9 .INIT=16'h7000;
LUT4 \core/n15493_s9  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [15]),
	.I2(\core/csr_mepc [15]),
	.I3(\core/n15503_14 ),
	.F(\core/n15493_14 )
);
defparam \core/n15493_s9 .INIT=16'h0777;
LUT4 \core/n15493_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[15]),
	.I2(\core/n15493_16 ),
	.I3(\core/n15493_17 ),
	.F(\core/n15493_15 )
);
defparam \core/n15493_s10 .INIT=16'h7000;
LUT4 \core/n15495_s9  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [14]),
	.I2(\core/csr_instret [14]),
	.I3(\core/n15475_18 ),
	.F(\core/n15495_14 )
);
defparam \core/n15495_s9 .INIT=16'h0777;
LUT4 \core/n15495_s10  (
	.I0(\core/csr_cycleh [14]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_cycle [14]),
	.I3(\core/n15463_19 ),
	.F(\core/n15495_15 )
);
defparam \core/n15495_s10 .INIT=16'h0777;
LUT4 \core/n15495_s11  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[14]),
	.I2(\core/csr_mepc [14]),
	.I3(\core/n15503_14 ),
	.F(\core/n15495_16 )
);
defparam \core/n15495_s11 .INIT=16'h0777;
LUT4 \core/n15495_s12  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [14]),
	.I2(\core/n15495_18 ),
	.I3(\core/n15495_19 ),
	.F(\core/n15495_17 )
);
defparam \core/n15495_s12 .INIT=16'h7000;
LUT4 \core/n15497_s9  (
	.I0(\core/csr_cycleh [13]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instreth [13]),
	.I3(\core/n15475_21 ),
	.F(\core/n15497_14 )
);
defparam \core/n15497_s9 .INIT=16'h0777;
LUT4 \core/n15497_s10  (
	.I0(\core/csr_instret [13]),
	.I1(\core/n15475_18 ),
	.I2(\core/csr_cycle [13]),
	.I3(\core/n15463_19 ),
	.F(\core/n15497_15 )
);
defparam \core/n15497_s10 .INIT=16'h0777;
LUT4 \core/n15497_s11  (
	.I0(\core/csr_mscratch [13]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [13]),
	.I3(\core/n15461_26 ),
	.F(\core/n15497_16 )
);
defparam \core/n15497_s11 .INIT=16'h0777;
LUT4 \core/n15497_s12  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[13]),
	.I2(\core/n15497_18 ),
	.I3(\core/n15497_19 ),
	.F(\core/n15497_17 )
);
defparam \core/n15497_s12 .INIT=16'h7000;
LUT4 \core/n15499_s9  (
	.I0(\core/csr_cycleh [12]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_mcause [12]),
	.I3(\core/n15461_26 ),
	.F(\core/n15499_14 )
);
defparam \core/n15499_s9 .INIT=16'h0777;
LUT4 \core/n15499_s10  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [12]),
	.I2(\core/csr_mscratch [12]),
	.I3(\core/n15465_23 ),
	.F(\core/n15499_15 )
);
defparam \core/n15499_s10 .INIT=16'h0777;
LUT4 \core/n15499_s11  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [12]),
	.I2(\core/n15499_18 ),
	.I3(\core/n15499_19 ),
	.F(\core/n15499_16 )
);
defparam \core/n15499_s11 .INIT=16'h7000;
LUT4 \core/n15499_s12  (
	.I0(dpc_r[12]),
	.I1(\core/n15463_18 ),
	.I2(dscratch_r[12]),
	.I3(\core/n15471_14 ),
	.F(\core/n15499_17 )
);
defparam \core/n15499_s12 .INIT=16'h0777;
LUT4 \core/n15501_s9  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[11]),
	.I2(\core/n15501_16 ),
	.I3(\core/n15501_17 ),
	.F(\core/n15501_14 )
);
defparam \core/n15501_s9 .INIT=16'h7000;
LUT4 \core/n15501_s10  (
	.I0(\core/csr_cycleh [11]),
	.I1(\core/n15511_14 ),
	.I2(\core/decoded_csr [3]),
	.I3(\core/n15501_18 ),
	.F(\core/n15501_15 )
);
defparam \core/n15501_s10 .INIT=16'h7077;
LUT4 \core/n15503_s9  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [0]),
	.I2(\core/n15461_18 ),
	.I3(\core/n15467_17 ),
	.F(\core/n15503_14 )
);
defparam \core/n15503_s9 .INIT=16'h4000;
LUT4 \core/n15503_s10  (
	.I0(\core/csr_instret [10]),
	.I1(\core/n15475_18 ),
	.I2(\core/n15503_17 ),
	.I3(\core/wr_dcsr_ena_5 ),
	.F(\core/n15503_15 )
);
defparam \core/n15503_s10 .INIT=16'h0777;
LUT4 \core/n15503_s11  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [10]),
	.I2(\core/n15503_18 ),
	.I3(\core/n15503_19 ),
	.F(\core/n15503_16 )
);
defparam \core/n15503_s11 .INIT=16'h7000;
LUT4 \core/n15505_s9  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[9]),
	.I2(\core/n15505_15 ),
	.I3(\core/n15505_16 ),
	.F(\core/n15505_14 )
);
defparam \core/n15505_s9 .INIT=16'h7000;
LUT4 \core/n15507_s9  (
	.I0(dpc_r[8]),
	.I1(\core/n15463_18 ),
	.I2(\core/wr_dcsr_ena_4 ),
	.I3(dcsr_r[8]),
	.F(\core/n15507_14 )
);
defparam \core/n15507_s9 .INIT=16'h7077;
LUT4 \core/n15507_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[8]),
	.I2(\core/n15507_17 ),
	.I3(\core/n15507_18 ),
	.F(\core/n15507_15 )
);
defparam \core/n15507_s10 .INIT=16'h0700;
LUT3 \core/n15507_s11  (
	.I0(\core/n15507_19 ),
	.I1(\core/n15507_20 ),
	.I2(\core/n15507_21 ),
	.F(\core/n15507_16 )
);
defparam \core/n15507_s11 .INIT=8'h80;
LUT4 \core/n15509_s9  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [7]),
	.I2(\core/csr_instret [7]),
	.I3(\core/n15475_18 ),
	.F(\core/n15509_14 )
);
defparam \core/n15509_s9 .INIT=16'h0777;
LUT4 \core/n15509_s10  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [7]),
	.I2(\core/csr_mscratch [7]),
	.I3(\core/n15465_23 ),
	.F(\core/n15509_15 )
);
defparam \core/n15509_s10 .INIT=16'h0777;
LUT4 \core/n15509_s11  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [7]),
	.I2(\core/n15509_18 ),
	.I3(\core/n15509_19 ),
	.F(\core/n15509_16 )
);
defparam \core/n15509_s11 .INIT=16'h7000;
LUT4 \core/n15509_s12  (
	.I0(\core/wr_dcsr_ena_4 ),
	.I1(dcsr_r[7]),
	.I2(\core/n15509_20 ),
	.I3(\core/n15509_21 ),
	.F(\core/n15509_17 )
);
defparam \core/n15509_s12 .INIT=16'h000B;
LUT4 \core/n15511_s9  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15511_17 ),
	.I3(\core/n15465_17 ),
	.F(\core/n15511_14 )
);
defparam \core/n15511_s9 .INIT=16'h4000;
LUT4 \core/n15511_s10  (
	.I0(\core/csr_mscratch [6]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_cycle [6]),
	.I3(\core/n15463_19 ),
	.F(\core/n15511_15 )
);
defparam \core/n15511_s10 .INIT=16'h0777;
LUT4 \core/n15511_s11  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[6]),
	.I2(\core/n15511_18 ),
	.I3(\core/n15511_19 ),
	.F(\core/n15511_16 )
);
defparam \core/n15511_s11 .INIT=16'h7000;
LUT4 \core/n15513_s9  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [5]),
	.I2(\core/csr_cycle [5]),
	.I3(\core/n15463_19 ),
	.F(\core/n15513_14 )
);
defparam \core/n15513_s9 .INIT=16'h0777;
LUT4 \core/n15513_s10  (
	.I0(\core/csr_cycleh [5]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instreth [5]),
	.I3(\core/n15475_21 ),
	.F(\core/n15513_15 )
);
defparam \core/n15513_s10 .INIT=16'h0777;
LUT4 \core/n15513_s11  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[5]),
	.I2(\core/csr_mepc [5]),
	.I3(\core/n15503_14 ),
	.F(\core/n15513_16 )
);
defparam \core/n15513_s11 .INIT=16'h0777;
LUT4 \core/n15513_s12  (
	.I0(\core/n15475_18 ),
	.I1(\core/csr_instret [5]),
	.I2(\core/n15513_18 ),
	.I3(\core/n15513_19 ),
	.F(\core/n15513_17 )
);
defparam \core/n15513_s12 .INIT=16'h7000;
LUT4 \core/n15515_s9  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [4]),
	.I2(\core/csr_mepc [4]),
	.I3(\core/n15503_14 ),
	.F(\core/n15515_14 )
);
defparam \core/n15515_s9 .INIT=16'h0777;
LUT3 \core/n15515_s10  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [4]),
	.I2(\core/n15515_18 ),
	.F(\core/n15515_15 )
);
defparam \core/n15515_s10 .INIT=8'h70;
LUT4 \core/n15515_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [4]),
	.I2(\core/csr_instret [4]),
	.I3(\core/n15475_18 ),
	.F(\core/n15515_16 )
);
defparam \core/n15515_s11 .INIT=16'h0777;
LUT4 \core/n15515_s12  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [4]),
	.I2(\core/n15473_14 ),
	.I3(\core/n15515_19 ),
	.F(\core/n15515_17 )
);
defparam \core/n15515_s12 .INIT=16'h0700;
LUT3 \core/n15517_s9  (
	.I0(\core/csr_mstatus_mie ),
	.I1(\core/n15465_17 ),
	.I2(\core/n15473_19 ),
	.F(\core/n15517_14 )
);
defparam \core/n15517_s9 .INIT=8'h80;
LUT3 \core/n15517_s10  (
	.I0(\core/n15517_18 ),
	.I1(\core/n15517_19 ),
	.I2(\core/n15517_20 ),
	.F(\core/n15517_15 )
);
defparam \core/n15517_s10 .INIT=8'h80;
LUT3 \core/n15517_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [3]),
	.I2(\core/n15517_21 ),
	.F(\core/n15517_16 )
);
defparam \core/n15517_s11 .INIT=8'h70;
LUT4 \core/n15517_s12  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[3]),
	.I2(\core/csr_mepc [3]),
	.I3(\core/n15503_14 ),
	.F(\core/n15517_17 )
);
defparam \core/n15517_s12 .INIT=16'h0777;
LUT4 \core/n15519_s9  (
	.I0(\core/csr_cycleh [2]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_mtval [2]),
	.I3(\core/n15467_14 ),
	.F(\core/n15519_14 )
);
defparam \core/n15519_s9 .INIT=16'h0777;
LUT3 \core/n15519_s10  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[2]),
	.I2(\core/n15519_18 ),
	.F(\core/n15519_15 )
);
defparam \core/n15519_s10 .INIT=8'h70;
LUT3 \core/n15519_s11  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [2]),
	.I2(\core/n15519_19 ),
	.F(\core/n15519_16 )
);
defparam \core/n15519_s11 .INIT=8'h70;
LUT4 \core/n15519_s12  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[2]),
	.I2(\core/n15507_17 ),
	.I3(\core/n15519_20 ),
	.F(\core/n15519_17 )
);
defparam \core/n15519_s12 .INIT=16'h0700;
LUT4 \core/n15521_s9  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [1]),
	.I2(\core/csr_mepc [1]),
	.I3(\core/n15503_14 ),
	.F(\core/n15521_14 )
);
defparam \core/n15521_s9 .INIT=16'h0777;
LUT4 \core/n15521_s10  (
	.I0(\core/n15521_16 ),
	.I1(\core/wr_dcsr_ena_4 ),
	.I2(\core/n15521_17 ),
	.I3(\core/n15521_18 ),
	.F(\core/n15521_15 )
);
defparam \core/n15521_s10 .INIT=16'h8000;
LUT4 \core/n15523_s9  (
	.I0(dscratch_r[0]),
	.I1(\core/n15471_14 ),
	.I2(\core/csr_mtval [0]),
	.I3(\core/n15467_14 ),
	.F(\core/n15523_14 )
);
defparam \core/n15523_s9 .INIT=16'h0777;
LUT3 \core/n15523_s10  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [0]),
	.I2(\core/n15523_17 ),
	.F(\core/n15523_15 )
);
defparam \core/n15523_s10 .INIT=8'h70;
LUT3 \core/n15523_s11  (
	.I0(\core/n15475_18 ),
	.I1(\core/csr_instret [0]),
	.I2(\core/n15523_18 ),
	.F(\core/n15523_16 )
);
defparam \core/n15523_s11 .INIT=8'h70;
LUT4 \core/n16014_s7  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_exec ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/n15393_26 ),
	.F(\core/n16014_11 )
);
defparam \core/n16014_s7 .INIT=16'h1000;
LUT4 \core/n16014_s8  (
	.I0(\core/do_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/irq_state [0]),
	.I3(\core/n13527_6 ),
	.F(\core/n16014_12 )
);
defparam \core/n16014_s8 .INIT=16'h000E;
LUT3 \core/n16014_s9  (
	.I0(\core/n15392_28 ),
	.I1(\core/n15399_36 ),
	.I2(\core/mem_do_prefetch ),
	.F(\core/n16014_13 )
);
defparam \core/n16014_s9 .INIT=8'hE0;
LUT4 \core/n16006_s6  (
	.I0(\core/cpu_state.cpu_state_trap ),
	.I1(\core/cpu_state.cpu_state_shift ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n16006_10 )
);
defparam \core/n16006_s6 .INIT=16'hEF00;
LUT2 \core/mem_la_addr_24_s8  (
	.I0(\core/mem_la_addr_17_9 ),
	.I1(\core/mem_la_addr_15_7 ),
	.F(\core/mem_la_addr_24_11 )
);
defparam \core/mem_la_addr_24_s8 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_30_s9  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_30_12 )
);
defparam \core/mem_rdata_latched_30_s9 .INIT=16'hE73F;
LUT4 \core/mem_rdata_latched_30_s10  (
	.I0(simpleuart_reg_div_do[14]),
	.I1(recv_buf_valid),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_30_13 )
);
defparam \core/mem_rdata_latched_30_s10 .INIT=16'hF5CF;
LUT4 \core/mem_rdata_latched_29_s6  (
	.I0(simpleuart_reg_div_do[13]),
	.I1(send_dummy_9),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_29_9 )
);
defparam \core/mem_rdata_latched_29_s6 .INIT=16'h7077;
LUT4 \core/mem_rdata_latched_29_s7  (
	.I0(mem_addr_Z[3]),
	.I1(mem_rdata_28_8),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_29_10 )
);
defparam \core/mem_rdata_latched_29_s7 .INIT=16'hB24B;
LUT4 \core/mem_rdata_latched_28_s8  (
	.I0(simpleuart_reg_div_do[12]),
	.I1(itcm_valid_9),
	.I2(mem_rdata_30_9),
	.I3(mem_rdata_27_9),
	.F(\core/mem_rdata_latched_28_11 )
);
defparam \core/mem_rdata_latched_28_s8 .INIT=16'h8000;
LUT4 \core/mem_rdata_latched_28_s9  (
	.I0(mem_addr_Z[6]),
	.I1(\core/mem_rdata_latched_28_13 ),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_28_12 )
);
defparam \core/mem_rdata_latched_28_s9 .INIT=16'hE73F;
LUT4 \core/mem_rdata_latched_27_s7  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_27_10 )
);
defparam \core/mem_rdata_latched_27_s7 .INIT=16'hE97F;
LUT3 \core/mem_rdata_latched_27_s8  (
	.I0(dtcm_rdata[11]),
	.I1(dtcm_ready),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_27_11 )
);
defparam \core/mem_rdata_latched_27_s8 .INIT=8'h07;
LUT4 \core/mem_rdata_latched_27_s9  (
	.I0(simpleuart_reg_div_do[11]),
	.I1(mem_addr_Z[24]),
	.I2(send_dummy_9),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_27_12 )
);
defparam \core/mem_rdata_latched_27_s9 .INIT=16'h00BF;
LUT4 \core/mem_rdata_latched_26_s8  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_26_11 )
);
defparam \core/mem_rdata_latched_26_s8 .INIT=16'h32F3;
LUT4 \core/mem_rdata_latched_26_s9  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(\core/mem_rdata_latched_26_13 ),
	.F(\core/mem_rdata_latched_26_12 )
);
defparam \core/mem_rdata_latched_26_s9 .INIT=16'h620E;
LUT4 \core/mem_rdata_latched_25_s8  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[6]),
	.I2(\core/mem_rdata_latched_25_12 ),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_25_11 )
);
defparam \core/mem_rdata_latched_25_s8 .INIT=16'hFD3F;
LUT3 \core/mem_rdata_latched_24_s6  (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[8]),
	.I2(dtcm_ready),
	.F(\core/mem_rdata_latched_24_9 )
);
defparam \core/mem_rdata_latched_24_s6 .INIT=8'h0D;
LUT3 \core/mem_rdata_latched_23_s8  (
	.I0(recv_buf_data[7]),
	.I1(recv_buf_valid),
	.I2(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_23_11 )
);
defparam \core/mem_rdata_latched_23_s8 .INIT=8'hB0;
LUT3 \core/mem_rdata_latched_23_s9  (
	.I0(\core/mem_rdata_latched_23_13 ),
	.I1(mem_addr_Z[3]),
	.I2(mem_rdata_30_11),
	.F(\core/mem_rdata_latched_23_12 )
);
defparam \core/mem_rdata_latched_23_s9 .INIT=8'h40;
LUT4 \core/mem_rdata_latched_21_s8  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_21_11 )
);
defparam \core/mem_rdata_latched_21_s8 .INIT=16'hEB7F;
LUT4 \core/mem_rdata_latched_21_s9  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[4]),
	.I3(\core/mem_rdata_latched_21_14 ),
	.F(\core/mem_rdata_latched_21_12 )
);
defparam \core/mem_rdata_latched_21_s9 .INIT=16'hF400;
LUT4 \core/mem_rdata_latched_21_s10  (
	.I0(simpleuart_reg_div_do[5]),
	.I1(send_dummy_9),
	.I2(\core/mem_rdata_latched_21_15 ),
	.I3(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_21_13 )
);
defparam \core/mem_rdata_latched_21_s10 .INIT=16'h7077;
LUT4 \core/mem_rdata_latched_20_s8  (
	.I0(recv_buf_data[4]),
	.I1(recv_buf_valid),
	.I2(itcm_valid_6),
	.I3(mem_rdata_30_20),
	.F(\core/mem_rdata_latched_20_11 )
);
defparam \core/mem_rdata_latched_20_s8 .INIT=16'hB000;
LUT3 \core/mem_rdata_latched_20_s9  (
	.I0(itcm_valid_7),
	.I1(recv_buf_valid_10),
	.I2(mem_rdata_30_21),
	.F(\core/mem_rdata_latched_20_12 )
);
defparam \core/mem_rdata_latched_20_s9 .INIT=8'h80;
LUT2 \core/mem_rdata_latched_20_s10  (
	.I0(\core/mem_rdata_latched_20_16 ),
	.I1(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_20_13 )
);
defparam \core/mem_rdata_latched_20_s10 .INIT=4'h1;
LUT4 \core/mem_rdata_latched_20_s11  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[2]),
	.I3(\core/mem_rdata_latched_20_17 ),
	.F(\core/mem_rdata_latched_20_14 )
);
defparam \core/mem_rdata_latched_20_s11 .INIT=16'hBAE3;
LUT4 \core/mem_rdata_latched_20_s12  (
	.I0(\core/mem_rdata_latched_20_18 ),
	.I1(itcm_valid_6),
	.I2(itcm_valid_7),
	.I3(mem_rdata_27_7),
	.F(\core/mem_rdata_latched_20_15 )
);
defparam \core/mem_rdata_latched_20_s12 .INIT=16'h8000;
LUT3 \core/mem_rdata_latched_6_s13  (
	.I0(recv_buf_data[6]),
	.I1(recv_buf_valid),
	.I2(mem_rdata_30_20),
	.F(\core/mem_rdata_latched_6_16 )
);
defparam \core/mem_rdata_latched_6_s13 .INIT=8'hB0;
LUT2 \core/mem_rdata_latched_6_s14  (
	.I0(ram_dout[6]),
	.I1(mem_rdata_27_7),
	.F(\core/mem_rdata_latched_6_17 )
);
defparam \core/mem_rdata_latched_6_s14 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_6_s15  (
	.I0(\core/mem_rdata_latched_6_19 ),
	.I1(\core/mem_rdata_latched_6_20 ),
	.I2(mem_rdata_27_7),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_6_18 )
);
defparam \core/mem_rdata_latched_6_s15 .INIT=16'h0503;
LUT2 \core/mem_rdata_latched_3_s17  (
	.I0(recv_buf_data[3]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_3_20 )
);
defparam \core/mem_rdata_latched_3_s17 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_2_s10  (
	.I0(simpleuart_reg_div_do[2]),
	.I1(send_dummy_9),
	.I2(\core/mem_rdata_latched_2_18 ),
	.I3(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_2_13 )
);
defparam \core/mem_rdata_latched_2_s10 .INIT=16'h7077;
LUT2 \core/mem_rdata_latched_2_s11  (
	.I0(ram_dout[2]),
	.I1(mem_rdata_27_7),
	.F(\core/mem_rdata_latched_2_14 )
);
defparam \core/mem_rdata_latched_2_s11 .INIT=4'h8;
LUT4 \core/mem_rdata_latched_2_s12  (
	.I0(\core/mem_rdata_latched_2_19 ),
	.I1(mem_addr_Z[3]),
	.I2(\core/mem_rdata_latched_2_20 ),
	.I3(mem_rdata_30_11),
	.F(\core/mem_rdata_latched_2_15 )
);
defparam \core/mem_rdata_latched_2_s12 .INIT=16'hF100;
LUT4 \core/mem_rdata_latched_2_s13  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(vld_set_6),
	.I3(mem_rdata_27_10),
	.F(\core/mem_rdata_latched_2_16 )
);
defparam \core/mem_rdata_latched_2_s13 .INIT=16'h8000;
LUT2 \core/mem_rdata_latched_2_s14  (
	.I0(itcm_ready),
	.I1(itcm_rdata[2]),
	.F(\core/mem_rdata_latched_2_17 )
);
defparam \core/mem_rdata_latched_2_s14 .INIT=4'h8;
LUT3 \core/n1952_s12  (
	.I0(\core/mem_rdata_q [9]),
	.I1(\core/mem_rdata_q [25]),
	.I2(\core/mem_la_firstword ),
	.F(\core/n1952_15 )
);
defparam \core/n1952_s12 .INIT=8'h35;
LUT4 \core/n2421_s13  (
	.I0(wr_cleardebint_ena_4),
	.I1(mem_addr_Z[4]),
	.I2(mem_rdata_19_9),
	.I3(mem_rdata_30_11),
	.F(\core/n2421_16 )
);
defparam \core/n2421_s13 .INIT=16'hBF00;
LUT4 \core/n2421_s14  (
	.I0(cleardebint_r[0]),
	.I1(sethaltnot_r[0]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[2]),
	.F(\core/n2421_17 )
);
defparam \core/n2421_s14 .INIT=16'h3FF5;
LUT4 \core/n5706_s7  (
	.I0(\core/mem_rdata_latched_3_22 ),
	.I1(\core/mem_rdata_latched_3_6 ),
	.I2(\core/mem_rdata_latched_4_7 ),
	.I3(\core/mem_rdata_latched_3_7 ),
	.F(\core/n5706_10 )
);
defparam \core/n5706_s7 .INIT=16'h0007;
LUT4 \core/n15183_s6  (
	.I0(\core/timer [19]),
	.I1(\core/timer [22]),
	.I2(\core/csr_mstatus_mie ),
	.I3(\core/csr_mie_mtie ),
	.F(\core/n15183_9 )
);
defparam \core/n15183_s6 .INIT=16'h1000;
LUT4 \core/n15183_s7  (
	.I0(\core/timer [14]),
	.I1(\core/timer [15]),
	.I2(\core/timer [17]),
	.I3(\core/timer [18]),
	.F(\core/n15183_10 )
);
defparam \core/n15183_s7 .INIT=16'h0001;
LUT4 \core/n15183_s8  (
	.I0(\core/timer [1]),
	.I1(\core/timer [4]),
	.I2(\core/timer [5]),
	.I3(\core/timer [0]),
	.F(\core/n15183_11 )
);
defparam \core/n15183_s8 .INIT=16'h0100;
LUT4 \core/n23284_s8  (
	.I0(\core/instr_bne ),
	.I1(\core/instr_beq ),
	.I2(\core/alu_out_31_14 ),
	.I3(\core/alu_out_31_15 ),
	.F(\core/n23284_11 )
);
defparam \core/n23284_s8 .INIT=16'h1000;
LUT3 \core/alu_out_0_s15  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I2(\core/alu_out_0_20 ),
	.F(\core/alu_out_0_19 )
);
defparam \core/alu_out_0_s15 .INIT=8'hB2;
LUT3 \core/alu_out_0_s16  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/alu_ltu_96 ),
	.F(\core/alu_out_0_20 )
);
defparam \core/alu_out_0_s16 .INIT=8'hD4;
LUT4 \core/n15293_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [26]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [26]),
	.F(\core/n15293_18 )
);
defparam \core/n15293_s14 .INIT=16'h0777;
LUT4 \core/n15298_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [21]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [21]),
	.F(\core/n15298_18 )
);
defparam \core/n15298_s14 .INIT=16'h0777;
LUT4 \core/n15299_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [20]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [20]),
	.F(\core/n15299_18 )
);
defparam \core/n15299_s14 .INIT=16'h0777;
LUT4 \core/n15302_s14  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [17]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [17]),
	.F(\core/n15302_18 )
);
defparam \core/n15302_s14 .INIT=16'h0777;
LUT4 \core/n15305_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [14]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [14]),
	.F(\core/n15305_19 )
);
defparam \core/n15305_s15 .INIT=16'h0777;
LUT4 \core/n15306_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [13]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [13]),
	.F(\core/n15306_19 )
);
defparam \core/n15306_s15 .INIT=16'h0777;
LUT4 \core/n15309_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [10]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [10]),
	.F(\core/n15309_19 )
);
defparam \core/n15309_s15 .INIT=16'h0777;
LUT4 \core/n15310_s15  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [9]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [9]),
	.F(\core/n15310_19 )
);
defparam \core/n15310_s15 .INIT=16'h0777;
LUT3 \core/n15313_s14  (
	.I0(dpc_r[6]),
	.I1(\core/instr_dret ),
	.I2(\core/n15313_20 ),
	.F(\core/n15313_18 )
);
defparam \core/n15313_s14 .INIT=8'h70;
LUT4 \core/n15313_s15  (
	.I0(\core/rd [6]),
	.I1(\core/rd [38]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15313_19 )
);
defparam \core/n15313_s15 .INIT=16'hCA00;
LUT4 \core/n15314_s17  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask [5]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [5]),
	.F(\core/n15314_21 )
);
defparam \core/n15314_s17 .INIT=16'h0777;
LUT4 \core/n15316_s16  (
	.I0(\core/rd [3]),
	.I1(\core/rd [35]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15316_20 )
);
defparam \core/n15316_s16 .INIT=16'hCA00;
LUT4 \core/n15317_s16  (
	.I0(\core/rd [2]),
	.I1(\core/rd [34]),
	.I2(\core/shift_out ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n15317_20 )
);
defparam \core/n15317_s16 .INIT=16'hCA00;
LUT4 \core/n15397_s21  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [31]),
	.I2(\core/reg_pc [31]),
	.I3(\core/n15459_27 ),
	.F(\core/n15397_25 )
);
defparam \core/n15397_s21 .INIT=16'h0BBB;
LUT2 \core/n15397_s22  (
	.I0(\core/instr_sra ),
	.I1(\core/instr_srai ),
	.F(\core/n15397_26 )
);
defparam \core/n15397_s22 .INIT=4'h1;
LUT4 \core/n15399_s21  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/n15399_28 ),
	.I3(\core/n14520_24 ),
	.F(\core/n15399_25 )
);
defparam \core/n15399_s21 .INIT=16'hF5C3;
LUT4 \core/n15399_s22  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [30]),
	.I2(\core/reg_pc [30]),
	.I3(\core/n15459_27 ),
	.F(\core/n15399_26 )
);
defparam \core/n15399_s22 .INIT=16'h0BBB;
LUT4 \core/n15401_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [29]),
	.I2(\core/reg_pc [29]),
	.I3(\core/n15459_27 ),
	.F(\core/n15401_21 )
);
defparam \core/n15401_s17 .INIT=16'h0BBB;
LUT4 \core/n15401_s18  (
	.I0(\core/n15397_26 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/n15619_11 ),
	.I3(\core/n14520_24 ),
	.F(\core/n15401_22 )
);
defparam \core/n15401_s18 .INIT=16'hBB0F;
LUT4 \core/n15401_s19  (
	.I0(\core/n14521_3 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/n15401_26 ),
	.I3(\core/n14520_24 ),
	.F(\core/n15401_23 )
);
defparam \core/n15401_s19 .INIT=16'h770F;
LUT4 \core/n15403_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [28]),
	.I2(\core/reg_pc [28]),
	.I3(\core/n15459_27 ),
	.F(\core/n15403_21 )
);
defparam \core/n15403_s17 .INIT=16'h0BBB;
LUT4 \core/n15403_s18  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/n15403_25 ),
	.I2(\core/n14520_24 ),
	.I3(\core/n14521_3 ),
	.F(\core/n15403_22 )
);
defparam \core/n15403_s18 .INIT=16'h5CF3;
LUT4 \core/n15405_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [27]),
	.I2(\core/reg_pc [27]),
	.I3(\core/n15459_27 ),
	.F(\core/n15405_21 )
);
defparam \core/n15405_s17 .INIT=16'h0BBB;
LUT4 \core/n15407_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [26]),
	.I2(\core/reg_pc [26]),
	.I3(\core/n15459_27 ),
	.F(\core/n15407_21 )
);
defparam \core/n15407_s17 .INIT=16'h0BBB;
LUT4 \core/n15409_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [25]),
	.I2(\core/reg_pc [25]),
	.I3(\core/n15459_27 ),
	.F(\core/n15409_21 )
);
defparam \core/n15409_s17 .INIT=16'h0BBB;
LUT4 \core/n15411_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [24]),
	.I2(\core/reg_pc [24]),
	.I3(\core/n15459_27 ),
	.F(\core/n15411_21 )
);
defparam \core/n15411_s17 .INIT=16'h0BBB;
LUT4 \core/n15413_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [23]),
	.I2(\core/reg_pc [23]),
	.I3(\core/n15459_27 ),
	.F(\core/n15413_21 )
);
defparam \core/n15413_s17 .INIT=16'h0BBB;
LUT4 \core/n15415_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [22]),
	.I2(\core/reg_pc [22]),
	.I3(\core/n15459_27 ),
	.F(\core/n15415_21 )
);
defparam \core/n15415_s17 .INIT=16'h0BBB;
LUT4 \core/n15417_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [21]),
	.I2(\core/reg_pc [21]),
	.I3(\core/n15459_27 ),
	.F(\core/n15417_21 )
);
defparam \core/n15417_s17 .INIT=16'h0BBB;
LUT4 \core/n15419_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [20]),
	.I2(\core/reg_pc [20]),
	.I3(\core/n15459_27 ),
	.F(\core/n15419_21 )
);
defparam \core/n15419_s17 .INIT=16'h0BBB;
LUT4 \core/n15421_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [19]),
	.I2(\core/reg_pc [19]),
	.I3(\core/n15459_27 ),
	.F(\core/n15421_21 )
);
defparam \core/n15421_s17 .INIT=16'h0BBB;
LUT4 \core/n15423_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [18]),
	.I2(\core/reg_pc [18]),
	.I3(\core/n15459_27 ),
	.F(\core/n15423_21 )
);
defparam \core/n15423_s17 .INIT=16'h0BBB;
LUT4 \core/n15425_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [17]),
	.I2(\core/reg_pc [17]),
	.I3(\core/n15459_27 ),
	.F(\core/n15425_21 )
);
defparam \core/n15425_s17 .INIT=16'h0BBB;
LUT4 \core/n15427_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [16]),
	.I2(\core/reg_pc [16]),
	.I3(\core/n15459_27 ),
	.F(\core/n15427_21 )
);
defparam \core/n15427_s17 .INIT=16'h0BBB;
LUT4 \core/n15429_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [15]),
	.I2(\core/reg_pc [15]),
	.I3(\core/n15459_27 ),
	.F(\core/n15429_21 )
);
defparam \core/n15429_s17 .INIT=16'h0BBB;
LUT4 \core/n15431_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [14]),
	.I2(\core/reg_pc [14]),
	.I3(\core/n15459_27 ),
	.F(\core/n15431_21 )
);
defparam \core/n15431_s17 .INIT=16'h0BBB;
LUT4 \core/n15433_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [13]),
	.I2(\core/reg_pc [13]),
	.I3(\core/n15459_27 ),
	.F(\core/n15433_21 )
);
defparam \core/n15433_s17 .INIT=16'h0BBB;
LUT4 \core/n15435_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [12]),
	.I2(\core/reg_pc [12]),
	.I3(\core/n15459_27 ),
	.F(\core/n15435_21 )
);
defparam \core/n15435_s17 .INIT=16'h0BBB;
LUT4 \core/n15437_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [11]),
	.I2(\core/reg_pc [11]),
	.I3(\core/n15459_27 ),
	.F(\core/n15437_21 )
);
defparam \core/n15437_s17 .INIT=16'h0BBB;
LUT4 \core/n15439_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [10]),
	.I2(\core/reg_pc [10]),
	.I3(\core/n15459_27 ),
	.F(\core/n15439_21 )
);
defparam \core/n15439_s17 .INIT=16'h0BBB;
LUT4 \core/n15441_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [9]),
	.I2(\core/reg_pc [9]),
	.I3(\core/n15459_27 ),
	.F(\core/n15441_21 )
);
defparam \core/n15441_s17 .INIT=16'h0BBB;
LUT4 \core/n15443_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [8]),
	.I2(\core/reg_pc [8]),
	.I3(\core/n15459_27 ),
	.F(\core/n15443_21 )
);
defparam \core/n15443_s17 .INIT=16'h0BBB;
LUT4 \core/n15445_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [7]),
	.I2(\core/reg_pc [7]),
	.I3(\core/n15459_27 ),
	.F(\core/n15445_21 )
);
defparam \core/n15445_s17 .INIT=16'h0BBB;
LUT4 \core/n15447_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [6]),
	.I2(\core/reg_pc [6]),
	.I3(\core/n15459_27 ),
	.F(\core/n15447_21 )
);
defparam \core/n15447_s17 .INIT=16'h0BBB;
LUT4 \core/n15449_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [5]),
	.I2(\core/reg_pc [5]),
	.I3(\core/n15459_27 ),
	.F(\core/n15449_21 )
);
defparam \core/n15449_s17 .INIT=16'h0BBB;
LUT4 \core/n15451_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [4]),
	.I2(\core/reg_pc [4]),
	.I3(\core/n15459_27 ),
	.F(\core/n15451_21 )
);
defparam \core/n15451_s17 .INIT=16'h0BBB;
LUT3 \core/n15453_s17  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/n14520_24 ),
	.F(\core/n15453_21 )
);
defparam \core/n15453_s17 .INIT=8'hC5;
LUT4 \core/n15453_s18  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [3]),
	.I2(\core/reg_pc [3]),
	.I3(\core/n15459_27 ),
	.F(\core/n15453_22 )
);
defparam \core/n15453_s18 .INIT=16'h0BBB;
LUT3 \core/n15455_s17  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/n14520_24 ),
	.F(\core/n15455_21 )
);
defparam \core/n15455_s17 .INIT=8'hC5;
LUT4 \core/n15455_s18  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [2]),
	.I2(\core/reg_pc [2]),
	.I3(\core/n15459_27 ),
	.F(\core/n15455_22 )
);
defparam \core/n15455_s18 .INIT=16'h0BBB;
LUT4 \core/n15457_s17  (
	.I0(\core/n15459_26 ),
	.I1(\core/decoded_imm [1]),
	.I2(\core/reg_pc [1]),
	.I3(\core/n15459_27 ),
	.F(\core/n15457_21 )
);
defparam \core/n15457_s17 .INIT=16'h0BBB;
LUT4 \core/n15457_s18  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/n15457_23 ),
	.I2(\core/n14520_24 ),
	.I3(\core/n14521_3 ),
	.F(\core/n15457_22 )
);
defparam \core/n15457_s18 .INIT=16'hF5C3;
LUT3 \core/n15459_s20  (
	.I0(\core/instr_csrrwi ),
	.I1(\core/instr_csrrw ),
	.I2(\core/n15391_31 ),
	.F(\core/n15459_24 )
);
defparam \core/n15459_s20 .INIT=8'h10;
LUT4 \core/n15459_s21  (
	.I0(\core/instr_csrrc ),
	.I1(\core/is_lb_lh_lw_lbu_lhu ),
	.I2(\core/is_jalr_addi_slti_sltiu_xori_ori_andi ),
	.I3(\core/is_slli_srli_srai ),
	.F(\core/n15459_25 )
);
defparam \core/n15459_s21 .INIT=16'h0001;
LUT2 \core/n15459_s22  (
	.I0(\core/instr_csrrsi ),
	.I1(\core/instr_csrrci ),
	.F(\core/n15459_26 )
);
defparam \core/n15459_s22 .INIT=4'h1;
LUT2 \core/n15459_s23  (
	.I0(\core/instr_lui ),
	.I1(\core/is_lui_auipc_jal ),
	.F(\core/n15459_27 )
);
defparam \core/n15459_s23 .INIT=4'h4;
LUT3 \core/n15461_s13  (
	.I0(\core/decoded_csr [7]),
	.I1(\core/decoded_csr [6]),
	.I2(\core/n15461_23 ),
	.F(\core/n15461_18 )
);
defparam \core/n15461_s13 .INIT=8'h40;
LUT3 \core/n15461_s14  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15467_17 ),
	.F(\core/n15461_19 )
);
defparam \core/n15461_s14 .INIT=8'h40;
LUT4 \core/n15461_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [31]),
	.I2(\core/csr_cycle [31]),
	.I3(\core/n15463_19 ),
	.F(\core/n15461_20 )
);
defparam \core/n15461_s15 .INIT=16'h0777;
LUT3 \core/n15461_s16  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [31]),
	.I2(\core/n15461_24 ),
	.F(\core/n15461_21 )
);
defparam \core/n15461_s16 .INIT=8'h70;
LUT4 \core/n15461_s17  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[31]),
	.I2(dpc_r[31]),
	.I3(\core/n15463_18 ),
	.F(\core/n15461_22 )
);
defparam \core/n15461_s17 .INIT=16'h0777;
LUT3 \core/n15463_s13  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [0]),
	.I2(\core/wr_dcsr_ena_5 ),
	.F(\core/n15463_18 )
);
defparam \core/n15463_s13 .INIT=8'h40;
LUT4 \core/n15463_s14  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15511_17 ),
	.I3(\core/n15465_17 ),
	.F(\core/n15463_19 )
);
defparam \core/n15463_s14 .INIT=16'h1000;
LUT4 \core/n15463_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [30]),
	.I2(\core/csr_instret [30]),
	.I3(\core/n15475_18 ),
	.F(\core/n15463_20 )
);
defparam \core/n15463_s15 .INIT=16'h0777;
LUT4 \core/n15463_s16  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [30]),
	.I2(\core/n15507_17 ),
	.I3(\core/wr_dcsr_ena_4 ),
	.F(\core/n15463_21 )
);
defparam \core/n15463_s16 .INIT=16'h0700;
LUT3 \core/n15465_s12  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/n15467_17 ),
	.F(\core/n15465_17 )
);
defparam \core/n15465_s12 .INIT=8'h10;
LUT4 \core/n15465_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [29]),
	.I2(\core/csr_mepc [29]),
	.I3(\core/n15503_14 ),
	.F(\core/n15465_18 )
);
defparam \core/n15465_s13 .INIT=16'h0777;
LUT4 \core/n15465_s14  (
	.I0(\core/csr_cycleh [29]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [29]),
	.I3(\core/n15475_18 ),
	.F(\core/n15465_19 )
);
defparam \core/n15465_s14 .INIT=16'h0777;
LUT4 \core/n15465_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [29]),
	.I2(\core/csr_cycle [29]),
	.I3(\core/n15463_19 ),
	.F(\core/n15465_20 )
);
defparam \core/n15465_s15 .INIT=16'h0777;
LUT4 \core/n15465_s16  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [29]),
	.I2(dpc_r[29]),
	.I3(\core/n15463_18 ),
	.F(\core/n15465_21 )
);
defparam \core/n15465_s16 .INIT=16'h0777;
LUT4 \core/n15467_s12  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [5]),
	.F(\core/n15467_17 )
);
defparam \core/n15467_s12 .INIT=16'h0001;
LUT4 \core/n15467_s13  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [28]),
	.I2(\core/csr_mepc [28]),
	.I3(\core/n15503_14 ),
	.F(\core/n15467_18 )
);
defparam \core/n15467_s13 .INIT=16'h0777;
LUT4 \core/n15467_s14  (
	.I0(\core/csr_cycleh [28]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [28]),
	.I3(\core/n15475_18 ),
	.F(\core/n15467_19 )
);
defparam \core/n15467_s14 .INIT=16'h0777;
LUT4 \core/n15467_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [28]),
	.I2(\core/csr_cycle [28]),
	.I3(\core/n15463_19 ),
	.F(\core/n15467_20 )
);
defparam \core/n15467_s15 .INIT=16'h0777;
LUT4 \core/n15467_s16  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[28]),
	.I2(\core/csr_mscratch [28]),
	.I3(\core/n15465_23 ),
	.F(\core/n15467_21 )
);
defparam \core/n15467_s16 .INIT=16'h0777;
LUT4 \core/n15469_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [27]),
	.I2(dpc_r[27]),
	.I3(\core/n15463_18 ),
	.F(\core/n15469_16 )
);
defparam \core/n15469_s11 .INIT=16'h0777;
LUT4 \core/n15469_s12  (
	.I0(\core/csr_cycleh [27]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [27]),
	.I3(\core/n15475_18 ),
	.F(\core/n15469_17 )
);
defparam \core/n15469_s12 .INIT=16'h0777;
LUT4 \core/n15469_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [27]),
	.I2(\core/csr_cycle [27]),
	.I3(\core/n15463_19 ),
	.F(\core/n15469_18 )
);
defparam \core/n15469_s13 .INIT=16'h0777;
LUT4 \core/n15469_s14  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[27]),
	.I2(\core/csr_mepc [27]),
	.I3(\core/n15503_14 ),
	.F(\core/n15469_19 )
);
defparam \core/n15469_s14 .INIT=16'h0777;
LUT4 \core/n15471_s12  (
	.I0(\core/csr_mscratch [26]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [26]),
	.I3(\core/n15461_26 ),
	.F(\core/n15471_17 )
);
defparam \core/n15471_s12 .INIT=16'h0777;
LUT4 \core/n15471_s13  (
	.I0(\core/csr_cycleh [26]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [26]),
	.I3(\core/n15475_18 ),
	.F(\core/n15471_18 )
);
defparam \core/n15471_s13 .INIT=16'h0777;
LUT4 \core/n15471_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [26]),
	.I2(\core/csr_cycle [26]),
	.I3(\core/n15463_19 ),
	.F(\core/n15471_19 )
);
defparam \core/n15471_s14 .INIT=16'h0777;
LUT4 \core/n15471_s15  (
	.I0(\core/n15463_18 ),
	.I1(dpc_r[26]),
	.I2(\core/csr_mepc [26]),
	.I3(\core/n15503_14 ),
	.F(\core/n15471_20 )
);
defparam \core/n15471_s15 .INIT=16'h0777;
LUT4 \core/n15473_s13  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/decoded_csr [4]),
	.I2(\core/decoded_csr [5]),
	.I3(\core/decoded_csr [0]),
	.F(\core/n15473_18 )
);
defparam \core/n15473_s13 .INIT=16'h0100;
LUT3 \core/n15473_s14  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15461_23 ),
	.F(\core/n15473_19 )
);
defparam \core/n15473_s14 .INIT=8'h10;
LUT4 \core/n15473_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [25]),
	.I2(\core/csr_cycle [25]),
	.I3(\core/n15463_19 ),
	.F(\core/n15473_20 )
);
defparam \core/n15473_s15 .INIT=16'h0777;
LUT4 \core/n15473_s16  (
	.I0(\core/csr_cycleh [25]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [25]),
	.I3(\core/n15475_18 ),
	.F(\core/n15473_21 )
);
defparam \core/n15473_s16 .INIT=16'h0777;
LUT4 \core/n15473_s17  (
	.I0(\core/csr_mscratch [25]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mtval [25]),
	.I3(\core/n15467_14 ),
	.F(\core/n15473_22 )
);
defparam \core/n15473_s17 .INIT=16'h0777;
LUT4 \core/n15475_s13  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15461_19 ),
	.I3(\core/n15511_17 ),
	.F(\core/n15475_18 )
);
defparam \core/n15475_s13 .INIT=16'h1000;
LUT4 \core/n15475_s14  (
	.I0(dpc_r[24]),
	.I1(\core/n15463_18 ),
	.I2(\core/csr_cycle [24]),
	.I3(\core/n15463_19 ),
	.F(\core/n15475_19 )
);
defparam \core/n15475_s14 .INIT=16'h0777;
LUT4 \core/n15475_s15  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [24]),
	.I2(\core/csr_mepc [24]),
	.I3(\core/n15503_14 ),
	.F(\core/n15475_20 )
);
defparam \core/n15475_s15 .INIT=16'h0777;
LUT4 \core/n15475_s16  (
	.I0(\core/decoded_csr [6]),
	.I1(\core/decoded_csr [7]),
	.I2(\core/n15461_19 ),
	.I3(\core/n15511_17 ),
	.F(\core/n15475_21 )
);
defparam \core/n15475_s16 .INIT=16'h4000;
LUT4 \core/n15477_s11  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [23]),
	.I2(\core/csr_mepc [23]),
	.I3(\core/n15503_14 ),
	.F(\core/n15477_16 )
);
defparam \core/n15477_s11 .INIT=16'h0777;
LUT4 \core/n15477_s12  (
	.I0(\core/csr_cycleh [23]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [23]),
	.I3(\core/n15475_18 ),
	.F(\core/n15477_17 )
);
defparam \core/n15477_s12 .INIT=16'h0777;
LUT4 \core/n15477_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [23]),
	.I2(\core/csr_cycle [23]),
	.I3(\core/n15463_19 ),
	.F(\core/n15477_18 )
);
defparam \core/n15477_s13 .INIT=16'h0777;
LUT4 \core/n15477_s14  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [23]),
	.I2(dpc_r[23]),
	.I3(\core/n15463_18 ),
	.F(\core/n15477_19 )
);
defparam \core/n15477_s14 .INIT=16'h0777;
LUT4 \core/n15479_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[22]),
	.I2(\core/csr_mepc [22]),
	.I3(\core/n15503_14 ),
	.F(\core/n15479_15 )
);
defparam \core/n15479_s10 .INIT=16'h0777;
LUT4 \core/n15479_s11  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [22]),
	.I2(\core/n15479_17 ),
	.I3(\core/n15479_18 ),
	.F(\core/n15479_16 )
);
defparam \core/n15479_s11 .INIT=16'h7000;
LUT4 \core/n15481_s11  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [21]),
	.I2(\core/csr_mepc [21]),
	.I3(\core/n15503_14 ),
	.F(\core/n15481_16 )
);
defparam \core/n15481_s11 .INIT=16'h0777;
LUT4 \core/n15481_s12  (
	.I0(\core/csr_cycleh [21]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [21]),
	.I3(\core/n15475_18 ),
	.F(\core/n15481_17 )
);
defparam \core/n15481_s12 .INIT=16'h0777;
LUT4 \core/n15481_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [21]),
	.I2(\core/csr_cycle [21]),
	.I3(\core/n15463_19 ),
	.F(\core/n15481_18 )
);
defparam \core/n15481_s13 .INIT=16'h0777;
LUT4 \core/n15481_s14  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[21]),
	.I2(dpc_r[21]),
	.I3(\core/n15463_18 ),
	.F(\core/n15481_19 )
);
defparam \core/n15481_s14 .INIT=16'h0777;
LUT4 \core/n15483_s11  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [20]),
	.I2(dpc_r[20]),
	.I3(\core/n15463_18 ),
	.F(\core/n15483_16 )
);
defparam \core/n15483_s11 .INIT=16'h0777;
LUT4 \core/n15483_s12  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [20]),
	.I2(\core/csr_cycle [20]),
	.I3(\core/n15463_19 ),
	.F(\core/n15483_17 )
);
defparam \core/n15483_s12 .INIT=16'h0777;
LUT4 \core/n15483_s13  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [20]),
	.I2(\core/csr_mepc [20]),
	.I3(\core/n15503_14 ),
	.F(\core/n15483_18 )
);
defparam \core/n15483_s13 .INIT=16'h0777;
LUT4 \core/n15483_s14  (
	.I0(\core/csr_cycleh [20]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [20]),
	.I3(\core/n15475_18 ),
	.F(\core/n15483_19 )
);
defparam \core/n15483_s14 .INIT=16'h0777;
LUT4 \core/n15485_s11  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [19]),
	.I2(\core/csr_mepc [19]),
	.I3(\core/n15503_14 ),
	.F(\core/n15485_16 )
);
defparam \core/n15485_s11 .INIT=16'h0777;
LUT4 \core/n15485_s12  (
	.I0(\core/csr_cycleh [19]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [19]),
	.I3(\core/n15475_18 ),
	.F(\core/n15485_17 )
);
defparam \core/n15485_s12 .INIT=16'h0777;
LUT4 \core/n15485_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [19]),
	.I2(\core/csr_cycle [19]),
	.I3(\core/n15463_19 ),
	.F(\core/n15485_18 )
);
defparam \core/n15485_s13 .INIT=16'h0777;
LUT4 \core/n15485_s14  (
	.I0(\core/n15465_23 ),
	.I1(\core/csr_mscratch [19]),
	.I2(dpc_r[19]),
	.I3(\core/n15463_18 ),
	.F(\core/n15485_19 )
);
defparam \core/n15485_s14 .INIT=16'h0777;
LUT4 \core/n15487_s13  (
	.I0(dpc_r[18]),
	.I1(\core/n15463_18 ),
	.I2(\core/csr_cycle [18]),
	.I3(\core/n15463_19 ),
	.F(\core/n15487_18 )
);
defparam \core/n15487_s13 .INIT=16'h0777;
LUT4 \core/n15487_s14  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [18]),
	.I2(\core/csr_mepc [18]),
	.I3(\core/n15503_14 ),
	.F(\core/n15487_19 )
);
defparam \core/n15487_s14 .INIT=16'h0777;
LUT4 \core/n15489_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[17]),
	.I2(\core/csr_mepc [17]),
	.I3(\core/n15503_14 ),
	.F(\core/n15489_15 )
);
defparam \core/n15489_s10 .INIT=16'h0777;
LUT3 \core/n15489_s11  (
	.I0(\core/n15489_17 ),
	.I1(\core/n15489_18 ),
	.I2(\core/n15489_19 ),
	.F(\core/n15489_16 )
);
defparam \core/n15489_s11 .INIT=8'h80;
LUT4 \core/n15491_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[16]),
	.I2(\core/csr_mepc [16]),
	.I3(\core/n15503_14 ),
	.F(\core/n15491_15 )
);
defparam \core/n15491_s10 .INIT=16'h0777;
LUT4 \core/n15491_s11  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [16]),
	.I2(\core/n15491_17 ),
	.I3(\core/n15491_18 ),
	.F(\core/n15491_16 )
);
defparam \core/n15491_s11 .INIT=16'h7000;
LUT4 \core/n15493_s11  (
	.I0(\core/wr_dcsr_ena_4 ),
	.I1(dcsr_r_31[12]),
	.I2(dpc_r[15]),
	.I3(\core/n15463_18 ),
	.F(\core/n15493_16 )
);
defparam \core/n15493_s11 .INIT=16'h0BBB;
LUT4 \core/n15493_s12  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [15]),
	.I2(\core/n15493_18 ),
	.I3(\core/n15493_19 ),
	.F(\core/n15493_17 )
);
defparam \core/n15493_s12 .INIT=16'h7000;
LUT4 \core/n15495_s13  (
	.I0(dscratch_r[14]),
	.I1(\core/n15471_14 ),
	.I2(\core/csr_mcause [14]),
	.I3(\core/n15461_26 ),
	.F(\core/n15495_18 )
);
defparam \core/n15495_s13 .INIT=16'h0777;
LUT4 \core/n15495_s14  (
	.I0(\core/csr_mscratch [14]),
	.I1(\core/n15465_23 ),
	.I2(\core/wr_dcsr_ena_4 ),
	.I3(dcsr_r_31[12]),
	.F(\core/n15495_19 )
);
defparam \core/n15495_s14 .INIT=16'h7077;
LUT4 \core/n15497_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [13]),
	.I2(\core/csr_mepc [13]),
	.I3(\core/n15503_14 ),
	.F(\core/n15497_18 )
);
defparam \core/n15497_s13 .INIT=16'h0777;
LUT4 \core/n15497_s14  (
	.I0(dpc_r[13]),
	.I1(\core/n15463_18 ),
	.I2(\core/wr_dcsr_ena_4 ),
	.I3(dcsr_r_31[12]),
	.F(\core/n15497_19 )
);
defparam \core/n15497_s14 .INIT=16'h7077;
LUT4 \core/n15499_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [12]),
	.I2(\core/csr_instret [12]),
	.I3(\core/n15475_18 ),
	.F(\core/n15499_18 )
);
defparam \core/n15499_s13 .INIT=16'h0777;
LUT4 \core/n15499_s14  (
	.I0(\core/decoded_csr [1]),
	.I1(\core/n15467_17 ),
	.I2(\core/n15473_19 ),
	.I3(\core/n15499_20 ),
	.F(\core/n15499_19 )
);
defparam \core/n15499_s14 .INIT=16'hBF00;
LUT4 \core/n15501_s11  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[11]),
	.I2(\core/csr_mepc [11]),
	.I3(\core/n15503_14 ),
	.F(\core/n15501_16 )
);
defparam \core/n15501_s11 .INIT=16'h0777;
LUT4 \core/n15501_s12  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [11]),
	.I2(\core/n15501_19 ),
	.I3(\core/n15501_20 ),
	.F(\core/n15501_17 )
);
defparam \core/n15501_s12 .INIT=16'h7000;
LUT4 \core/n15501_s13  (
	.I0(\core/csr_mie_meie ),
	.I1(\core/decoded_csr [2]),
	.I2(\core/n15473_19 ),
	.I3(\core/n15501_21 ),
	.F(\core/n15501_18 )
);
defparam \core/n15501_s13 .INIT=16'hB000;
LUT4 \core/n15503_s12  (
	.I0(dscratch_r[10]),
	.I1(dpc_r[10]),
	.I2(\core/decoded_csr [0]),
	.I3(\core/decoded_csr [1]),
	.F(\core/n15503_17 )
);
defparam \core/n15503_s12 .INIT=16'h0ACF;
LUT4 \core/n15503_s13  (
	.I0(\core/csr_cycleh [10]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instreth [10]),
	.I3(\core/n15475_21 ),
	.F(\core/n15503_18 )
);
defparam \core/n15503_s13 .INIT=16'h0777;
LUT3 \core/n15503_s14  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [10]),
	.I2(\core/n15503_20 ),
	.F(\core/n15503_19 )
);
defparam \core/n15503_s14 .INIT=8'h70;
LUT4 \core/n15505_s10  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[9]),
	.I2(\core/csr_mepc [9]),
	.I3(\core/n15503_14 ),
	.F(\core/n15505_15 )
);
defparam \core/n15505_s10 .INIT=16'h0777;
LUT4 \core/n15505_s11  (
	.I0(\core/n15511_14 ),
	.I1(\core/csr_cycleh [9]),
	.I2(\core/n15505_17 ),
	.I3(\core/n15505_18 ),
	.F(\core/n15505_16 )
);
defparam \core/n15505_s11 .INIT=16'h7000;
LUT4 \core/n15507_s12  (
	.I0(\core/decoded_csr [2]),
	.I1(\core/decoded_csr [3]),
	.I2(\core/n15473_18 ),
	.I3(\core/n15473_19 ),
	.F(\core/n15507_17 )
);
defparam \core/n15507_s12 .INIT=16'h1000;
LUT4 \core/n15507_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [8]),
	.I2(\core/csr_mepc [8]),
	.I3(\core/n15503_14 ),
	.F(\core/n15507_18 )
);
defparam \core/n15507_s13 .INIT=16'h0777;
LUT4 \core/n15507_s14  (
	.I0(\core/csr_instret [8]),
	.I1(\core/n15475_18 ),
	.I2(\core/csr_cycle [8]),
	.I3(\core/n15463_19 ),
	.F(\core/n15507_19 )
);
defparam \core/n15507_s14 .INIT=16'h0777;
LUT4 \core/n15507_s15  (
	.I0(\core/csr_mscratch [8]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [8]),
	.I3(\core/n15461_26 ),
	.F(\core/n15507_20 )
);
defparam \core/n15507_s15 .INIT=16'h0777;
LUT4 \core/n15507_s16  (
	.I0(\core/csr_cycleh [8]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instreth [8]),
	.I3(\core/n15475_21 ),
	.F(\core/n15507_21 )
);
defparam \core/n15507_s16 .INIT=16'h0777;
LUT4 \core/n15509_s13  (
	.I0(\core/csr_cycleh [7]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_mcause [7]),
	.I3(\core/n15461_26 ),
	.F(\core/n15509_18 )
);
defparam \core/n15509_s13 .INIT=16'h0777;
LUT4 \core/n15509_s14  (
	.I0(dpc_r[7]),
	.I1(\core/n15463_18 ),
	.I2(dscratch_r[7]),
	.I3(\core/n15471_14 ),
	.F(\core/n15509_19 )
);
defparam \core/n15509_s14 .INIT=16'h0777;
LUT2 \core/n15509_s15  (
	.I0(\core/csr_mepc [7]),
	.I1(\core/n15503_14 ),
	.F(\core/n15509_20 )
);
defparam \core/n15509_s15 .INIT=4'h8;
LUT4 \core/n15509_s16  (
	.I0(\core/n15509_22 ),
	.I1(\core/decoded_csr [3]),
	.I2(\core/decoded_csr [2]),
	.I3(\core/n15501_21 ),
	.F(\core/n15509_21 )
);
defparam \core/n15509_s16 .INIT=16'h1000;
LUT4 \core/n15511_s12  (
	.I0(\core/decoded_csr [8]),
	.I1(\core/decoded_csr [9]),
	.I2(\core/decoded_csr [10]),
	.I3(\core/decoded_csr [11]),
	.F(\core/n15511_17 )
);
defparam \core/n15511_s12 .INIT=16'h1000;
LUT4 \core/n15511_s13  (
	.I0(dpc_r[6]),
	.I1(\core/n15463_18 ),
	.I2(\core/wr_dcsr_ena_4 ),
	.I3(dcsr_r[6]),
	.F(\core/n15511_18 )
);
defparam \core/n15511_s13 .INIT=16'h7077;
LUT4 \core/n15511_s14  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [6]),
	.I2(\core/n15511_20 ),
	.I3(\core/n15511_21 ),
	.F(\core/n15511_19 )
);
defparam \core/n15511_s14 .INIT=16'h7000;
LUT4 \core/n15513_s13  (
	.I0(\core/csr_mscratch [5]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mtval [5]),
	.I3(\core/n15467_14 ),
	.F(\core/n15513_18 )
);
defparam \core/n15513_s13 .INIT=16'h0777;
LUT4 \core/n15513_s14  (
	.I0(\core/wr_dcsr_ena_4 ),
	.I1(dcsr_r_32[5]),
	.I2(dpc_r[5]),
	.I3(\core/n15463_18 ),
	.F(\core/n15513_19 )
);
defparam \core/n15513_s14 .INIT=16'h0BBB;
LUT4 \core/n15515_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [4]),
	.I2(\core/csr_mscratch [4]),
	.I3(\core/n15465_23 ),
	.F(\core/n15515_18 )
);
defparam \core/n15515_s13 .INIT=16'h0777;
LUT4 \core/n15515_s14  (
	.I0(\core/n15471_14 ),
	.I1(dscratch_r[4]),
	.I2(dpc_r[4]),
	.I3(\core/n15463_18 ),
	.F(\core/n15515_19 )
);
defparam \core/n15515_s14 .INIT=16'h0777;
LUT4 \core/n15517_s13  (
	.I0(\core/wr_dcsr_ena_4 ),
	.I1(dcsr_r_30[3]),
	.I2(\core/csr_mscratch [3]),
	.I3(\core/n15465_23 ),
	.F(\core/n15517_18 )
);
defparam \core/n15517_s13 .INIT=16'h0BBB;
LUT4 \core/n15517_s14  (
	.I0(\core/csr_cycleh [3]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [3]),
	.I3(\core/n15475_18 ),
	.F(\core/n15517_19 )
);
defparam \core/n15517_s14 .INIT=16'h0777;
LUT4 \core/n15517_s15  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [3]),
	.I2(\core/csr_cycle [3]),
	.I3(\core/n15463_19 ),
	.F(\core/n15517_20 )
);
defparam \core/n15517_s15 .INIT=16'h0777;
LUT4 \core/n15517_s16  (
	.I0(dpc_r[3]),
	.I1(\core/n15463_18 ),
	.I2(\core/csr_mcause [3]),
	.I3(\core/n15461_26 ),
	.F(\core/n15517_21 )
);
defparam \core/n15517_s16 .INIT=16'h0777;
LUT4 \core/n15519_s13  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [2]),
	.I2(\core/csr_mepc [2]),
	.I3(\core/n15503_14 ),
	.F(\core/n15519_18 )
);
defparam \core/n15519_s13 .INIT=16'h0777;
LUT4 \core/n15519_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [2]),
	.I2(\core/csr_instret [2]),
	.I3(\core/n15475_18 ),
	.F(\core/n15519_19 )
);
defparam \core/n15519_s14 .INIT=16'h0777;
LUT4 \core/n15519_s15  (
	.I0(\core/csr_mscratch [2]),
	.I1(\core/n15465_23 ),
	.I2(\core/wr_dcsr_ena_4 ),
	.I3(dbg_step_r),
	.F(\core/n15519_20 )
);
defparam \core/n15519_s15 .INIT=16'h7077;
LUT4 \core/n15521_s11  (
	.I0(\core/csr_cycleh [1]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_mtval [1]),
	.I3(\core/n15467_14 ),
	.F(\core/n15521_16 )
);
defparam \core/n15521_s11 .INIT=16'h0777;
LUT3 \core/n15521_s12  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [1]),
	.I2(\core/n15521_19 ),
	.F(\core/n15521_17 )
);
defparam \core/n15521_s12 .INIT=8'h70;
LUT4 \core/n15521_s13  (
	.I0(dpc_r[1]),
	.I1(\core/n15463_18 ),
	.I2(dscratch_r[1]),
	.I3(\core/n15471_14 ),
	.F(\core/n15521_18 )
);
defparam \core/n15521_s13 .INIT=16'h0777;
LUT4 \core/n15523_s12  (
	.I0(\core/csr_mscratch [0]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [0]),
	.I3(\core/n15461_26 ),
	.F(\core/n15523_17 )
);
defparam \core/n15523_s12 .INIT=16'h0777;
LUT4 \core/n15523_s13  (
	.I0(\core/csr_cycleh [0]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_cycle [0]),
	.I3(\core/n15463_19 ),
	.F(\core/n15523_18 )
);
defparam \core/n15523_s13 .INIT=16'h0777;
LUT4 \core/mem_rdata_latched_28_s10  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[6]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_28_13 )
);
defparam \core/mem_rdata_latched_28_s10 .INIT=16'h07CA;
LUT2 \core/mem_rdata_latched_26_s10  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_26_13 )
);
defparam \core/mem_rdata_latched_26_s10 .INIT=4'h4;
LUT3 \core/mem_rdata_latched_25_s9  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.F(\core/mem_rdata_latched_25_12 )
);
defparam \core/mem_rdata_latched_25_s9 .INIT=8'hE8;
LUT4 \core/mem_rdata_latched_23_s10  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_23_13 )
);
defparam \core/mem_rdata_latched_23_s10 .INIT=16'hFE7F;
LUT4 \core/mem_rdata_latched_21_s11  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_21_14 )
);
defparam \core/mem_rdata_latched_21_s11 .INIT=16'hE007;
LUT2 \core/mem_rdata_latched_21_s12  (
	.I0(recv_buf_data[5]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_21_15 )
);
defparam \core/mem_rdata_latched_21_s12 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_20_s13  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[4]),
	.I3(mem_addr_Z[5]),
	.F(\core/mem_rdata_latched_20_16 )
);
defparam \core/mem_rdata_latched_20_s13 .INIT=16'h15EF;
LUT4 \core/mem_rdata_latched_20_s14  (
	.I0(mem_addr_Z[5]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_20_17 )
);
defparam \core/mem_rdata_latched_20_s14 .INIT=16'h233E;
LUT3 \core/mem_rdata_latched_20_s15  (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.I2(ram_dout[4]),
	.F(\core/mem_rdata_latched_20_18 )
);
defparam \core/mem_rdata_latched_20_s15 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_6_s16  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[2]),
	.I3(mem_addr_Z[6]),
	.F(\core/mem_rdata_latched_6_19 )
);
defparam \core/mem_rdata_latched_6_s16 .INIT=16'h35CF;
LUT4 \core/mem_rdata_latched_6_s17  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_6_20 )
);
defparam \core/mem_rdata_latched_6_s17 .INIT=16'h28C7;
LUT2 \core/mem_rdata_latched_2_s15  (
	.I0(recv_buf_data[2]),
	.I1(recv_buf_valid),
	.F(\core/mem_rdata_latched_2_18 )
);
defparam \core/mem_rdata_latched_2_s15 .INIT=4'h4;
LUT4 \core/mem_rdata_latched_2_s16  (
	.I0(mem_addr_Z[6]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[4]),
	.F(\core/mem_rdata_latched_2_19 )
);
defparam \core/mem_rdata_latched_2_s16 .INIT=16'hD3FE;
LUT4 \core/mem_rdata_latched_2_s17  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[2]),
	.F(\core/mem_rdata_latched_2_20 )
);
defparam \core/mem_rdata_latched_2_s17 .INIT=16'h0100;
LUT4 \core/n23284_s9  (
	.I0(\core/instr_lh ),
	.I1(\core/instr_lb ),
	.I2(\core/instr_bgeu ),
	.I3(\core/instr_bltu ),
	.F(\core/n23284_12 )
);
defparam \core/n23284_s9 .INIT=16'h0001;
LUT4 \core/n15313_s16  (
	.I0(\core/instr_maskirq ),
	.I1(\core/irq_mask_o [6]),
	.I2(\core/instr_timer ),
	.I3(\core/timer [6]),
	.F(\core/n15313_20 )
);
defparam \core/n15313_s16 .INIT=16'h0777;
LUT3 \core/n15457_s19  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/n14520_24 ),
	.F(\core/n15457_23 )
);
defparam \core/n15457_s19 .INIT=8'h3A;
LUT4 \core/n15461_s18  (
	.I0(\core/decoded_csr [10]),
	.I1(\core/decoded_csr [11]),
	.I2(\core/decoded_csr [8]),
	.I3(\core/decoded_csr [9]),
	.F(\core/n15461_23 )
);
defparam \core/n15461_s18 .INIT=16'h1000;
LUT4 \core/n15461_s19  (
	.I0(\core/csr_mscratch [31]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_instret [31]),
	.I3(\core/n15475_18 ),
	.F(\core/n15461_24 )
);
defparam \core/n15461_s19 .INIT=16'h0777;
LUT4 \core/n15479_s12  (
	.I0(\core/csr_mscratch [22]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_instret [22]),
	.I3(\core/n15475_18 ),
	.F(\core/n15479_17 )
);
defparam \core/n15479_s12 .INIT=16'h0777;
LUT3 \core/n15479_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [22]),
	.I2(\core/n15479_19 ),
	.F(\core/n15479_18 )
);
defparam \core/n15479_s13 .INIT=8'h70;
LUT4 \core/n15489_s12  (
	.I0(\core/csr_cycleh [17]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_instret [17]),
	.I3(\core/n15475_18 ),
	.F(\core/n15489_17 )
);
defparam \core/n15489_s12 .INIT=16'h0777;
LUT4 \core/n15489_s13  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [17]),
	.I2(\core/csr_cycle [17]),
	.I3(\core/n15463_19 ),
	.F(\core/n15489_18 )
);
defparam \core/n15489_s13 .INIT=16'h0777;
LUT4 \core/n15489_s14  (
	.I0(\core/csr_mscratch [17]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [17]),
	.I3(\core/n15461_26 ),
	.F(\core/n15489_19 )
);
defparam \core/n15489_s14 .INIT=16'h0777;
LUT4 \core/n15491_s12  (
	.I0(\core/csr_mscratch [16]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_instret [16]),
	.I3(\core/n15475_18 ),
	.F(\core/n15491_17 )
);
defparam \core/n15491_s12 .INIT=16'h0777;
LUT3 \core/n15491_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [16]),
	.I2(\core/n15491_19 ),
	.F(\core/n15491_18 )
);
defparam \core/n15491_s13 .INIT=8'h70;
LUT4 \core/n15493_s13  (
	.I0(\core/csr_cycleh [15]),
	.I1(\core/n15511_14 ),
	.I2(\core/csr_mtval [15]),
	.I3(\core/n15467_14 ),
	.F(\core/n15493_18 )
);
defparam \core/n15493_s13 .INIT=16'h0777;
LUT4 \core/n15493_s14  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [15]),
	.I2(\core/csr_instret [15]),
	.I3(\core/n15475_18 ),
	.F(\core/n15493_19 )
);
defparam \core/n15493_s14 .INIT=16'h0777;
LUT4 \core/n15499_s15  (
	.I0(\core/wr_dcsr_ena_4 ),
	.I1(dcsr_r_31[12]),
	.I2(\core/csr_mepc [12]),
	.I3(\core/n15503_14 ),
	.F(\core/n15499_20 )
);
defparam \core/n15499_s15 .INIT=16'h0BBB;
LUT4 \core/n15501_s14  (
	.I0(\core/csr_mscratch [11]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [11]),
	.I3(\core/n15461_26 ),
	.F(\core/n15501_19 )
);
defparam \core/n15501_s14 .INIT=16'h0777;
LUT3 \core/n15501_s15  (
	.I0(\core/n15463_19 ),
	.I1(\core/csr_cycle [11]),
	.I2(\core/n15501_22 ),
	.F(\core/n15501_20 )
);
defparam \core/n15501_s15 .INIT=8'h70;
LUT4 \core/n15501_s16  (
	.I0(\core/decoded_csr [0]),
	.I1(\core/decoded_csr [1]),
	.I2(\core/decoded_csr [4]),
	.I3(\core/decoded_csr [5]),
	.F(\core/n15501_21 )
);
defparam \core/n15501_s16 .INIT=16'h0001;
LUT4 \core/n15503_s15  (
	.I0(\core/csr_mscratch [10]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_mcause [10]),
	.I3(\core/n15461_26 ),
	.F(\core/n15503_20 )
);
defparam \core/n15503_s15 .INIT=16'h0777;
LUT4 \core/n15505_s12  (
	.I0(\core/csr_mscratch [9]),
	.I1(\core/n15465_23 ),
	.I2(\core/csr_instret [9]),
	.I3(\core/n15475_18 ),
	.F(\core/n15505_17 )
);
defparam \core/n15505_s12 .INIT=16'h0777;
LUT3 \core/n15505_s13  (
	.I0(\core/n15467_14 ),
	.I1(\core/csr_mtval [9]),
	.I2(\core/n15505_19 ),
	.F(\core/n15505_18 )
);
defparam \core/n15505_s13 .INIT=8'h70;
LUT4 \core/n15509_s17  (
	.I0(\core/n15461_18 ),
	.I1(\core/csr_mip_mtip ),
	.I2(\core/csr_mie_mtie ),
	.I3(\core/n15473_19 ),
	.F(\core/n15509_22 )
);
defparam \core/n15509_s17 .INIT=16'h0777;
LUT4 \core/n15511_s15  (
	.I0(\core/n15461_26 ),
	.I1(\core/csr_mcause [6]),
	.I2(\core/csr_mepc [6]),
	.I3(\core/n15503_14 ),
	.F(\core/n15511_20 )
);
defparam \core/n15511_s15 .INIT=16'h0777;
LUT4 \core/n15511_s16  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [6]),
	.I2(\core/csr_instret [6]),
	.I3(\core/n15475_18 ),
	.F(\core/n15511_21 )
);
defparam \core/n15511_s16 .INIT=16'h0777;
LUT4 \core/n15521_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [1]),
	.I2(\core/csr_instret [1]),
	.I3(\core/n15475_18 ),
	.F(\core/n15521_19 )
);
defparam \core/n15521_s14 .INIT=16'h0777;
LUT4 \core/n15479_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [22]),
	.I2(\core/csr_cycle [22]),
	.I3(\core/n15463_19 ),
	.F(\core/n15479_19 )
);
defparam \core/n15479_s14 .INIT=16'h0777;
LUT4 \core/n15491_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [16]),
	.I2(\core/csr_cycle [16]),
	.I3(\core/n15463_19 ),
	.F(\core/n15491_19 )
);
defparam \core/n15491_s14 .INIT=16'h0777;
LUT4 \core/n15501_s17  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [11]),
	.I2(\core/csr_instret [11]),
	.I3(\core/n15475_18 ),
	.F(\core/n15501_22 )
);
defparam \core/n15501_s17 .INIT=16'h0777;
LUT4 \core/n15505_s14  (
	.I0(\core/n15475_21 ),
	.I1(\core/csr_instreth [9]),
	.I2(\core/csr_cycle [9]),
	.I3(\core/n15463_19 ),
	.F(\core/n15505_19 )
);
defparam \core/n15505_s14 .INIT=16'h0777;
LUT4 \core/mem_la_addr_17_s3  (
	.I0(\core/mem_la_addr_16_8 ),
	.I1(\core/mem_la_addr_15_7 ),
	.I2(\core/mem_la_addr_16_6 ),
	.I3(\core/mem_la_addr_11_10 ),
	.F(\core/mem_la_addr_17_7 )
);
defparam \core/mem_la_addr_17_s3 .INIT=16'h1000;
LUT3 \core/mem_rdata_latched_25_s10  (
	.I0(\core/mem_rdata_latched_25_6 ),
	.I1(itcm_rdata[9]),
	.I2(itcm_ready),
	.F(\core/mem_rdata_latched_25_14 )
);
defparam \core/mem_rdata_latched_25_s10 .INIT=8'h45;
LUT3 \core/mem_rdata_latched_28_s11  (
	.I0(\core/mem_rdata_latched_28_6 ),
	.I1(itcm_ready),
	.I2(itcm_rdata[12]),
	.F(\core/mem_rdata_latched_28_15 )
);
defparam \core/mem_rdata_latched_28_s11 .INIT=8'h15;
LUT4 \core/mem_rdata_latched_3_s18  (
	.I0(\core/mem_xfer_8 ),
	.I1(\core/mem_xfer_4 ),
	.I2(\core/mem_la_secondword ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_3_22 )
);
defparam \core/mem_rdata_latched_3_s18 .INIT=16'h000E;
LUT4 \core/mem_rdata_latched_4_s6  (
	.I0(\core/mem_rdata_latched_4_5 ),
	.I1(\core/mem_rdata_latched_4_6 ),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/mem_16bit_buffer [4]),
	.F(\core/mem_rdata_latched [4])
);
defparam \core/mem_rdata_latched_4_s6 .INIT=16'h4F44;
LUT3 \core/n12470_s3  (
	.I0(\core/timer [30]),
	.I1(\core/n12478_4 ),
	.I2(\core/n12471_5 ),
	.F(\core/n12470_7 )
);
defparam \core/n12470_s3 .INIT=8'h40;
LUT4 \core/n15390_s26  (
	.I0(\core/cpu_state.cpu_state_stmem ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/cpu_state.cpu_state_ldmem ),
	.I3(\core/n15250_20 ),
	.F(\core/n15390_32 )
);
defparam \core/n15390_s26 .INIT=16'hFEFF;
LUT4 \core/n15501_s18  (
	.I0(\core/n15501_14 ),
	.I1(\core/n15501_15 ),
	.I2(\core/cpuregs_rs1 [11]),
	.I3(\core/n15461_14 ),
	.F(\core/n15501_24 )
);
defparam \core/n15501_s18 .INIT=16'h880F;
LUT4 \core/n16062_s5  (
	.I0(\core/n11077_3 ),
	.I1(\core/next_irq_pending [0]),
	.I2(\core/next_irq_pending [2]),
	.I3(\core/next_irq_pending [3]),
	.F(\core/n16062_10 )
);
defparam \core/n16062_s5 .INIT=16'h0001;
LUT4 \core/n5768_s7  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/mem_rdata_latched [4]),
	.F(\core/n5768_12 )
);
defparam \core/n5768_s7 .INIT=16'h0100;
LUT4 \core/n5312_s4  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/mem_rdata_latched [4]),
	.F(\core/n5312_8 )
);
defparam \core/n5312_s4 .INIT=16'h0200;
LUT4 \core/n5407_s1  (
	.I0(\core/mem_rdata_latched [26]),
	.I1(\core/n5416_5 ),
	.I2(\core/mem_rdata_latched [27]),
	.I3(\core/n5346_4 ),
	.F(\core/n5407_5 )
);
defparam \core/n5407_s1 .INIT=16'h0200;
LUT4 \core/n12726_s10  (
	.I0(dcsr_r[6]),
	.I1(dcsr_r[7]),
	.I2(dcsr_r[8]),
	.I3(\core/dbg_mode_r ),
	.F(\core/n12726_15 )
);
defparam \core/n12726_s10 .INIT=16'h0100;
LUT3 \core/mem_la_addr_21_s3  (
	.I0(\core/mem_la_addr_24_6 ),
	.I1(\core/mem_la_addr_2_4 ),
	.I2(\core/mem_la_addr_24_8 ),
	.F(\core/mem_la_addr_21_7 )
);
defparam \core/mem_la_addr_21_s3 .INIT=8'h40;
LUT3 \core/n12492_s2  (
	.I0(\core/timer [8]),
	.I1(\core/timer [7]),
	.I2(\core/n12494_4 ),
	.F(\core/n12492_6 )
);
defparam \core/n12492_s2 .INIT=8'h10;
LUT3 \core/n12489_s3  (
	.I0(\core/timer [7]),
	.I1(\core/n12494_4 ),
	.I2(\core/n12489_5 ),
	.F(\core/n12489_7 )
);
defparam \core/n12489_s3 .INIT=8'h40;
LUT4 \core/csr_mepc_31_s6  (
	.I0(\core/n16062_10 ),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/csr_mepc_31_9 ),
	.F(\core/csr_mepc_31_12 )
);
defparam \core/csr_mepc_31_s6 .INIT=16'h20FF;
LUT3 \core/n11114_s1  (
	.I0(cmt_dcause_ena_Z),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.F(\core/n11114_5 )
);
defparam \core/n11114_s1 .INIT=8'h20;
LUT4 \core/n15461_s20  (
	.I0(\core/n15461_18 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.I3(\core/n15467_17 ),
	.F(\core/n15461_26 )
);
defparam \core/n15461_s20 .INIT=16'h2000;
LUT3 \core/n23488_s4  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/mem_wordsize [0]),
	.I2(\core/reg_op1 [1]),
	.F(\core/n23488_8 )
);
defparam \core/n23488_s4 .INIT=8'h45;
LUT4 \core/n5376_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5376_4 ),
	.F(\core/n5376_6 )
);
defparam \core/n5376_s2 .INIT=16'h1000;
LUT3 \core/n5312_s5  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5312_8 ),
	.F(\core/n5312_10 )
);
defparam \core/n5312_s5 .INIT=8'h40;
LUT3 \core/n5324_s5  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [3]),
	.F(\core/n5324_9 )
);
defparam \core/n5324_s5 .INIT=8'h20;
LUT4 \core/n2222_s12  (
	.I0(\core/n2222_14 ),
	.I1(\core/n5718_4 ),
	.I2(\core/mem_rdata_latched [11]),
	.I3(\core/mem_rdata_latched [10]),
	.F(\core/n2222_16 )
);
defparam \core/n2222_s12 .INIT=16'h1000;
LUT4 \core/wr_dscratch_ena_s3  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/is_csr_ins ),
	.F(\core/wr_dscratch_ena_6 )
);
defparam \core/wr_dscratch_ena_s3 .INIT=16'h1FFF;
LUT4 \core/mem_rdata_latched_3_s19  (
	.I0(\core/clear_prefetched_high_word_q ),
	.I1(\core/prefetched_high_word ),
	.I2(\core/n7354_5 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_3_24 )
);
defparam \core/mem_rdata_latched_3_s19 .INIT=16'hFB00;
LUT4 \core/mem_16bit_buffer_15_s6  (
	.I0(\core/n7354_5 ),
	.I1(\core/mem_la_firstword ),
	.I2(\core/clear_prefetched_high_word_q ),
	.I3(\core/prefetched_high_word ),
	.F(\core/mem_16bit_buffer_15_11 )
);
defparam \core/mem_16bit_buffer_15_s6 .INIT=16'h0400;
LUT3 \core/mem_xfer_s7  (
	.I0(\core/mem_do_rinst ),
	.I1(\core/clear_prefetched_high_word_q ),
	.I2(\core/prefetched_high_word ),
	.F(\core/mem_xfer_11 )
);
defparam \core/mem_xfer_s7 .INIT=8'h20;
LUT4 \core/n5718_s8  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched_24_13 ),
	.I2(\core/mem_rdata_latched_24_11 ),
	.I3(\core/mem_la_secondword ),
	.F(\core/n5718_12 )
);
defparam \core/n5718_s8 .INIT=16'h4450;
LUT4 \core/n12486_s2  (
	.I0(\core/timer [14]),
	.I1(\core/timer [12]),
	.I2(\core/timer [13]),
	.I3(\core/n12489_7 ),
	.F(\core/n12486_6 )
);
defparam \core/n12486_s2 .INIT=16'h0100;
LUT4 \core/n23284_s10  (
	.I0(\core/instr_sra ),
	.I1(\core/instr_srai ),
	.I2(\core/alu_out_31_16 ),
	.I3(\core/n23284_12 ),
	.F(\core/n23284_14 )
);
defparam \core/n23284_s10 .INIT=16'h1000;
LUT4 \core/n15399_s23  (
	.I0(\core/n14520_24 ),
	.I1(\core/instr_sra ),
	.I2(\core/instr_srai ),
	.I3(\core/reg_op1 [31]),
	.F(\core/n15399_28 )
);
defparam \core/n15399_s23 .INIT=16'hFD00;
LUT4 \core/n15465_s17  (
	.I0(\core/n15461_18 ),
	.I1(\core/decoded_csr [0]),
	.I2(\core/decoded_csr [1]),
	.I3(\core/n15467_17 ),
	.F(\core/n15465_23 )
);
defparam \core/n15465_s17 .INIT=16'h0200;
LUT4 \core/n2222_s13  (
	.I0(\core/n1860_7 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5718_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n2222_18 )
);
defparam \core/n2222_s13 .INIT=16'h4000;
LUT4 \core/n5772_s7  (
	.I0(\core/n2226_8 ),
	.I1(\core/n1860_7 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n5772_11 )
);
defparam \core/n5772_s7 .INIT=16'h1000;
LUT4 \core/n1860_s7  (
	.I0(\core/n1860_7 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n1860_9 ),
	.F(\core/n1860_11 )
);
defparam \core/n1860_s7 .INIT=16'h4000;
LUT4 \core/n21956_s2  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n22212_5 ),
	.F(\core/n21956_6 )
);
defparam \core/n21956_s2 .INIT=16'h0800;
LUT4 \core/n21700_s2  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n22212_5 ),
	.F(\core/n21700_6 )
);
defparam \core/n21700_s2 .INIT=16'h0400;
LUT4 \core/n21444_s2  (
	.I0(\core/latched_rd [4]),
	.I1(\core/latched_rd [3]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n22212_5 ),
	.F(\core/n21444_6 )
);
defparam \core/n21444_s2 .INIT=16'h0400;
LUT4 \core/n21220_s3  (
	.I0(\core/latched_rd [3]),
	.I1(\core/latched_rd [4]),
	.I2(\core/latched_rd [5]),
	.I3(\core/n22212_5 ),
	.F(\core/n21220_7 )
);
defparam \core/n21220_s3 .INIT=16'h0100;
LUT4 \core/n2208_s15  (
	.I0(\core/n2208_27 ),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5752_4 ),
	.I3(\core/n2222_13 ),
	.F(\core/n2208_19 )
);
defparam \core/n2208_s15 .INIT=16'h3FAA;
LUT3 \core/n5707_s5  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n5707_9 )
);
defparam \core/n5707_s5 .INIT=8'hB0;
LUT4 \core/n2211_s10  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/mem_rdata_latched [11]),
	.I2(\core/n5332_6 ),
	.I3(\core/n2210_8 ),
	.F(\core/n2211_14 )
);
defparam \core/n2211_s10 .INIT=16'h00BF;
LUT4 \core/n16006_s7  (
	.I0(\core/instr_fence ),
	.I1(\core/n15250_26 ),
	.I2(\core/cpu_state.cpu_state_ld_rs1 ),
	.I3(\core/n16006_10 ),
	.F(\core/n16006_12 )
);
defparam \core/n16006_s7 .INIT=16'h004F;
LUT4 \core/n19690_s2  (
	.I0(n519_5),
	.I1(\core/mem_do_wdata ),
	.I2(\core/mem_state [0]),
	.I3(\core/mem_state [1]),
	.F(\core/n19690_6 )
);
defparam \core/n19690_s2 .INIT=16'h0004;
LUT3 \core/n5359_s8  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5768_12 ),
	.F(\core/n5359_12 )
);
defparam \core/n5359_s8 .INIT=8'h80;
LUT4 \core/n5332_s4  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/mem_rdata_latched [6]),
	.I3(\core/mem_rdata_latched [5]),
	.F(\core/n5332_8 )
);
defparam \core/n5332_s4 .INIT=16'h4000;
LUT3 \core/n5324_s6  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.F(\core/n5324_11 )
);
defparam \core/n5324_s6 .INIT=8'h40;
LUT4 \core/n5916_s1  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5916_5 )
);
defparam \core/n5916_s1 .INIT=16'h8000;
LUT4 \core/n5904_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/is_alu_reg_imm ),
	.F(\core/n5904_6 )
);
defparam \core/n5904_s2 .INIT=16'h4000;
LUT4 \core/latched_rd_0_s5  (
	.I0(\core/n15272_18 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_0_11 )
);
defparam \core/latched_rd_0_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_1_s5  (
	.I0(\core/n15270_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_1_11 )
);
defparam \core/latched_rd_1_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_2_s5  (
	.I0(\core/n15268_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_2_11 )
);
defparam \core/latched_rd_2_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_3_s5  (
	.I0(\core/n15266_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_3_11 )
);
defparam \core/latched_rd_3_s5 .INIT=16'hFAEE;
LUT4 \core/latched_rd_4_s6  (
	.I0(\core/n15264_20 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I3(\core/cpu_state.cpu_state_exec ),
	.F(\core/latched_rd_4_12 )
);
defparam \core/latched_rd_4_s6 .INIT=16'hFAEE;
LUT3 \core/n15250_s22  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/pcpi_mul_ready ),
	.I2(\core/n23284_4 ),
	.F(\core/n15250_28 )
);
defparam \core/n15250_s22 .INIT=8'hE0;
LUT4 \core/n14088_s2  (
	.I0(\core/instr_ecall_ebreak ),
	.I1(\core/pcpi_timeout ),
	.I2(\core/pcpi_div_ready ),
	.I3(\core/pcpi_mul_ready ),
	.F(\core/n14088_7 )
);
defparam \core/n14088_s2 .INIT=16'h0001;
LUT3 \core/n15399_s24  (
	.I0(\core/n14520_24 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/reg_sh [1]),
	.F(\core/n15399_30 )
);
defparam \core/n15399_s24 .INIT=8'h01;
LUT4 \core/n2207_s14  (
	.I0(\core/n2207_22 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2207_18 )
);
defparam \core/n2207_s14 .INIT=16'h00EF;
LUT4 \core/n5771_s4  (
	.I0(\core/n2226_8 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n5306_3 ),
	.F(\core/n5771_8 )
);
defparam \core/n5771_s4 .INIT=16'h1000;
LUT3 \core/n2208_s17  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5718_4 ),
	.I2(\core/n2208_27 ),
	.F(\core/n2208_23 )
);
defparam \core/n2208_s17 .INIT=8'hE0;
LUT3 \core/n2206_s15  (
	.I0(\core/n1864_4 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5718_4 ),
	.F(\core/n2206_19 )
);
defparam \core/n2206_s15 .INIT=8'h02;
LUT3 \core/n2205_s11  (
	.I0(\core/mem_rdata_latched [10]),
	.I1(\core/n5718_4 ),
	.I2(\core/n2205_21 ),
	.F(\core/n2205_15 )
);
defparam \core/n2205_s11 .INIT=8'h0E;
LUT3 \core/n2203_s11  (
	.I0(\core/n2203_21 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5718_4 ),
	.F(\core/n2203_15 )
);
defparam \core/n2203_s11 .INIT=8'hA8;
LUT4 \core/n2207_s15  (
	.I0(\core/n2207_22 ),
	.I1(\core/mem_rdata_latched [10]),
	.I2(\core/n5718_4 ),
	.I3(\core/n2205_13 ),
	.F(\core/n2207_20 )
);
defparam \core/n2207_s15 .INIT=16'h5700;
LUT4 \core/n2210_s14  (
	.I0(\core/n2210_8 ),
	.I1(\core/n2205_19 ),
	.I2(\core/n5416_5 ),
	.I3(\core/n2210_5 ),
	.F(\core/n2210_18 )
);
defparam \core/n2210_s14 .INIT=16'hB000;
LUT4 \core/n2203_s12  (
	.I0(\core/n2205_19 ),
	.I1(\core/n2222_13 ),
	.I2(\core/n5416_5 ),
	.I3(\core/n2210_5 ),
	.F(\core/n2203_17 )
);
defparam \core/n2203_s12 .INIT=16'hD000;
LUT3 \core/n2226_s10  (
	.I0(\core/n1952_17 ),
	.I1(\core/n5416_5 ),
	.I2(\core/n2210_5 ),
	.F(\core/n2226_15 )
);
defparam \core/n2226_s10 .INIT=8'h80;
LUT3 \core/n15270_s13  (
	.I0(\core/decoded_rd [1]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23497_4 ),
	.F(\core/n15270_20 )
);
defparam \core/n15270_s13 .INIT=8'h80;
LUT3 \core/n15268_s13  (
	.I0(\core/decoded_rd [2]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23497_4 ),
	.F(\core/n15268_20 )
);
defparam \core/n15268_s13 .INIT=8'h80;
LUT3 \core/n15266_s13  (
	.I0(\core/decoded_rd [3]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23497_4 ),
	.F(\core/n15266_20 )
);
defparam \core/n15266_s13 .INIT=8'h80;
LUT3 \core/n15264_s13  (
	.I0(\core/decoded_rd [4]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n23497_4 ),
	.F(\core/n15264_20 )
);
defparam \core/n15264_s13 .INIT=8'h80;
LUT4 \core/n23088_s2  (
	.I0(\core/instr_waitirq ),
	.I1(\core/decoder_trigger ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23497_4 ),
	.F(\core/n23088_6 )
);
defparam \core/n23088_s2 .INIT=16'h4000;
LUT3 \core/n15390_s27  (
	.I0(\core/cpu_state.cpu_state_ld_rs2 ),
	.I1(\core/n23284_4 ),
	.I2(\core/n14088_7 ),
	.F(\core/n15390_34 )
);
defparam \core/n15390_s27 .INIT=8'h80;
LUT4 \core/n5712_s10  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n5712_14 )
);
defparam \core/n5712_s10 .INIT=16'h0009;
LUT3 \core/n2214_s11  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n2214_15 )
);
defparam \core/n2214_s11 .INIT=8'h02;
LUT3 \core/n5765_s7  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5765_11 )
);
defparam \core/n5765_s7 .INIT=8'h01;
LUT3 \core/n5332_s5  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5332_10 )
);
defparam \core/n5332_s5 .INIT=8'h01;
LUT3 \core/n5716_s5  (
	.I0(\core/n2226_8 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5716_9 )
);
defparam \core/n5716_s5 .INIT=8'h15;
LUT4 \core/n2206_s16  (
	.I0(\core/n2226_8 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n2210_8 ),
	.F(\core/n2206_21 )
);
defparam \core/n2206_s16 .INIT=16'h0015;
LUT4 \core/n1952_s13  (
	.I0(\core/n5718_4 ),
	.I1(\core/mem_rdata_latched [0]),
	.I2(\core/n1864_4 ),
	.I3(\core/n5752_4 ),
	.F(\core/n1952_17 )
);
defparam \core/n1952_s13 .INIT=16'hD000;
LUT4 \core/n5718_s9  (
	.I0(mem_rdata[29]),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/n5718_14 )
);
defparam \core/n5718_s9 .INIT=16'hA200;
LUT4 \core/mem_rdata_latched_11_s7  (
	.I0(mem_rdata[27]),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_la_firstword ),
	.F(\core/mem_rdata_latched_11_11 )
);
defparam \core/mem_rdata_latched_11_s7 .INIT=16'hA200;
LUT3 \core/n11093_s3  (
	.I0(dbg_step_r),
	.I1(\core/next_irq_pending [1]),
	.I2(\core/next_irq_pending [4]),
	.F(\core/n11093_8 )
);
defparam \core/n11093_s3 .INIT=8'h54;
LUT4 \core/cmt_dcause_0_s3  (
	.I0(\core/instr_dret ),
	.I1(dbg_step_r),
	.I2(\core/next_irq_pending [1]),
	.I3(\core/next_irq_pending [4]),
	.F(\core/cmt_dcause_0_6 )
);
defparam \core/cmt_dcause_0_s3 .INIT=16'hFFFE;
LUT3 \core/n11111_s5  (
	.I0(\core/latched_csr [2]),
	.I1(\core/latched_csr [3]),
	.I2(\core/csrregs_write ),
	.F(\core/n11111_9 )
);
defparam \core/n11111_s5 .INIT=8'h10;
LUT4 \core/n5712_s11  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.I2(\core/n2214_15 ),
	.I3(\core/n5706_7 ),
	.F(\core/n5712_16 )
);
defparam \core/n5712_s11 .INIT=16'h7000;
LUT4 \core/n5359_s9  (
	.I0(\core/n1864_4 ),
	.I1(\core/n2226_9 ),
	.I2(\core/n5715_8 ),
	.I3(\core/n5332_10 ),
	.F(\core/n5359_14 )
);
defparam \core/n5359_s9 .INIT=16'h4000;
LUT4 \core/n5938_s2  (
	.I0(\core/mem_rdata_q [14]),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_rdata_q [12]),
	.I3(\core/n5938_4 ),
	.F(\core/n5938_6 )
);
defparam \core/n5938_s2 .INIT=16'h0100;
LUT4 \core/n5897_s1  (
	.I0(\core/is_alu_reg_imm ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5897_5 )
);
defparam \core/n5897_s1 .INIT=16'h0002;
LUT4 \core/n5889_s1  (
	.I0(\core/is_sb_sh_sw ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5889_5 )
);
defparam \core/n5889_s1 .INIT=16'h0002;
LUT4 \core/n5874_s1  (
	.I0(\core/is_lb_lh_lw_lbu_lhu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5874_5 )
);
defparam \core/n5874_s1 .INIT=16'h0002;
LUT4 \core/n5853_s2  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_rdata_q [13]),
	.I3(\core/mem_rdata_q [12]),
	.F(\core/n5853_6 )
);
defparam \core/n5853_s2 .INIT=16'h0002;
LUT4 \core/n6193_s8  (
	.I0(\core/is_beq_bne_blt_bge_bltu_bgeu ),
	.I1(\core/is_sb_sh_sw ),
	.I2(\core/n6217_10 ),
	.I3(\core/mem_rdata_q [31]),
	.F(\core/n6193_13 )
);
defparam \core/n6193_s8 .INIT=16'hEF00;
LUT4 \core/n5720_s4  (
	.I0(\core/n5332_10 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5767_10 ),
	.F(\core/n5720_8 )
);
defparam \core/n5720_s4 .INIT=16'hBA00;
LUT4 \core/n2206_s17  (
	.I0(\core/mem_rdata_latched [11]),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n5718_4 ),
	.I3(\core/n1864_4 ),
	.F(\core/n2206_23 )
);
defparam \core/n2206_s17 .INIT=16'h0700;
LUT4 \core/n2220_s9  (
	.I0(\core/n1952_17 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5718_4 ),
	.F(\core/n2220_13 )
);
defparam \core/n2220_s9 .INIT=16'h5510;
LUT4 \core/n2205_s12  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n2205_21 ),
	.F(\core/n2205_17 )
);
defparam \core/n2205_s12 .INIT=16'hF400;
LUT4 \core/n5772_s8  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/mem_rdata_latched [6]),
	.I3(\core/mem_rdata_latched [5]),
	.F(\core/n5772_13 )
);
defparam \core/n5772_s8 .INIT=16'h0001;
LUT3 \core/n5346_s4  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.F(\core/n5346_8 )
);
defparam \core/n5346_s4 .INIT=8'h01;
LUT3 \core/n5765_s8  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5768_12 ),
	.F(\core/n5765_13 )
);
defparam \core/n5765_s8 .INIT=8'h10;
LUT4 \core/n5364_s1  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5324_9 ),
	.F(\core/n5364_5 )
);
defparam \core/n5364_s1 .INIT=16'h0100;
LUT3 \core/n5317_s2  (
	.I0(\core/mem_rdata_latched [6]),
	.I1(\core/mem_rdata_latched [5]),
	.I2(\core/n5312_8 ),
	.F(\core/n5317_6 )
);
defparam \core/n5317_s2 .INIT=8'h10;
LUT4 \core/cpuregs_wrdata_0_s9  (
	.I0(\core/latched_branch ),
	.I1(\core/latched_store ),
	.I2(\core/cpuregs_wrdata_0_10 ),
	.I3(\core/cpuregs_wrdata_0_11 ),
	.F(\core/cpuregs_wrdata [0])
);
defparam \core/cpuregs_wrdata_0_s9 .INIT=16'h04FF;
LUT4 \core/cpuregs_wrdata_9_s8  (
	.I0(\core/cpuregs_wrdata_9_10 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpuregs_wrdata_9_11 ),
	.F(\core/cpuregs_wrdata [9])
);
defparam \core/cpuregs_wrdata_9_s8 .INIT=16'h10FF;
LUT4 \core/cpuregs_wrdata_15_s8  (
	.I0(\core/cpuregs_wrdata_15_10 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpuregs_wrdata_15_11 ),
	.F(\core/cpuregs_wrdata [15])
);
defparam \core/cpuregs_wrdata_15_s8 .INIT=16'h10FF;
LUT4 \core/cpuregs_wrdata_17_s8  (
	.I0(\core/cpuregs_wrdata_17_10 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpuregs_wrdata_17_11 ),
	.F(\core/cpuregs_wrdata [17])
);
defparam \core/cpuregs_wrdata_17_s8 .INIT=16'h10FF;
LUT4 \core/cpuregs_wrdata_23_s9  (
	.I0(\core/cpuregs_wrdata_23_10 ),
	.I1(\core/latched_branch ),
	.I2(\core/latched_store ),
	.I3(\core/cpuregs_wrdata_23_12 ),
	.F(\core/cpuregs_wrdata [23])
);
defparam \core/cpuregs_wrdata_23_s9 .INIT=16'h10FF;
LUT4 \core/mem_rdata_latched_26_s11  (
	.I0(send_dummy_9),
	.I1(simpleuart_reg_div_do[10]),
	.I2(recv_buf_valid),
	.I3(recv_buf_valid_10),
	.F(\core/mem_rdata_latched_26_15 )
);
defparam \core/mem_rdata_latched_26_s11 .INIT=16'h7077;
LUT4 \core/csr_mtval_31_s5  (
	.I0(\core/next_irq_pending [3]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n11326_3 ),
	.F(\core/csr_mtval_31_11 )
);
defparam \core/csr_mtval_31_s5 .INIT=16'h0200;
LUT4 \core/csr_mcause_30_s5  (
	.I0(\core/next_irq_pending [2]),
	.I1(\core/irq_state [1]),
	.I2(\core/irq_state [0]),
	.I3(\core/n5306_4 ),
	.F(\core/csr_mcause_30_11 )
);
defparam \core/csr_mcause_30_s5 .INIT=16'h0200;
LUT4 \core/n11539_s5  (
	.I0(\core/next_irq_pending [0]),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n11539_9 )
);
defparam \core/n11539_s5 .INIT=16'h0008;
LUT4 \core/n7354_s1  (
	.I0(\core/latched_branch ),
	.I1(n519_5),
	.I2(\core/irq_state [1]),
	.I3(\core/irq_state [0]),
	.F(\core/n7354_5 )
);
defparam \core/n7354_s1 .INIT=16'hFFFE;
LUT4 \core/n2221_s9  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/n2213_7 ),
	.F(\core/n2221_13 )
);
defparam \core/n2221_s9 .INIT=16'h4F00;
LUT4 \core/n2208_s18  (
	.I0(\core/n5752_4 ),
	.I1(\core/n2226_9 ),
	.I2(\core/n5715_8 ),
	.I3(\core/n5718_4 ),
	.F(\core/n2208_25 )
);
defparam \core/n2208_s18 .INIT=16'h7500;
LUT3 \core/n2206_s18  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.I2(\core/n5752_4 ),
	.F(\core/n2206_25 )
);
defparam \core/n2206_s18 .INIT=8'hB0;
LUT4 \core/n5716_s6  (
	.I0(\core/n2226_9 ),
	.I1(\core/n5715_8 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n5706_6 ),
	.F(\core/n5716_11 )
);
defparam \core/n5716_s6 .INIT=16'h4000;
LUT3 \core/n2214_s12  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n2214_25 ),
	.F(\core/n2214_17 )
);
defparam \core/n2214_s12 .INIT=8'h0B;
LUT4 \core/n2212_s7  (
	.I0(\core/n2212_13 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n2213_9 ),
	.F(\core/n2212_11 )
);
defparam \core/n2212_s7 .INIT=16'h0075;
LUT4 \core/n2211_s11  (
	.I0(\core/n2211_18 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n2213_9 ),
	.F(\core/n2211_16 )
);
defparam \core/n2211_s11 .INIT=16'h0075;
LUT3 \core/n5714_s5  (
	.I0(\core/n5718_4 ),
	.I1(\core/n5752_4 ),
	.I2(\core/n2205_19 ),
	.F(\core/n5714_9 )
);
defparam \core/n5714_s5 .INIT=8'hB0;
LUT3 \core/n2214_s13  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n2214_19 )
);
defparam \core/n2214_s13 .INIT=8'h10;
LUT3 \core/n5769_s5  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.F(\core/n5769_9 )
);
defparam \core/n5769_s5 .INIT=8'h10;
LUT4 \core/mem_rdata_latched_23_s11  (
	.I0(mem_rdata_27_9),
	.I1(simpleuart_reg_div_do[7]),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_23_15 )
);
defparam \core/mem_rdata_latched_23_s11 .INIT=16'h000D;
LUT4 \core/mem_rdata_latched_3_s20  (
	.I0(vld_set_4),
	.I1(ram_dout[3]),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/mem_rdata_latched_3_26 )
);
defparam \core/mem_rdata_latched_3_s20 .INIT=16'h0007;
LUT4 \core/n1742_s2  (
	.I0(mem_rdata_30_24),
	.I1(\core/mem_xfer_4 ),
	.I2(itcm_ready),
	.I3(dtcm_ready),
	.F(\core/n1742_6 )
);
defparam \core/n1742_s2 .INIT=16'h0001;
LUT4 \core/n2205_s13  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_16bit_buffer [1]),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/mem_rdata_latched [0]),
	.F(\core/n2205_19 )
);
defparam \core/n2205_s13 .INIT=16'h00A3;
LUT4 \core/n5767_s6  (
	.I0(\core/mem_rdata_latched [0]),
	.I1(\core/mem_rdata_latched_1_5 ),
	.I2(\core/mem_16bit_buffer [1]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n5767_10 )
);
defparam \core/n5767_s6 .INIT=16'h1150;
LUT4 \core/n1952_s14  (
	.I0(\core/mem_rdata_latched_1_5 ),
	.I1(\core/mem_16bit_buffer [1]),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/n2210_5 ),
	.F(\core/n1952_19 )
);
defparam \core/n1952_s14 .INIT=16'hA300;
LUT3 \core/n5710_s8  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.F(\core/n5710_12 )
);
defparam \core/n5710_s8 .INIT=8'h02;
LUT4 \core/n2214_s14  (
	.I0(\core/n2214_25 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.I3(\core/n2205_19 ),
	.F(\core/n2214_21 )
);
defparam \core/n2214_s14 .INIT=16'hAB00;
LUT3 \core/n2204_s8  (
	.I0(\core/n5752_4 ),
	.I1(\core/n1864_4 ),
	.I2(\core/n5718_4 ),
	.F(\core/n2204_12 )
);
defparam \core/n2204_s8 .INIT=8'h54;
LUT4 \core/n5709_s2  (
	.I0(\core/mem_rdata_latched [3]),
	.I1(\core/n2205_19 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5718_4 ),
	.F(\core/n5709_6 )
);
defparam \core/n5709_s2 .INIT=16'h0008;
LUT4 \core/n5708_s3  (
	.I0(\core/mem_rdata_latched [4]),
	.I1(\core/n2205_19 ),
	.I2(\core/n1864_4 ),
	.I3(\core/n5718_4 ),
	.F(\core/n5708_7 )
);
defparam \core/n5708_s3 .INIT=16'h0008;
LUT4 \core/n5707_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/mem_rdata_latched [0]),
	.I3(\core/mem_rdata_latched [1]),
	.F(\core/n5707_11 )
);
defparam \core/n5707_s6 .INIT=16'h00F1;
LUT3 \core/n5706_s8  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5706_6 ),
	.F(\core/n5706_12 )
);
defparam \core/n5706_s8 .INIT=8'h0E;
LUT4 \core/n2214_s15  (
	.I0(\core/mem_rdata_latched_0_5 ),
	.I1(\core/mem_16bit_buffer [0]),
	.I2(\core/mem_rdata_latched_11_7 ),
	.I3(\core/n2210_5 ),
	.F(\core/n2214_23 )
);
defparam \core/n2214_s15 .INIT=16'hA300;
LUT4 \core/n2209_s13  (
	.I0(\core/n2209_15 ),
	.I1(\core/mem_rdata_latched_0_5 ),
	.I2(\core/mem_16bit_buffer [0]),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/n2209_17 )
);
defparam \core/n2209_s13 .INIT=16'h880A;
LUT4 \core/n13557_s3  (
	.I0(\core/n12786_9 ),
	.I1(\core/n13557_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13557_7 )
);
defparam \core/n13557_s3 .INIT=16'hCAAA;
LUT4 \core/n13556_s3  (
	.I0(\core/n12784_9 ),
	.I1(\core/n13556_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13556_7 )
);
defparam \core/n13556_s3 .INIT=16'hCAAA;
LUT4 \core/n13555_s3  (
	.I0(\core/n12782_9 ),
	.I1(\core/n13555_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13555_7 )
);
defparam \core/n13555_s3 .INIT=16'hCAAA;
LUT4 \core/n13554_s3  (
	.I0(\core/n12780_9 ),
	.I1(\core/n13554_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13554_7 )
);
defparam \core/n13554_s3 .INIT=16'hCAAA;
LUT4 \core/n13553_s3  (
	.I0(\core/n12778_9 ),
	.I1(\core/n13553_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13553_7 )
);
defparam \core/n13553_s3 .INIT=16'hCAAA;
LUT4 \core/n13552_s3  (
	.I0(\core/n12776_9 ),
	.I1(\core/n13552_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13552_7 )
);
defparam \core/n13552_s3 .INIT=16'hCAAA;
LUT4 \core/n13551_s3  (
	.I0(\core/n12774_9 ),
	.I1(\core/n13551_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13551_7 )
);
defparam \core/n13551_s3 .INIT=16'hCAAA;
LUT4 \core/n13550_s3  (
	.I0(\core/n12772_9 ),
	.I1(\core/n13550_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13550_7 )
);
defparam \core/n13550_s3 .INIT=16'hCAAA;
LUT4 \core/n13549_s3  (
	.I0(\core/n12770_9 ),
	.I1(\core/n13549_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13549_7 )
);
defparam \core/n13549_s3 .INIT=16'hCAAA;
LUT4 \core/n13548_s3  (
	.I0(\core/n12768_9 ),
	.I1(\core/n13548_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13548_7 )
);
defparam \core/n13548_s3 .INIT=16'hCAAA;
LUT4 \core/n13547_s3  (
	.I0(\core/n12766_9 ),
	.I1(\core/n13547_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13547_7 )
);
defparam \core/n13547_s3 .INIT=16'hCAAA;
LUT4 \core/n13546_s3  (
	.I0(\core/n12764_9 ),
	.I1(\core/n13546_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13546_7 )
);
defparam \core/n13546_s3 .INIT=16'hCAAA;
LUT4 \core/n13545_s3  (
	.I0(\core/n12762_9 ),
	.I1(\core/n13545_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13545_7 )
);
defparam \core/n13545_s3 .INIT=16'hCAAA;
LUT4 \core/n13544_s3  (
	.I0(\core/n12760_9 ),
	.I1(\core/n13544_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13544_7 )
);
defparam \core/n13544_s3 .INIT=16'hCAAA;
LUT4 \core/n13543_s3  (
	.I0(\core/n12758_9 ),
	.I1(\core/n13543_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13543_7 )
);
defparam \core/n13543_s3 .INIT=16'hCAAA;
LUT4 \core/n13542_s3  (
	.I0(\core/n12756_9 ),
	.I1(\core/n13542_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13542_7 )
);
defparam \core/n13542_s3 .INIT=16'hCAAA;
LUT4 \core/n13541_s3  (
	.I0(\core/n12754_9 ),
	.I1(\core/n13541_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13541_7 )
);
defparam \core/n13541_s3 .INIT=16'hCAAA;
LUT4 \core/n13540_s3  (
	.I0(\core/n12752_9 ),
	.I1(\core/n13540_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13540_7 )
);
defparam \core/n13540_s3 .INIT=16'hCAAA;
LUT4 \core/n13539_s3  (
	.I0(\core/n12750_9 ),
	.I1(\core/n13539_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13539_7 )
);
defparam \core/n13539_s3 .INIT=16'hCAAA;
LUT4 \core/n13538_s3  (
	.I0(\core/n12748_9 ),
	.I1(\core/n13538_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13538_7 )
);
defparam \core/n13538_s3 .INIT=16'hCAAA;
LUT4 \core/n13537_s3  (
	.I0(\core/n12746_9 ),
	.I1(\core/n13537_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13537_7 )
);
defparam \core/n13537_s3 .INIT=16'hCAAA;
LUT4 \core/n13536_s3  (
	.I0(\core/n12744_9 ),
	.I1(\core/n13536_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13536_7 )
);
defparam \core/n13536_s3 .INIT=16'hCAAA;
LUT4 \core/n13535_s3  (
	.I0(\core/n12742_9 ),
	.I1(\core/n13535_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13535_7 )
);
defparam \core/n13535_s3 .INIT=16'hCAAA;
LUT4 \core/n13534_s3  (
	.I0(\core/n12740_9 ),
	.I1(\core/n13534_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13534_7 )
);
defparam \core/n13534_s3 .INIT=16'hCAAA;
LUT4 \core/n13533_s3  (
	.I0(\core/n12738_9 ),
	.I1(\core/n13533_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13533_7 )
);
defparam \core/n13533_s3 .INIT=16'hCAAA;
LUT4 \core/n13532_s3  (
	.I0(\core/n12736_9 ),
	.I1(\core/n13532_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13532_7 )
);
defparam \core/n13532_s3 .INIT=16'hCAAA;
LUT4 \core/n13531_s3  (
	.I0(\core/n12734_9 ),
	.I1(\core/n13531_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13531_7 )
);
defparam \core/n13531_s3 .INIT=16'hCAAA;
LUT4 \core/n13530_s3  (
	.I0(\core/n12732_9 ),
	.I1(\core/n13530_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13530_7 )
);
defparam \core/n13530_s3 .INIT=16'hCAAA;
LUT4 \core/n13529_s3  (
	.I0(\core/n12730_9 ),
	.I1(\core/n13529_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13529_7 )
);
defparam \core/n13529_s3 .INIT=16'hCAAA;
LUT4 \core/n13528_s3  (
	.I0(\core/n12728_9 ),
	.I1(\core/n13528_5 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13528_7 )
);
defparam \core/n13528_s3 .INIT=16'hCAAA;
LUT4 \core/n13527_s6  (
	.I0(\core/n12726_9 ),
	.I1(\core/n13527_13 ),
	.I2(\core/n13527_8 ),
	.I3(\core/n23497_4 ),
	.F(\core/n13527_10 )
);
defparam \core/n13527_s6 .INIT=16'hCAAA;
LUT4 \core/alu_out_0_s17  (
	.I0(\core/instr_and ),
	.I1(\core/instr_andi ),
	.I2(\core/reg_op1 [0]),
	.I3(\core/alu_out_31_17 ),
	.F(\core/alu_out_0_22 )
);
defparam \core/alu_out_0_s17 .INIT=16'h1F00;
LUT4 \core/n12501_s1  (
	.I0(\core/cpuregs_rs1 [0]),
	.I1(\core/timer [0]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12501_5 )
);
defparam \core/n12501_s1 .INIT=16'hA333;
LUT4 \core/n12495_s2  (
	.I0(\core/n12495_4 ),
	.I1(\core/cpuregs_rs1 [6]),
	.I2(\core/instr_timer ),
	.I3(\core/cpu_state.cpu_state_ld_rs1 ),
	.F(\core/n12495_6 )
);
defparam \core/n12495_s2 .INIT=16'hC555;
LUT3 \core/n2203_s13  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n2210_11 ),
	.F(\core/n2203_19 )
);
defparam \core/n2203_s13 .INIT=8'hE0;
LUT4 \core/mem_la_addr_8_s5  (
	.I0(\core/mem_la_addr_8_4 ),
	.I1(\core/reg_op1 [8]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [8])
);
defparam \core/mem_la_addr_8_s5 .INIT=16'h555C;
LUT4 \core/mem_la_addr_9_s4  (
	.I0(\core/mem_la_addr_9_4 ),
	.I1(\core/reg_op1 [9]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [9])
);
defparam \core/mem_la_addr_9_s4 .INIT=16'h555C;
LUT4 \core/mem_la_addr_25_s2  (
	.I0(\core/mem_la_addr_25_4 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [25])
);
defparam \core/mem_la_addr_25_s2 .INIT=16'h555C;
LUT4 \core/mem_la_addr_29_s2  (
	.I0(\core/mem_la_addr_29_4 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_do_rinst ),
	.F(\core/mem_la_addr [29])
);
defparam \core/mem_la_addr_29_s2 .INIT=16'h555C;
LUT4 \core/n15391_s32  (
	.I0(\core/n23284_4 ),
	.I1(\core/instr_csrrwi ),
	.I2(\core/instr_csrrw ),
	.I3(\core/n15625_15 ),
	.F(\core/n15391_38 )
);
defparam \core/n15391_s32 .INIT=16'h0100;
LUT4 \core/n15111_s15  (
	.I0(\core/n5306_4 ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/mem_wordsize_1_8 ),
	.I3(\core/n15397_19 ),
	.F(\core/n15111_21 )
);
defparam \core/n15111_s15 .INIT=16'hFB00;
LUT4 \core/n15399_s25  (
	.I0(\core/n15397_19 ),
	.I1(\core/n5306_4 ),
	.I2(\core/mem_do_prefetch ),
	.I3(\core/mem_wordsize_1_8 ),
	.F(\core/n15399_32 )
);
defparam \core/n15399_s25 .INIT=16'h0075;
LUT3 \core/n15397_s23  (
	.I0(\core/n5306_4 ),
	.I1(\core/mem_do_prefetch ),
	.I2(\core/n15397_19 ),
	.F(\core/n15397_28 )
);
defparam \core/n15397_s23 .INIT=8'hB0;
LUT3 \core/n15459_s24  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/reg_op1 [0]),
	.F(\core/n15459_29 )
);
defparam \core/n15459_s24 .INIT=8'hE0;
LUT4 \core/n15727_s6  (
	.I0(\core/mem_do_prefetch ),
	.I1(\core/cpu_state.cpu_state_ldmem ),
	.I2(\core/cpu_state.cpu_state_stmem ),
	.I3(\core/n5306_4 ),
	.F(\core/n15727_11 )
);
defparam \core/n15727_s6 .INIT=16'h5400;
LUT4 \core/mem_wordsize_1_s5  (
	.I0(\core/cpu_state.cpu_state_ldmem ),
	.I1(\core/cpu_state.cpu_state_stmem ),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(n519_5),
	.F(\core/mem_wordsize_1_10 )
);
defparam \core/mem_wordsize_1_s5 .INIT=16'h00FE;
LUT4 \core/mem_la_addr_8_s6  (
	.I0(\core/reg_out [8]),
	.I1(\core/reg_next_pc [8]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_8_11 )
);
defparam \core/mem_la_addr_8_s6 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_9_s5  (
	.I0(\core/reg_out [9]),
	.I1(\core/reg_next_pc [9]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_9_10 )
);
defparam \core/mem_la_addr_9_s5 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_26_s4  (
	.I0(\core/reg_out [25]),
	.I1(\core/reg_next_pc [25]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_26_8 )
);
defparam \core/mem_la_addr_26_s4 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_30_s4  (
	.I0(\core/reg_out [29]),
	.I1(\core/reg_next_pc [29]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_30_8 )
);
defparam \core/mem_la_addr_30_s4 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_2_s3  (
	.I0(\core/reg_out [2]),
	.I1(\core/reg_next_pc [2]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_2_7 )
);
defparam \core/mem_la_addr_2_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_3_s3  (
	.I0(\core/reg_out [3]),
	.I1(\core/reg_next_pc [3]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_3_7 )
);
defparam \core/mem_la_addr_3_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_4_s3  (
	.I0(\core/reg_out [4]),
	.I1(\core/reg_next_pc [4]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_4_7 )
);
defparam \core/mem_la_addr_4_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_5_s5  (
	.I0(\core/reg_out [5]),
	.I1(\core/reg_next_pc [5]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_5_9 )
);
defparam \core/mem_la_addr_5_s5 .INIT=16'h5333;
LUT4 \core/mem_la_addr_6_s3  (
	.I0(\core/reg_out [6]),
	.I1(\core/reg_next_pc [6]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_6_7 )
);
defparam \core/mem_la_addr_6_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_7_s3  (
	.I0(\core/reg_out [7]),
	.I1(\core/reg_next_pc [7]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_7_7 )
);
defparam \core/mem_la_addr_7_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_10_s3  (
	.I0(\core/reg_out [10]),
	.I1(\core/reg_next_pc [10]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_10_7 )
);
defparam \core/mem_la_addr_10_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_11_s4  (
	.I0(\core/reg_out [11]),
	.I1(\core/reg_next_pc [11]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_11_8 )
);
defparam \core/mem_la_addr_11_s4 .INIT=16'h5333;
LUT4 \core/mem_la_addr_12_s3  (
	.I0(\core/reg_out [12]),
	.I1(\core/reg_next_pc [12]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_12_7 )
);
defparam \core/mem_la_addr_12_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_13_s3  (
	.I0(\core/reg_out [13]),
	.I1(\core/reg_next_pc [13]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_13_7 )
);
defparam \core/mem_la_addr_13_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_14_s3  (
	.I0(\core/reg_out [14]),
	.I1(\core/reg_next_pc [14]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_14_7 )
);
defparam \core/mem_la_addr_14_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_15_s3  (
	.I0(\core/reg_out [15]),
	.I1(\core/reg_next_pc [15]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_15_7 )
);
defparam \core/mem_la_addr_15_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_16_s4  (
	.I0(\core/reg_out [16]),
	.I1(\core/reg_next_pc [16]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_16_8 )
);
defparam \core/mem_la_addr_16_s4 .INIT=16'h5333;
LUT4 \core/mem_la_addr_17_s4  (
	.I0(\core/reg_out [17]),
	.I1(\core/reg_next_pc [17]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_17_9 )
);
defparam \core/mem_la_addr_17_s4 .INIT=16'h5333;
LUT4 \core/mem_la_addr_18_s3  (
	.I0(\core/reg_out [18]),
	.I1(\core/reg_next_pc [18]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_18_7 )
);
defparam \core/mem_la_addr_18_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_19_s3  (
	.I0(\core/reg_out [19]),
	.I1(\core/reg_next_pc [19]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_19_7 )
);
defparam \core/mem_la_addr_19_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_20_s3  (
	.I0(\core/reg_out [20]),
	.I1(\core/reg_next_pc [20]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_20_7 )
);
defparam \core/mem_la_addr_20_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_21_s4  (
	.I0(\core/reg_out [21]),
	.I1(\core/reg_next_pc [21]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_21_9 )
);
defparam \core/mem_la_addr_21_s4 .INIT=16'h5333;
LUT4 \core/mem_la_addr_22_s3  (
	.I0(\core/reg_out [22]),
	.I1(\core/reg_next_pc [22]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_22_7 )
);
defparam \core/mem_la_addr_22_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_23_s3  (
	.I0(\core/reg_out [23]),
	.I1(\core/reg_next_pc [23]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_23_7 )
);
defparam \core/mem_la_addr_23_s3 .INIT=16'h5333;
LUT4 \core/mem_la_addr_24_s9  (
	.I0(\core/reg_out [24]),
	.I1(\core/reg_next_pc [24]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_24_13 )
);
defparam \core/mem_la_addr_24_s9 .INIT=16'h5333;
LUT4 \core/mem_la_addr_26_s5  (
	.I0(\core/reg_out [26]),
	.I1(\core/reg_next_pc [26]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_26_10 )
);
defparam \core/mem_la_addr_26_s5 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_27_s3  (
	.I0(\core/reg_out [27]),
	.I1(\core/reg_next_pc [27]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_27_7 )
);
defparam \core/mem_la_addr_27_s3 .INIT=16'hACCC;
LUT4 \core/mem_la_addr_28_s5  (
	.I0(\core/reg_out [28]),
	.I1(\core/reg_next_pc [28]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_28_9 )
);
defparam \core/mem_la_addr_28_s5 .INIT=16'h5333;
LUT4 \core/mem_la_addr_30_s5  (
	.I0(\core/reg_out [30]),
	.I1(\core/reg_next_pc [30]),
	.I2(\core/latched_store ),
	.I3(\core/latched_branch ),
	.F(\core/mem_la_addr_30_10 )
);
defparam \core/mem_la_addr_30_s5 .INIT=16'hACCC;
LUT4 \core/n15403_s20  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15403_25 )
);
defparam \core/n15403_s20 .INIT=16'h333A;
LUT4 \core/n15401_s21  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op1 [28]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n15401_26 )
);
defparam \core/n15401_s21 .INIT=16'hCCCA;
LUT3 \core/n15399_s26  (
	.I0(\core/n15399_25 ),
	.I1(\core/instr_sll ),
	.I2(\core/instr_slli ),
	.F(\core/n15399_34 )
);
defparam \core/n15399_s26 .INIT=8'h54;
LUT4 \core/n14724_s2  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14532_4 )
);
defparam \core/n14724_s2 .INIT=16'hCCCA;
LUT4 \core/n14725_s2  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14534_4 )
);
defparam \core/n14725_s2 .INIT=16'hCCCA;
LUT4 \core/n14726_s2  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14536_4 )
);
defparam \core/n14726_s2 .INIT=16'hCCCA;
LUT4 \core/n14727_s2  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14538_4 )
);
defparam \core/n14727_s2 .INIT=16'hCCCA;
LUT4 \core/n14728_s2  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14540_4 )
);
defparam \core/n14728_s2 .INIT=16'hCCCA;
LUT4 \core/n14729_s2  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14542_4 )
);
defparam \core/n14729_s2 .INIT=16'hCCCA;
LUT4 \core/n14730_s2  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14544_4 )
);
defparam \core/n14730_s2 .INIT=16'hCCCA;
LUT4 \core/n14731_s2  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14546_4 )
);
defparam \core/n14731_s2 .INIT=16'hCCCA;
LUT4 \core/n14732_s2  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14548_4 )
);
defparam \core/n14732_s2 .INIT=16'hCCCA;
LUT4 \core/n14733_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14550_4 )
);
defparam \core/n14733_s2 .INIT=16'hCCCA;
LUT4 \core/n14734_s2  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14552_4 )
);
defparam \core/n14734_s2 .INIT=16'hCCCA;
LUT4 \core/n14735_s2  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14554_4 )
);
defparam \core/n14735_s2 .INIT=16'hCCCA;
LUT4 \core/n14736_s2  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14556_4 )
);
defparam \core/n14736_s2 .INIT=16'hCCCA;
LUT4 \core/n14737_s2  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14558_4 )
);
defparam \core/n14737_s2 .INIT=16'hCCCA;
LUT4 \core/n14738_s2  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14560_4 )
);
defparam \core/n14738_s2 .INIT=16'hCCCA;
LUT4 \core/n14739_s2  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14562_4 )
);
defparam \core/n14739_s2 .INIT=16'hCCCA;
LUT4 \core/n14740_s2  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14564_4 )
);
defparam \core/n14740_s2 .INIT=16'hCCCA;
LUT4 \core/n14741_s2  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14566_4 )
);
defparam \core/n14741_s2 .INIT=16'hCCCA;
LUT4 \core/n14742_s2  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14568_4 )
);
defparam \core/n14742_s2 .INIT=16'hCCCA;
LUT4 \core/n14743_s2  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14570_4 )
);
defparam \core/n14743_s2 .INIT=16'hCCCA;
LUT4 \core/n14744_s2  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14572_4 )
);
defparam \core/n14744_s2 .INIT=16'hCCCA;
LUT4 \core/n14745_s2  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14574_4 )
);
defparam \core/n14745_s2 .INIT=16'hCCCA;
LUT4 \core/n14746_s2  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14576_4 )
);
defparam \core/n14746_s2 .INIT=16'hCCCA;
LUT4 \core/n14747_s2  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14578_4 )
);
defparam \core/n14747_s2 .INIT=16'hCCCA;
LUT4 \core/n14724_s1  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14632_4 )
);
defparam \core/n14724_s1 .INIT=16'hCCCA;
LUT4 \core/n14725_s1  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [25]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14634_4 )
);
defparam \core/n14725_s1 .INIT=16'hCCCA;
LUT4 \core/n14726_s1  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14636_4 )
);
defparam \core/n14726_s1 .INIT=16'hCCCA;
LUT4 \core/n14727_s1  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14638_4 )
);
defparam \core/n14727_s1 .INIT=16'hCCCA;
LUT4 \core/n14728_s1  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [22]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14640_4 )
);
defparam \core/n14728_s1 .INIT=16'hCCCA;
LUT4 \core/n14729_s1  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [21]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14642_4 )
);
defparam \core/n14729_s1 .INIT=16'hCCCA;
LUT4 \core/n14730_s1  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14644_4 )
);
defparam \core/n14730_s1 .INIT=16'hCCCA;
LUT4 \core/n14731_s1  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [19]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14646_4 )
);
defparam \core/n14731_s1 .INIT=16'hCCCA;
LUT4 \core/n14732_s1  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op1 [18]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14648_4 )
);
defparam \core/n14732_s1 .INIT=16'hCCCA;
LUT4 \core/n14733_s1  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14650_4 )
);
defparam \core/n14733_s1 .INIT=16'hCCCA;
LUT4 \core/n14734_s1  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [16]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14652_4 )
);
defparam \core/n14734_s1 .INIT=16'hCCCA;
LUT4 \core/n14735_s1  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op1 [15]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14654_4 )
);
defparam \core/n14735_s1 .INIT=16'hCCCA;
LUT4 \core/n14736_s1  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14656_4 )
);
defparam \core/n14736_s1 .INIT=16'hCCCA;
LUT4 \core/n14737_s1  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [13]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14658_4 )
);
defparam \core/n14737_s1 .INIT=16'hCCCA;
LUT4 \core/n14738_s1  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op1 [12]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14660_4 )
);
defparam \core/n14738_s1 .INIT=16'hCCCA;
LUT4 \core/n14739_s1  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14662_4 )
);
defparam \core/n14739_s1 .INIT=16'hCCCA;
LUT4 \core/n14740_s1  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [10]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14664_4 )
);
defparam \core/n14740_s1 .INIT=16'hCCCA;
LUT4 \core/n14741_s1  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op1 [9]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14666_4 )
);
defparam \core/n14741_s1 .INIT=16'hCCCA;
LUT4 \core/n14742_s1  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14668_4 )
);
defparam \core/n14742_s1 .INIT=16'hCCCA;
LUT4 \core/n14743_s1  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [7]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14670_4 )
);
defparam \core/n14743_s1 .INIT=16'hCCCA;
LUT4 \core/n14744_s1  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op1 [6]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14672_4 )
);
defparam \core/n14744_s1 .INIT=16'hCCCA;
LUT4 \core/n14745_s1  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14674_4 )
);
defparam \core/n14745_s1 .INIT=16'hCCCA;
LUT4 \core/n14746_s1  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op1 [4]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14676_4 )
);
defparam \core/n14746_s1 .INIT=16'hCCCA;
LUT4 \core/n14747_s1  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op1 [3]),
	.I2(\core/instr_sll ),
	.I3(\core/instr_slli ),
	.F(\core/n14678_4 )
);
defparam \core/n14747_s1 .INIT=16'hCCCA;
LUT4 \core/cpuregs_rs1_0_s7  (
	.I0(\core/decoded_rs1 [3]),
	.I1(\core/decoded_rs2 [3]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/decoded_rs [2]),
	.F(\core/cpuregs_rs1_0_12 )
);
defparam \core/cpuregs_rs1_0_s7 .INIT=16'h0035;
LUT3 \core/n5711_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_do_rinst ),
	.I2(\core/n5306_4 ),
	.F(\core/n5711_6 )
);
defparam \core/n5711_s2 .INIT=8'h80;
LUT4 \core/n5769_s6  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5769_9 ),
	.I2(\core/mem_do_rinst ),
	.I3(\core/n5306_4 ),
	.F(\core/n5769_11 )
);
defparam \core/n5769_s6 .INIT=16'h8000;
LUT4 \core/n2221_s10  (
	.I0(\core/n5718_4 ),
	.I1(\core/mem_rdata_q [13]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2221_15 )
);
defparam \core/n2221_s10 .INIT=16'h5355;
LUT4 \core/n2222_s14  (
	.I0(\core/mem_rdata_latched [12]),
	.I1(\core/mem_rdata_q [12]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2222_20 )
);
defparam \core/n2222_s14 .INIT=16'h5355;
LUT4 \core/n2213_s9  (
	.I0(\core/mem_rdata_latched [21]),
	.I1(\core/mem_rdata_q [21]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2213_13 )
);
defparam \core/n2213_s9 .INIT=16'h5355;
LUT4 \core/n2212_s8  (
	.I0(\core/mem_rdata_latched_22_4 ),
	.I1(\core/mem_rdata_q [22]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2212_13 )
);
defparam \core/n2212_s8 .INIT=16'hACAA;
LUT4 \core/n2211_s12  (
	.I0(\core/mem_rdata_latched_23_4 ),
	.I1(\core/mem_rdata_q [23]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2211_18 )
);
defparam \core/n2211_s12 .INIT=16'hACAA;
LUT4 \core/n2210_s15  (
	.I0(\core/mem_rdata_q [24]),
	.I1(\core/n2210_16 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2210_20 )
);
defparam \core/n2210_s15 .INIT=16'hCACC;
LUT4 \core/n2209_s14  (
	.I0(\core/mem_rdata_q [25]),
	.I1(\core/n2209_14 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2209_19 )
);
defparam \core/n2209_s14 .INIT=16'hC5CC;
LUT4 \core/n2208_s19  (
	.I0(\core/mem_rdata_q [26]),
	.I1(\core/n2208_17 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2208_27 )
);
defparam \core/n2208_s19 .INIT=16'h3533;
LUT4 \core/n2207_s16  (
	.I0(\core/mem_rdata_latched_27_4 ),
	.I1(\core/mem_rdata_q [27]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2207_22 )
);
defparam \core/n2207_s16 .INIT=16'hA3AA;
LUT4 \core/n2206_s19  (
	.I0(\core/mem_rdata_q [28]),
	.I1(\core/n2206_17 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2206_27 )
);
defparam \core/n2206_s19 .INIT=16'hCACC;
LUT4 \core/n2205_s14  (
	.I0(\core/mem_rdata_latched_29_4 ),
	.I1(\core/mem_rdata_q [29]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2205_21 )
);
defparam \core/n2205_s14 .INIT=16'h5C55;
LUT4 \core/mem_rdata_latched_12_s7  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/mem_rdata_latched_12_9 ),
	.I3(\core/mem_rdata_latched_11_7 ),
	.F(\core/mem_rdata_latched_12_11 )
);
defparam \core/mem_rdata_latched_12_s7 .INIT=16'hBF00;
LUT4 \core/n2220_s10  (
	.I0(\core/n5752_4 ),
	.I1(\core/mem_rdata_q [14]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2220_15 )
);
defparam \core/n2220_s10 .INIT=16'hACAA;
LUT4 \core/n2214_s16  (
	.I0(\core/mem_rdata_latched_20_4 ),
	.I1(\core/mem_rdata_q [20]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2214_25 )
);
defparam \core/n2214_s16 .INIT=16'hA3AA;
LUT4 \core/n2203_s14  (
	.I0(\core/mem_rdata_latched [31]),
	.I1(\core/mem_rdata_q [31]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/n2203_21 )
);
defparam \core/n2203_s14 .INIT=16'h5355;
LUT4 \core/mem_rdata_latched_24_s7  (
	.I0(mem_rdata[24]),
	.I1(\core/mem_rdata_q [24]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched_24_11 )
);
defparam \core/mem_rdata_latched_24_s7 .INIT=16'hACAA;
LUT4 \core/mem_rdata_latched_24_s8  (
	.I0(\core/mem_rdata_latched_24_6 ),
	.I1(\core/mem_rdata_q [8]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched_24_13 )
);
defparam \core/mem_rdata_latched_24_s8 .INIT=16'hACAA;
LUT4 \core/mem_rdata_latched_30_s11  (
	.I0(\core/mem_la_secondword ),
	.I1(mem_rdata[30]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched_30_15 )
);
defparam \core/mem_rdata_latched_30_s11 .INIT=16'h1011;
LUT3 \core/mem_rdata_q_11_s6  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/n2226_15 ),
	.F(\core/mem_rdata_q_11_12 )
);
defparam \core/mem_rdata_q_11_s6 .INIT=8'hFB;
LUT3 \core/mem_rdata_q_19_s4  (
	.I0(\core/mem_xfer_4 ),
	.I1(\core/mem_xfer_5 ),
	.I2(\core/n1860_11 ),
	.F(\core/mem_rdata_q_19_10 )
);
defparam \core/mem_rdata_q_19_s4 .INIT=8'hFB;
LUT4 \core/mem_la_secondword_s3  (
	.I0(\core/mem_state [1]),
	.I1(\core/mem_state [0]),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_la_secondword_8 )
);
defparam \core/mem_la_secondword_s3 .INIT=16'h4044;
LUT4 \core/mem_rdata_latched_20_s16  (
	.I0(\core/mem_rdata_latched_20_4 ),
	.I1(\core/mem_rdata_latched_20_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched [20])
);
defparam \core/mem_rdata_latched_20_s16 .INIT=16'h5C55;
LUT4 \core/mem_rdata_latched_22_s3  (
	.I0(\core/mem_rdata_latched_22_4 ),
	.I1(\core/mem_rdata_latched_22_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched [22])
);
defparam \core/mem_rdata_latched_22_s3 .INIT=16'hA3AA;
LUT4 \core/mem_rdata_latched_23_s12  (
	.I0(\core/mem_rdata_latched_23_4 ),
	.I1(\core/mem_rdata_latched_23_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched [23])
);
defparam \core/mem_rdata_latched_23_s12 .INIT=16'hA3AA;
LUT4 \core/mem_rdata_latched_27_s10  (
	.I0(\core/mem_rdata_latched_27_4 ),
	.I1(\core/mem_rdata_latched_27_5 ),
	.I2(\core/mem_xfer_4 ),
	.I3(\core/mem_xfer_5 ),
	.F(\core/mem_rdata_latched [27])
);
defparam \core/mem_rdata_latched_27_s10 .INIT=16'h5355;
LUT4 \core/n21098_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/decoder_pseudo_trigger ),
	.I3(\core/decoder_trigger ),
	.F(\core/n21098_7 )
);
defparam \core/n21098_s2 .INIT=16'h7F77;
LUT4 \core/n23456_s2  (
	.I0(\core/irq_active ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/reg_pc [0]),
	.F(\core/n23456_6 )
);
defparam \core/n23456_s2 .INIT=16'h4000;
LUT4 \core/n23488_s5  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/reg_pc [0]),
	.I3(\core/mem_do_rinst ),
	.F(\core/n23488_10 )
);
defparam \core/n23488_s5 .INIT=16'h8000;
LUT4 \core/mem_state_1_s9  (
	.I0(\core/mem_state_1_11 ),
	.I1(\core/mem_state_1_12 ),
	.I2(resetn_in_d),
	.I3(rstdly[15]),
	.F(\core/mem_state_1_15 )
);
defparam \core/mem_state_1_s9 .INIT=16'h4FFF;
LUT4 \core/reg_op2_31_s3  (
	.I0(\core/cpu_state.cpu_state_ld_rs1 ),
	.I1(\core/cpu_state.cpu_state_ld_rs2 ),
	.I2(resetn_in_d),
	.I3(rstdly[15]),
	.F(\core/reg_op2_31_8 )
);
defparam \core/reg_op2_31_s3 .INIT=16'hE000;
LUT4 \core/mem_do_prefetch_s3  (
	.I0(\core/instr_jal ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/n23088_6 ),
	.F(\core/mem_do_prefetch_8 )
);
defparam \core/mem_do_prefetch_s3 .INIT=16'h4000;
LUT4 \core/n12130_s2  (
	.I0(\core/pcpi_div_wait ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/pcpi_valid ),
	.F(\core/n12130_6 )
);
defparam \core/n12130_s2 .INIT=16'hBFFF;
LUT3 \core/n16314_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/n5306_4 ),
	.F(\core/n16314_5 )
);
defparam \core/n16314_s1 .INIT=8'hF7;
LUT3 \core/n23494_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/n23488_3 ),
	.F(\core/n23494_5 )
);
defparam \core/n23494_s1 .INIT=8'hF7;
LUT3 \core/n23312_s1  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n23312_5 )
);
defparam \core/n23312_s1 .INIT=8'h80;
LUT3 \core/n2306_s1  (
	.I0(\core/trap ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.F(\core/n2306_5 )
);
defparam \core/n2306_s1 .INIT=8'hBF;
LUT3 \core/mem_la_read_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/mem_la_read_4 ),
	.F(\core/mem_la_read )
);
defparam \core/mem_la_read_s3 .INIT=8'h08;
LUT4 \core/n12095_s2  (
	.I0(\core/pcpi_timeout_counter [3]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I2(\core/pcpi_timeout_counter [1]),
	.I3(\core/pcpi_timeout_counter [2]),
	.F(\core/n12095_11 )
);
defparam \core/n12095_s2 .INIT=16'hAAA8;
LUT4 \core/n12096_s2  (
	.I0(\core/pcpi_timeout_counter [3]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I2(\core/pcpi_timeout_counter [1]),
	.I3(\core/pcpi_timeout_counter [2]),
	.F(\core/n12096_8 )
);
defparam \core/n12096_s2 .INIT=16'hFC02;
LUT4 \core/n12097_s2  (
	.I0(\core/pcpi_timeout_counter [3]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I2(\core/pcpi_timeout_counter [1]),
	.I3(\core/pcpi_timeout_counter [2]),
	.F(\core/n12097_8 )
);
defparam \core/n12097_s2 .INIT=16'hC3C2;
LUT4 \core/n12098_s3  (
	.I0(\core/pcpi_timeout_counter [3]),
	.I1(\core/pcpi_timeout_counter [0]),
	.I2(\core/pcpi_timeout_counter [1]),
	.I3(\core/pcpi_timeout_counter [2]),
	.F(\core/n12098_9 )
);
defparam \core/n12098_s3 .INIT=16'h3332;
LUT4 \core/n13063_s3  (
	.I0(\core/csr_instreth [0]),
	.I1(\core/n23088_6 ),
	.I2(\core/n23122_4 ),
	.I3(\core/n23122_5 ),
	.F(\core/n13063_8 )
);
defparam \core/n13063_s3 .INIT=16'h6AAA;
LUT3 \core/n23122_s11  (
	.I0(\core/n23088_6 ),
	.I1(\core/n23122_4 ),
	.I2(\core/n23122_5 ),
	.F(\core/n23122_15 )
);
defparam \core/n23122_s11 .INIT=8'h80;
LUT4 \core/n12837_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23497_4 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n12837_8 )
);
defparam \core/n12837_s3 .INIT=16'hA4AA;
LUT2 \core/n23497_s4  (
	.I0(\core/n23497_4 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n23497_9 )
);
defparam \core/n23497_s4 .INIT=4'h4;
LUT4 \core/n15287_s3  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.I2(\core/n23497_4 ),
	.I3(\core/cpu_state.cpu_state_fetch ),
	.F(\core/n15287_7 )
);
defparam \core/n15287_s3 .INIT=16'hC1CC;
LUT2 \core/n15287_s4  (
	.I0(\core/irq_state [1]),
	.I1(\core/irq_state [0]),
	.F(\core/n15287_9 )
);
defparam \core/n15287_s4 .INIT=4'h1;
LUT3 \core/n5749_s3  (
	.I0(\core/n5416_5 ),
	.I1(\core/n1862_4 ),
	.I2(\core/mem_rdata_latched [12]),
	.F(\core/n5749_9 )
);
defparam \core/n5749_s3 .INIT=8'hB1;
LUT3 \core/n5747_s4  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [12]),
	.I2(\core/n1860_4 ),
	.F(\core/n5747_10 )
);
defparam \core/n5747_s4 .INIT=8'h8D;
LUT3 \core/n2208_s20  (
	.I0(\core/n2208_27 ),
	.I1(\core/n5752_4 ),
	.I2(\core/mem_rdata_latched [5]),
	.F(\core/n2208_29 )
);
defparam \core/n2208_s20 .INIT=8'h2E;
LUT3 \core/n15391_s33  (
	.I0(\core/n23497_4 ),
	.I1(\core/cpu_state.cpu_state_fetch ),
	.I2(\core/n15391_33 ),
	.F(\core/n15391_40 )
);
defparam \core/n15391_s33 .INIT=8'hB3;
LUT3 \core/n13527_s7  (
	.I0(\core/n13527_14 ),
	.I1(\core/n13097_1 ),
	.I2(\core/n13527_7 ),
	.F(\core/n13527_13 )
);
defparam \core/n13527_s7 .INIT=8'hCA;
LUT3 \core/n13527_s8  (
	.I0(\core/n12726_9 ),
	.I1(GND),
	.I2(\core/n12867_2 ),
	.F(\core/n13527_14 )
);
defparam \core/n13527_s8 .INIT=8'h96;
LUT4 \core/mem_la_addr_22_s4  (
	.I0(\core/mem_la_addr_21_9 ),
	.I1(\core/mem_la_addr_24_6 ),
	.I2(\core/mem_la_addr_2_4 ),
	.I3(\core/mem_la_addr_24_8 ),
	.F(\core/mem_la_addr_22_9 )
);
defparam \core/mem_la_addr_22_s4 .INIT=16'h1000;
LUT4 \core/n15250_s23  (
	.I0(\core/latched_store ),
	.I1(\core/pcpi_div_ready ),
	.I2(\core/pcpi_mul_ready ),
	.I3(\core/n23284_4 ),
	.F(\core/n15250_30 )
);
defparam \core/n15250_s23 .INIT=16'h0155;
LUT4 \core/n5324_s7  (
	.I0(\core/mem_rdata_latched [2]),
	.I1(\core/mem_rdata_latched [4]),
	.I2(\core/mem_rdata_latched [3]),
	.I3(\core/n5324_11 ),
	.F(\core/n5324_13 )
);
defparam \core/n5324_s7 .INIT=16'h2000;
LUT4 \core/n5393_s1  (
	.I0(\core/n5332_10 ),
	.I1(\core/mem_rdata_latched [6]),
	.I2(\core/mem_rdata_latched [5]),
	.I3(\core/n5768_12 ),
	.F(\core/n5393_5 )
);
defparam \core/n5393_s1 .INIT=16'h4000;
LUT4 \core/n5754_s2  (
	.I0(\core/n5416_5 ),
	.I1(\core/mem_rdata_latched [20]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [12]),
	.F(\core/n5754_7 )
);
defparam \core/n5754_s2 .INIT=16'hF444;
LUT4 \core/n5722_s2  (
	.I0(\core/n5720_4 ),
	.I1(\core/mem_rdata_latched [2]),
	.I2(\core/n5416_5 ),
	.I3(\core/mem_rdata_latched [20]),
	.F(\core/n5722_6 )
);
defparam \core/n5722_s2 .INIT=16'h4F44;
LUT4 \core/n12491_s2  (
	.I0(\core/timer [9]),
	.I1(\core/timer [8]),
	.I2(\core/timer [7]),
	.I3(\core/n12494_4 ),
	.F(\core/n12491_6 )
);
defparam \core/n12491_s2 .INIT=16'h0100;
LUT4 \core/n12488_s2  (
	.I0(\core/timer [12]),
	.I1(\core/timer [7]),
	.I2(\core/n12494_4 ),
	.I3(\core/n12489_5 ),
	.F(\core/n12488_6 )
);
defparam \core/n12488_s2 .INIT=16'h1000;
LUT3 \core/mem_la_addr_5_s6  (
	.I0(\core/mem_la_addr_5_6 ),
	.I1(\core/mem_la_addr_2_4 ),
	.I2(\core/mem_la_addr_2_7 ),
	.F(\core/mem_la_addr_5_11 )
);
defparam \core/mem_la_addr_5_s6 .INIT=8'h04;
LUT3 \core/mem_la_addr_10_s4  (
	.I0(\core/mem_la_addr_11_6 ),
	.I1(\core/mem_la_addr_2_4 ),
	.I2(\core/mem_la_addr_2_7 ),
	.F(\core/mem_la_addr_10_9 )
);
defparam \core/mem_la_addr_10_s4 .INIT=8'h08;
LUT4 \core/mem_la_addr_11_s5  (
	.I0(\core/mem_la_addr_11_6 ),
	.I1(\core/mem_la_addr_10_7 ),
	.I2(\core/mem_la_addr_2_4 ),
	.I3(\core/mem_la_addr_2_7 ),
	.F(\core/mem_la_addr_11_10 )
);
defparam \core/mem_la_addr_11_s5 .INIT=16'h0020;
LUT4 \core/n5767_s7  (
	.I0(\core/n1864_4 ),
	.I1(\core/n5718_4 ),
	.I2(\core/n5752_4 ),
	.I3(\core/n5706_7 ),
	.F(\core/n5767_12 )
);
defparam \core/n5767_s7 .INIT=16'h0200;
LUT4 \core/latched_compr_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/cpu_state.cpu_state_fetch ),
	.I3(\core/n23497_4 ),
	.F(\core/latched_compr_8 )
);
defparam \core/latched_compr_s3 .INIT=16'h8000;
LUT4 \core/n15399_s27  (
	.I0(\core/cpu_state.cpu_state_shift ),
	.I1(\core/n14520_24 ),
	.I2(\core/reg_sh [0]),
	.I3(\core/reg_sh [1]),
	.F(\core/n15399_36 )
);
defparam \core/n15399_s27 .INIT=16'h0002;
LUT4 \core/n15390_s28  (
	.I0(\core/n14520_24 ),
	.I1(\core/reg_sh [0]),
	.I2(\core/reg_sh [1]),
	.I3(\core/cpu_state.cpu_state_shift ),
	.F(\core/n15390_36 )
);
defparam \core/n15390_s28 .INIT=16'hFE00;
LUT4 \core/n11949_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [0]),
	.F(\core/n11949_175 )
);
defparam \core/n11949_s141 .INIT=16'hCA00;
LUT4 \core/n11948_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [1]),
	.F(\core/n11948_175 )
);
defparam \core/n11948_s141 .INIT=16'hCA00;
LUT4 \core/n11947_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [2]),
	.F(\core/n11947_175 )
);
defparam \core/n11947_s141 .INIT=16'hCA00;
LUT4 \core/n11946_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [3]),
	.F(\core/n11946_175 )
);
defparam \core/n11946_s141 .INIT=16'hCA00;
LUT4 \core/n11945_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [4]),
	.F(\core/n11945_175 )
);
defparam \core/n11945_s141 .INIT=16'hCA00;
LUT4 \core/n11944_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [5]),
	.F(\core/n11944_175 )
);
defparam \core/n11944_s141 .INIT=16'hCA00;
LUT4 \core/n11943_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [6]),
	.F(\core/n11943_175 )
);
defparam \core/n11943_s141 .INIT=16'hCA00;
LUT4 \core/n11942_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [7]),
	.F(\core/n11942_175 )
);
defparam \core/n11942_s141 .INIT=16'hCA00;
LUT4 \core/n11941_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [8]),
	.F(\core/n11941_175 )
);
defparam \core/n11941_s141 .INIT=16'hCA00;
LUT4 \core/n11940_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [9]),
	.F(\core/n11940_175 )
);
defparam \core/n11940_s141 .INIT=16'hCA00;
LUT4 \core/n11939_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [10]),
	.F(\core/n11939_175 )
);
defparam \core/n11939_s141 .INIT=16'hCA00;
LUT4 \core/n11938_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [11]),
	.F(\core/n11938_175 )
);
defparam \core/n11938_s141 .INIT=16'hCA00;
LUT4 \core/n11937_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [12]),
	.F(\core/n11937_175 )
);
defparam \core/n11937_s141 .INIT=16'hCA00;
LUT4 \core/n11936_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [13]),
	.F(\core/n11936_175 )
);
defparam \core/n11936_s141 .INIT=16'hCA00;
LUT4 \core/n11935_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [14]),
	.F(\core/n11935_175 )
);
defparam \core/n11935_s141 .INIT=16'hCA00;
LUT4 \core/n11934_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [15]),
	.F(\core/n11934_175 )
);
defparam \core/n11934_s141 .INIT=16'hCA00;
LUT4 \core/n11933_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [16]),
	.F(\core/n11933_175 )
);
defparam \core/n11933_s141 .INIT=16'hCA00;
LUT4 \core/n11932_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [17]),
	.F(\core/n11932_175 )
);
defparam \core/n11932_s141 .INIT=16'hCA00;
LUT4 \core/n11931_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [18]),
	.F(\core/n11931_175 )
);
defparam \core/n11931_s141 .INIT=16'hCA00;
LUT4 \core/n11930_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [19]),
	.F(\core/n11930_175 )
);
defparam \core/n11930_s141 .INIT=16'hCA00;
LUT4 \core/n11929_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [20]),
	.F(\core/n11929_175 )
);
defparam \core/n11929_s141 .INIT=16'hCA00;
LUT4 \core/n11928_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [21]),
	.F(\core/n11928_175 )
);
defparam \core/n11928_s141 .INIT=16'hCA00;
LUT4 \core/n11927_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [22]),
	.F(\core/n11927_175 )
);
defparam \core/n11927_s141 .INIT=16'hCA00;
LUT4 \core/n11926_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [23]),
	.F(\core/n11926_175 )
);
defparam \core/n11926_s141 .INIT=16'hCA00;
LUT4 \core/n11925_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [24]),
	.F(\core/n11925_175 )
);
defparam \core/n11925_s141 .INIT=16'hCA00;
LUT4 \core/n11924_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [25]),
	.F(\core/n11924_175 )
);
defparam \core/n11924_s141 .INIT=16'hCA00;
LUT4 \core/n11923_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [26]),
	.F(\core/n11923_175 )
);
defparam \core/n11923_s141 .INIT=16'hCA00;
LUT4 \core/n11922_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [27]),
	.F(\core/n11922_175 )
);
defparam \core/n11922_s141 .INIT=16'hCA00;
LUT4 \core/n11921_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [28]),
	.F(\core/n11921_175 )
);
defparam \core/n11921_s141 .INIT=16'hCA00;
LUT4 \core/n11920_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [29]),
	.F(\core/n11920_175 )
);
defparam \core/n11920_s141 .INIT=16'hCA00;
LUT4 \core/n11919_s141  (
	.I0(\core/decoded_rs1 [0]),
	.I1(\core/decoded_rs2 [0]),
	.I2(\core/cpu_state.cpu_state_ld_rs2 ),
	.I3(\core/cpuregs[1] [30]),
	.F(\core/n11919_175 )
);
defparam \core/n11919_s141 .INIT=16'hCA00;
LUT4 \core/n11918_s141  (
	.I0(\core/cpuregs[1] [31]),
	.I1(\core/decoded_rs1 [0]),
	.I2(\core/decoded_rs2 [0]),
	.I3(\core/cpu_state.cpu_state_ld_rs2 ),
	.F(\core/n11918_175 )
);
defparam \core/n11918_s141 .INIT=16'hA088;
DFFR \core/last_mem_valid_s0  (
	.D(\core/n1742_3 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/last_mem_valid )
);
defparam \core/last_mem_valid_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_31_s0  (
	.D(\core/n2203_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [31])
);
defparam \core/mem_rdata_q_31_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_30_s0  (
	.D(\core/n2204_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [30])
);
defparam \core/mem_rdata_q_30_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_29_s0  (
	.D(\core/n2205_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [29])
);
defparam \core/mem_rdata_q_29_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_28_s0  (
	.D(\core/n2206_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [28])
);
defparam \core/mem_rdata_q_28_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_27_s0  (
	.D(\core/n2207_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [27])
);
defparam \core/mem_rdata_q_27_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_26_s0  (
	.D(\core/n2208_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [26])
);
defparam \core/mem_rdata_q_26_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_25_s0  (
	.D(\core/n2209_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [25])
);
defparam \core/mem_rdata_q_25_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_24_s0  (
	.D(\core/n2210_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [24])
);
defparam \core/mem_rdata_q_24_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_23_s0  (
	.D(\core/n2211_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [23])
);
defparam \core/mem_rdata_q_23_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_22_s0  (
	.D(\core/n2212_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [22])
);
defparam \core/mem_rdata_q_22_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_21_s0  (
	.D(\core/n2213_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [21])
);
defparam \core/mem_rdata_q_21_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_20_s0  (
	.D(\core/n2214_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [20])
);
defparam \core/mem_rdata_q_20_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_14_s0  (
	.D(\core/n2220_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [14])
);
defparam \core/mem_rdata_q_14_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_13_s0  (
	.D(\core/n2221_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [13])
);
defparam \core/mem_rdata_q_13_s0 .INIT=1'b0;
DFF \core/mem_rdata_q_12_s0  (
	.D(\core/n2222_3 ),
	.CLK(clk_in_d),
	.Q(\core/mem_rdata_q [12])
);
defparam \core/mem_rdata_q_12_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_6_s0  (
	.D(\core/mem_rdata_latched [6]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [6])
);
defparam \core/mem_rdata_q_6_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_5_s0  (
	.D(\core/mem_rdata_latched [5]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [5])
);
defparam \core/mem_rdata_q_5_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_4_s0  (
	.D(\core/mem_rdata_latched [4]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [4])
);
defparam \core/mem_rdata_q_4_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_3_s0  (
	.D(\core/mem_rdata_latched [3]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [3])
);
defparam \core/mem_rdata_q_3_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_2_s0  (
	.D(\core/mem_rdata_latched [2]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [2])
);
defparam \core/mem_rdata_q_2_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_1_s0  (
	.D(\core/mem_rdata_latched [1]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [1])
);
defparam \core/mem_rdata_q_1_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_0_s0  (
	.D(\core/mem_rdata_latched [0]),
	.CLK(clk_in_d),
	.CE(\core/mem_xfer ),
	.Q(\core/mem_rdata_q [0])
);
defparam \core/mem_rdata_q_0_s0 .INIT=1'b0;
DFFRE \core/mem_la_secondword_s0  (
	.D(\core/mem_la_read ),
	.CLK(clk_in_d),
	.CE(\core/mem_la_secondword_8 ),
	.RESET(\core/n2306_5 ),
	.Q(\core/mem_la_secondword )
);
defparam \core/mem_la_secondword_s0 .INIT=1'b0;
DFFRE \core/prefetched_high_word_s0  (
	.D(\core/n2421_3 ),
	.CLK(clk_in_d),
	.CE(\core/prefetched_high_word_6 ),
	.RESET(\core/n19817_3 ),
	.Q(\core/prefetched_high_word )
);
defparam \core/prefetched_high_word_s0 .INIT=1'b0;
DFFE \core/mem_addr_31_s0  (
	.D(\core/mem_la_addr [31]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[31])
);
defparam \core/mem_addr_31_s0 .INIT=1'b0;
DFFE \core/mem_addr_30_s0  (
	.D(\core/mem_la_addr [30]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[30])
);
defparam \core/mem_addr_30_s0 .INIT=1'b0;
DFFE \core/mem_addr_29_s0  (
	.D(\core/mem_la_addr [29]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[29])
);
defparam \core/mem_addr_29_s0 .INIT=1'b0;
DFFE \core/mem_addr_28_s0  (
	.D(\core/mem_la_addr [28]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[28])
);
defparam \core/mem_addr_28_s0 .INIT=1'b0;
DFFE \core/mem_addr_27_s0  (
	.D(\core/mem_la_addr [27]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[27])
);
defparam \core/mem_addr_27_s0 .INIT=1'b0;
DFFE \core/mem_addr_26_s0  (
	.D(\core/mem_la_addr [26]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[26])
);
defparam \core/mem_addr_26_s0 .INIT=1'b0;
DFFE \core/mem_addr_25_s0  (
	.D(\core/mem_la_addr [25]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[25])
);
defparam \core/mem_addr_25_s0 .INIT=1'b0;
DFFE \core/mem_addr_24_s0  (
	.D(\core/mem_la_addr [24]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[24])
);
defparam \core/mem_addr_24_s0 .INIT=1'b0;
DFFE \core/mem_addr_23_s0  (
	.D(\core/mem_la_addr [23]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[23])
);
defparam \core/mem_addr_23_s0 .INIT=1'b0;
DFFE \core/mem_addr_22_s0  (
	.D(\core/mem_la_addr [22]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[22])
);
defparam \core/mem_addr_22_s0 .INIT=1'b0;
DFFE \core/mem_addr_21_s0  (
	.D(\core/mem_la_addr [21]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[21])
);
defparam \core/mem_addr_21_s0 .INIT=1'b0;
DFFE \core/mem_addr_20_s0  (
	.D(\core/mem_la_addr [20]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[20])
);
defparam \core/mem_addr_20_s0 .INIT=1'b0;
DFFE \core/mem_addr_19_s0  (
	.D(\core/mem_la_addr [19]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[19])
);
defparam \core/mem_addr_19_s0 .INIT=1'b0;
DFFE \core/mem_addr_18_s0  (
	.D(\core/mem_la_addr [18]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[18])
);
defparam \core/mem_addr_18_s0 .INIT=1'b0;
DFFE \core/mem_addr_17_s0  (
	.D(\core/mem_la_addr [17]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[17])
);
defparam \core/mem_addr_17_s0 .INIT=1'b0;
DFFE \core/mem_addr_16_s0  (
	.D(\core/mem_la_addr [16]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[16])
);
defparam \core/mem_addr_16_s0 .INIT=1'b0;
DFFE \core/mem_addr_15_s0  (
	.D(\core/mem_la_addr [15]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[15])
);
defparam \core/mem_addr_15_s0 .INIT=1'b0;
DFFE \core/mem_addr_14_s0  (
	.D(\core/mem_la_addr [14]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[14])
);
defparam \core/mem_addr_14_s0 .INIT=1'b0;
DFFE \core/mem_addr_13_s0  (
	.D(\core/mem_la_addr [13]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[13])
);
defparam \core/mem_addr_13_s0 .INIT=1'b0;
DFFE \core/mem_addr_12_s0  (
	.D(\core/mem_la_addr [12]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[12])
);
defparam \core/mem_addr_12_s0 .INIT=1'b0;
DFFE \core/mem_addr_11_s0  (
	.D(\core/mem_la_addr [11]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[11])
);
defparam \core/mem_addr_11_s0 .INIT=1'b0;
DFFE \core/mem_addr_10_s0  (
	.D(\core/mem_la_addr [10]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[10])
);
defparam \core/mem_addr_10_s0 .INIT=1'b0;
DFFE \core/mem_addr_9_s0  (
	.D(\core/mem_la_addr [9]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[9])
);
defparam \core/mem_addr_9_s0 .INIT=1'b0;
DFFE \core/mem_addr_8_s0  (
	.D(\core/mem_la_addr [8]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[8])
);
defparam \core/mem_addr_8_s0 .INIT=1'b0;
DFFE \core/mem_addr_7_s0  (
	.D(\core/mem_la_addr [7]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[7])
);
defparam \core/mem_addr_7_s0 .INIT=1'b0;
DFFE \core/mem_addr_6_s0  (
	.D(\core/mem_la_addr [6]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[6])
);
defparam \core/mem_addr_6_s0 .INIT=1'b0;
DFFE \core/mem_addr_5_s0  (
	.D(\core/mem_la_addr [5]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[5])
);
defparam \core/mem_addr_5_s0 .INIT=1'b0;
DFFE \core/mem_addr_4_s0  (
	.D(\core/mem_la_addr [4]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[4])
);
defparam \core/mem_addr_4_s0 .INIT=1'b0;
DFFE \core/mem_addr_3_s0  (
	.D(\core/mem_la_addr [3]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[3])
);
defparam \core/mem_addr_3_s0 .INIT=1'b0;
DFFE \core/mem_addr_2_s0  (
	.D(\core/mem_la_addr [2]),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.Q(mem_addr_Z[2])
);
defparam \core/mem_addr_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_3_s0  (
	.D(\core/n2317_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[3])
);
defparam \core/mem_wstrb_3_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_2_s0  (
	.D(\core/n2316_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[2])
);
defparam \core/mem_wstrb_2_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_1_s0  (
	.D(\core/n2315_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[1])
);
defparam \core/mem_wstrb_1_s0 .INIT=1'b0;
DFFRE \core/mem_wstrb_0_s0  (
	.D(\core/n2314_3 ),
	.CLK(clk_in_d),
	.CE(\core/n19690_3 ),
	.RESET(\core/n2528_10 ),
	.Q(mem_wstrb_Z[0])
);
defparam \core/mem_wstrb_0_s0 .INIT=1'b0;
DFFE \core/mem_wdata_31_s0  (
	.D(\core/mem_la_wdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[31])
);
defparam \core/mem_wdata_31_s0 .INIT=1'b0;
DFFE \core/mem_wdata_30_s0  (
	.D(\core/mem_la_wdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[30])
);
defparam \core/mem_wdata_30_s0 .INIT=1'b0;
DFFE \core/mem_wdata_29_s0  (
	.D(\core/mem_la_wdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[29])
);
defparam \core/mem_wdata_29_s0 .INIT=1'b0;
DFFE \core/mem_wdata_28_s0  (
	.D(\core/mem_la_wdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[28])
);
defparam \core/mem_wdata_28_s0 .INIT=1'b0;
DFFE \core/mem_wdata_27_s0  (
	.D(\core/mem_la_wdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[27])
);
defparam \core/mem_wdata_27_s0 .INIT=1'b0;
DFFE \core/mem_wdata_26_s0  (
	.D(\core/mem_la_wdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[26])
);
defparam \core/mem_wdata_26_s0 .INIT=1'b0;
DFFE \core/mem_wdata_25_s0  (
	.D(\core/mem_la_wdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[25])
);
defparam \core/mem_wdata_25_s0 .INIT=1'b0;
DFFE \core/mem_wdata_24_s0  (
	.D(\core/mem_la_wdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[24])
);
defparam \core/mem_wdata_24_s0 .INIT=1'b0;
DFFE \core/mem_wdata_23_s0  (
	.D(\core/mem_la_wdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[23])
);
defparam \core/mem_wdata_23_s0 .INIT=1'b0;
DFFE \core/mem_wdata_22_s0  (
	.D(\core/mem_la_wdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[22])
);
defparam \core/mem_wdata_22_s0 .INIT=1'b0;
DFFE \core/mem_wdata_21_s0  (
	.D(\core/mem_la_wdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[21])
);
defparam \core/mem_wdata_21_s0 .INIT=1'b0;
DFFE \core/mem_wdata_20_s0  (
	.D(\core/mem_la_wdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[20])
);
defparam \core/mem_wdata_20_s0 .INIT=1'b0;
DFFE \core/mem_wdata_19_s0  (
	.D(\core/mem_la_wdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[19])
);
defparam \core/mem_wdata_19_s0 .INIT=1'b0;
DFFE \core/mem_wdata_18_s0  (
	.D(\core/mem_la_wdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[18])
);
defparam \core/mem_wdata_18_s0 .INIT=1'b0;
DFFE \core/mem_wdata_17_s0  (
	.D(\core/mem_la_wdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[17])
);
defparam \core/mem_wdata_17_s0 .INIT=1'b0;
DFFE \core/mem_wdata_16_s0  (
	.D(\core/mem_la_wdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[16])
);
defparam \core/mem_wdata_16_s0 .INIT=1'b0;
DFFE \core/mem_wdata_15_s0  (
	.D(\core/mem_la_wdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[15])
);
defparam \core/mem_wdata_15_s0 .INIT=1'b0;
DFFE \core/mem_wdata_14_s0  (
	.D(\core/mem_la_wdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[14])
);
defparam \core/mem_wdata_14_s0 .INIT=1'b0;
DFFE \core/mem_wdata_13_s0  (
	.D(\core/mem_la_wdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[13])
);
defparam \core/mem_wdata_13_s0 .INIT=1'b0;
DFFE \core/mem_wdata_12_s0  (
	.D(\core/mem_la_wdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[12])
);
defparam \core/mem_wdata_12_s0 .INIT=1'b0;
DFFE \core/mem_wdata_11_s0  (
	.D(\core/mem_la_wdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[11])
);
defparam \core/mem_wdata_11_s0 .INIT=1'b0;
DFFE \core/mem_wdata_10_s0  (
	.D(\core/mem_la_wdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[10])
);
defparam \core/mem_wdata_10_s0 .INIT=1'b0;
DFFE \core/mem_wdata_9_s0  (
	.D(\core/mem_la_wdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[9])
);
defparam \core/mem_wdata_9_s0 .INIT=1'b0;
DFFE \core/mem_wdata_8_s0  (
	.D(\core/mem_la_wdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[8])
);
defparam \core/mem_wdata_8_s0 .INIT=1'b0;
DFFE \core/mem_wdata_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[7])
);
defparam \core/mem_wdata_7_s0 .INIT=1'b0;
DFFE \core/mem_wdata_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[6])
);
defparam \core/mem_wdata_6_s0 .INIT=1'b0;
DFFE \core/mem_wdata_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[5])
);
defparam \core/mem_wdata_5_s0 .INIT=1'b0;
DFFE \core/mem_wdata_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[4])
);
defparam \core/mem_wdata_4_s0 .INIT=1'b0;
DFFE \core/mem_wdata_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[3])
);
defparam \core/mem_wdata_3_s0 .INIT=1'b0;
DFFE \core/mem_wdata_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[2])
);
defparam \core/mem_wdata_2_s0 .INIT=1'b0;
DFFE \core/mem_wdata_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[1])
);
defparam \core/mem_wdata_1_s0 .INIT=1'b0;
DFFE \core/mem_wdata_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in_d),
	.CE(\core/n19816_3 ),
	.Q(mem_wdata_Z[0])
);
defparam \core/mem_wdata_0_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_15_s0  (
	.D(mem_rdata[31]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [15])
);
defparam \core/mem_16bit_buffer_15_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_14_s0  (
	.D(mem_rdata[30]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [14])
);
defparam \core/mem_16bit_buffer_14_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_13_s0  (
	.D(mem_rdata[29]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [13])
);
defparam \core/mem_16bit_buffer_13_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_12_s0  (
	.D(mem_rdata[28]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [12])
);
defparam \core/mem_16bit_buffer_12_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_11_s0  (
	.D(mem_rdata[27]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [11])
);
defparam \core/mem_16bit_buffer_11_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_10_s0  (
	.D(mem_rdata[26]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [10])
);
defparam \core/mem_16bit_buffer_10_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_9_s0  (
	.D(mem_rdata[25]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [9])
);
defparam \core/mem_16bit_buffer_9_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_8_s0  (
	.D(mem_rdata[24]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [8])
);
defparam \core/mem_16bit_buffer_8_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_7_s0  (
	.D(mem_rdata[23]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [7])
);
defparam \core/mem_16bit_buffer_7_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_6_s0  (
	.D(mem_rdata[22]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [6])
);
defparam \core/mem_16bit_buffer_6_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_5_s0  (
	.D(mem_rdata[21]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [5])
);
defparam \core/mem_16bit_buffer_5_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_4_s0  (
	.D(mem_rdata[20]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [4])
);
defparam \core/mem_16bit_buffer_4_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_3_s0  (
	.D(mem_rdata[19]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [3])
);
defparam \core/mem_16bit_buffer_3_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_2_s0  (
	.D(mem_rdata[18]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [2])
);
defparam \core/mem_16bit_buffer_2_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_1_s0  (
	.D(mem_rdata[17]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [1])
);
defparam \core/mem_16bit_buffer_1_s0 .INIT=1'b0;
DFFE \core/mem_16bit_buffer_0_s0  (
	.D(mem_rdata[16]),
	.CLK(clk_in_d),
	.CE(\core/mem_16bit_buffer_15_7 ),
	.Q(\core/mem_16bit_buffer [0])
);
defparam \core/mem_16bit_buffer_0_s0 .INIT=1'b0;
DFF \core/is_lui_auipc_jal_s0  (
	.D(\core/n5300_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_lui_auipc_jal )
);
defparam \core/is_lui_auipc_jal_s0 .INIT=1'b0;
DFFR \core/is_lui_auipc_jal_jalr_addi_add_sub_s0  (
	.D(\core/n5301_3 ),
	.CLK(clk_in_d),
	.RESET(\core/n5851_3 ),
	.Q(\core/is_lui_auipc_jal_jalr_addi_add_sub )
);
defparam \core/is_lui_auipc_jal_jalr_addi_add_sub_s0 .INIT=1'b0;
DFF \core/is_slti_blt_slt_s0  (
	.D(\core/n5302_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_slti_blt_slt )
);
defparam \core/is_slti_blt_slt_s0 .INIT=1'b0;
DFF \core/is_sltiu_bltu_sltu_s0  (
	.D(\core/n5303_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_sltiu_bltu_sltu )
);
defparam \core/is_sltiu_bltu_sltu_s0 .INIT=1'b0;
DFF \core/is_lbu_lhu_lw_s0  (
	.D(\core/n5304_3 ),
	.CLK(clk_in_d),
	.Q(\core/is_lbu_lhu_lw )
);
defparam \core/is_lbu_lhu_lw_s0 .INIT=1'b0;
DFFR \core/is_compare_s0  (
	.D(\core/n5305_3 ),
	.CLK(clk_in_d),
	.RESET(\core/n21098_7 ),
	.Q(\core/is_compare )
);
defparam \core/is_compare_s0 .INIT=1'b0;
DFFSE \core/instr_lui_s0  (
	.D(\core/n5312_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5772_6 ),
	.Q(\core/instr_lui )
);
defparam \core/instr_lui_s0 .INIT=1'b1;
DFFE \core/instr_auipc_s0  (
	.D(\core/n5317_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_auipc )
);
defparam \core/instr_auipc_s0 .INIT=1'b0;
DFFSE \core/instr_jal_s0  (
	.D(\core/n5324_13 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5771_8 ),
	.Q(\core/instr_jal )
);
defparam \core/instr_jal_s0 .INIT=1'b1;
DFFSE \core/instr_jalr_s0  (
	.D(\core/n5332_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5767_5 ),
	.Q(\core/instr_jalr )
);
defparam \core/instr_jalr_s0 .INIT=1'b1;
DFFE \core/instr_retirq_s0  (
	.D(\core/n5407_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_retirq )
);
defparam \core/instr_retirq_s0 .INIT=1'b0;
DFFE \core/instr_waitirq_s0  (
	.D(\core/n5346_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/instr_waitirq )
);
defparam \core/instr_waitirq_s0 .INIT=1'b0;
DFFRE \core/instr_dret_s0  (
	.D(\core/n5359_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n519_5),
	.Q(\core/instr_dret )
);
defparam \core/instr_dret_s0 .INIT=1'b0;
DFFRE \core/instr_fence_s0  (
	.D(\core/n5364_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n519_5),
	.Q(\core/instr_fence )
);
defparam \core/instr_fence_s0 .INIT=1'b0;
DFFRE \core/is_beq_bne_blt_bge_bltu_bgeu_s0  (
	.D(\core/n5770_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(n519_5),
	.Q(\core/is_beq_bne_blt_bge_bltu_bgeu )
);
defparam \core/is_beq_bne_blt_bge_bltu_bgeu_s0 .INIT=1'b0;
DFFE \core/is_lb_lh_lw_lbu_lhu_s0  (
	.D(\core/n5766_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_lb_lh_lw_lbu_lhu )
);
defparam \core/is_lb_lh_lw_lbu_lhu_s0 .INIT=1'b0;
DFFSE \core/is_sb_sh_sw_s0  (
	.D(\core/n5376_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.SET(\core/n5769_11 ),
	.Q(\core/is_sb_sh_sw )
);
defparam \core/is_sb_sh_sw_s0 .INIT=1'b1;
DFFE \core/is_alu_reg_imm_s0  (
	.D(\core/n5765_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_alu_reg_imm )
);
defparam \core/is_alu_reg_imm_s0 .INIT=1'b0;
DFFE \core/is_alu_reg_reg_s0  (
	.D(\core/n5768_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_alu_reg_reg )
);
defparam \core/is_alu_reg_reg_s0 .INIT=1'b0;
DFFE \core/is_csr_ins_s0  (
	.D(\core/n5393_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/is_csr_ins )
);
defparam \core/is_csr_ins_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_31_s0  (
	.D(\core/n5735_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [31])
);
defparam \core/decoded_imm_uj_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_19_s0  (
	.D(\core/n5747_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [19])
);
defparam \core/decoded_imm_uj_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_18_s0  (
	.D(\core/n5748_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [18])
);
defparam \core/decoded_imm_uj_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_17_s0  (
	.D(\core/n5749_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [17])
);
defparam \core/decoded_imm_uj_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_16_s0  (
	.D(\core/n5750_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [16])
);
defparam \core/decoded_imm_uj_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_15_s0  (
	.D(\core/n5751_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [15])
);
defparam \core/decoded_imm_uj_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_14_s0  (
	.D(\core/n5752_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [14])
);
defparam \core/decoded_imm_uj_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_13_s0  (
	.D(\core/n5753_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [13])
);
defparam \core/decoded_imm_uj_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_12_s0  (
	.D(\core/mem_rdata_latched [12]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [12])
);
defparam \core/decoded_imm_uj_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_11_s0  (
	.D(\core/n5754_7 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [11])
);
defparam \core/decoded_imm_uj_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_10_s0  (
	.D(\core/n5755_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [10])
);
defparam \core/decoded_imm_uj_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_9_s0  (
	.D(\core/n5756_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [9])
);
defparam \core/decoded_imm_uj_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_8_s0  (
	.D(\core/n5757_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [8])
);
defparam \core/decoded_imm_uj_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_7_s0  (
	.D(\core/n5758_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [7])
);
defparam \core/decoded_imm_uj_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_6_s0  (
	.D(\core/n5759_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [6])
);
defparam \core/decoded_imm_uj_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_5_s0  (
	.D(\core/n5760_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [5])
);
defparam \core/decoded_imm_uj_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_4_s0  (
	.D(\core/n5761_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [4])
);
defparam \core/decoded_imm_uj_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_3_s0  (
	.D(\core/n5762_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [3])
);
defparam \core/decoded_imm_uj_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_2_s0  (
	.D(\core/n5763_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [2])
);
defparam \core/decoded_imm_uj_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_uj_1_s0  (
	.D(\core/n5764_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_imm_uj [1])
);
defparam \core/decoded_imm_uj_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_4_s0  (
	.D(\core/n5706_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [4])
);
defparam \core/decoded_rd_4_s0 .INIT=1'b0;
DFFE \core/decoded_rd_3_s0  (
	.D(\core/n5707_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [3])
);
defparam \core/decoded_rd_3_s0 .INIT=1'b0;
DFFE \core/decoded_rd_2_s0  (
	.D(\core/n5708_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [2])
);
defparam \core/decoded_rd_2_s0 .INIT=1'b0;
DFFE \core/decoded_rd_1_s0  (
	.D(\core/n5709_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [1])
);
defparam \core/decoded_rd_1_s0 .INIT=1'b0;
DFFE \core/decoded_rd_0_s0  (
	.D(\core/n5710_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rd [0])
);
defparam \core/decoded_rd_0_s0 .INIT=1'b0;
DFFRE \core/decoded_rs1_5_s0  (
	.D(\core/n5408_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_rs1 [5])
);
defparam \core/decoded_rs1_5_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_4_s0  (
	.D(\core/n5712_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [4])
);
defparam \core/decoded_rs1_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_3_s0  (
	.D(\core/n5713_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [3])
);
defparam \core/decoded_rs1_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_2_s0  (
	.D(\core/n5714_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [2])
);
defparam \core/decoded_rs1_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_1_s0  (
	.D(\core/n5715_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [1])
);
defparam \core/decoded_rs1_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs1_0_s0  (
	.D(\core/n5716_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs1 [0])
);
defparam \core/decoded_rs1_0_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_4_s0  (
	.D(\core/n5718_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [4])
);
defparam \core/decoded_rs2_4_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_3_s0  (
	.D(\core/n5719_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [3])
);
defparam \core/decoded_rs2_3_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_2_s0  (
	.D(\core/n5720_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [2])
);
defparam \core/decoded_rs2_2_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_1_s0  (
	.D(\core/n5721_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [1])
);
defparam \core/decoded_rs2_1_s0 .INIT=1'b0;
DFFE \core/decoded_rs2_0_s0  (
	.D(\core/n5722_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/decoded_rs2 [0])
);
defparam \core/decoded_rs2_0_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_11_s0  (
	.D(\core/mem_rdata_latched [31]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [11])
);
defparam \core/decoded_csr_11_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_10_s0  (
	.D(\core/mem_rdata_latched [30]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [10])
);
defparam \core/decoded_csr_10_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_9_s0  (
	.D(\core/mem_rdata_latched [29]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [9])
);
defparam \core/decoded_csr_9_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_8_s0  (
	.D(\core/mem_rdata_latched [28]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [8])
);
defparam \core/decoded_csr_8_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_7_s0  (
	.D(\core/mem_rdata_latched [27]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [7])
);
defparam \core/decoded_csr_7_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_6_s0  (
	.D(\core/mem_rdata_latched [26]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [6])
);
defparam \core/decoded_csr_6_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_5_s0  (
	.D(\core/mem_rdata_latched [25]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [5])
);
defparam \core/decoded_csr_5_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_4_s0  (
	.D(\core/mem_rdata_latched [24]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [4])
);
defparam \core/decoded_csr_4_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_3_s0  (
	.D(\core/mem_rdata_latched [23]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [3])
);
defparam \core/decoded_csr_3_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_2_s0  (
	.D(\core/mem_rdata_latched [22]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [2])
);
defparam \core/decoded_csr_2_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_1_s0  (
	.D(\core/mem_rdata_latched [21]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [1])
);
defparam \core/decoded_csr_1_s0 .INIT=1'b0;
DFFRE \core/decoded_csr_0_s0  (
	.D(\core/mem_rdata_latched [20]),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.RESET(\core/n5711_6 ),
	.Q(\core/decoded_csr [0])
);
defparam \core/decoded_csr_0_s0 .INIT=1'b0;
DFFE \core/compressed_instr_s0  (
	.D(\core/n5416_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5306_3 ),
	.Q(\core/compressed_instr )
);
defparam \core/compressed_instr_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_31_s0  (
	.D(\core/mem_rdata_q [31]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [31])
);
defparam \core/pcpi_insn_31_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_30_s0  (
	.D(\core/mem_rdata_q [30]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [30])
);
defparam \core/pcpi_insn_30_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_29_s0  (
	.D(\core/mem_rdata_q [29]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [29])
);
defparam \core/pcpi_insn_29_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_28_s0  (
	.D(\core/mem_rdata_q [28]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [28])
);
defparam \core/pcpi_insn_28_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_27_s0  (
	.D(\core/mem_rdata_q [27]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [27])
);
defparam \core/pcpi_insn_27_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_26_s0  (
	.D(\core/mem_rdata_q [26]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [26])
);
defparam \core/pcpi_insn_26_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_25_s0  (
	.D(\core/mem_rdata_q [25]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [25])
);
defparam \core/pcpi_insn_25_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_14_s0  (
	.D(\core/mem_rdata_q [14]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [14])
);
defparam \core/pcpi_insn_14_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_13_s0  (
	.D(\core/mem_rdata_q [13]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [13])
);
defparam \core/pcpi_insn_13_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_12_s0  (
	.D(\core/mem_rdata_q [12]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [12])
);
defparam \core/pcpi_insn_12_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_6_s0  (
	.D(\core/mem_rdata_q [6]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [6])
);
defparam \core/pcpi_insn_6_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_5_s0  (
	.D(\core/mem_rdata_q [5]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [5])
);
defparam \core/pcpi_insn_5_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_4_s0  (
	.D(\core/mem_rdata_q [4]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [4])
);
defparam \core/pcpi_insn_4_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_3_s0  (
	.D(\core/mem_rdata_q [3]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [3])
);
defparam \core/pcpi_insn_3_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_2_s0  (
	.D(\core/mem_rdata_q [2]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [2])
);
defparam \core/pcpi_insn_2_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_1_s0  (
	.D(\core/mem_rdata_q [1]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [1])
);
defparam \core/pcpi_insn_1_s0 .INIT=1'b0;
DFFE \core/pcpi_insn_0_s0  (
	.D(\core/mem_rdata_q [0]),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/pcpi_insn [0])
);
defparam \core/pcpi_insn_0_s0 .INIT=1'b0;
DFFRE \core/instr_beq_s0  (
	.D(\core/n5853_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_beq )
);
defparam \core/instr_beq_s0 .INIT=1'b0;
DFFRE \core/instr_bne_s0  (
	.D(\core/n5856_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bne )
);
defparam \core/instr_bne_s0 .INIT=1'b0;
DFFRE \core/instr_blt_s0  (
	.D(\core/n5859_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_blt )
);
defparam \core/instr_blt_s0 .INIT=1'b0;
DFFRE \core/instr_bge_s0  (
	.D(\core/n5863_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bge )
);
defparam \core/instr_bge_s0 .INIT=1'b0;
DFFRE \core/instr_bltu_s0  (
	.D(\core/n5867_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bltu )
);
defparam \core/instr_bltu_s0 .INIT=1'b0;
DFFRE \core/instr_bgeu_s0  (
	.D(\core/n5872_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_bgeu )
);
defparam \core/instr_bgeu_s0 .INIT=1'b0;
DFFE \core/instr_lb_s0  (
	.D(\core/n5874_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lb )
);
defparam \core/instr_lb_s0 .INIT=1'b0;
DFFE \core/instr_lh_s0  (
	.D(\core/n5877_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lh )
);
defparam \core/instr_lh_s0 .INIT=1'b0;
DFFE \core/instr_lw_s0  (
	.D(\core/n5880_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lw )
);
defparam \core/instr_lw_s0 .INIT=1'b0;
DFFE \core/instr_lbu_s0  (
	.D(\core/n5883_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lbu )
);
defparam \core/instr_lbu_s0 .INIT=1'b0;
DFFE \core/instr_lhu_s0  (
	.D(\core/n5887_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_lhu )
);
defparam \core/instr_lhu_s0 .INIT=1'b0;
DFFE \core/instr_sb_s0  (
	.D(\core/n5889_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sb )
);
defparam \core/instr_sb_s0 .INIT=1'b0;
DFFE \core/instr_sh_s0  (
	.D(\core/n5892_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sh )
);
defparam \core/instr_sh_s0 .INIT=1'b0;
DFFE \core/instr_sw_s0  (
	.D(\core/n5895_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_sw )
);
defparam \core/instr_sw_s0 .INIT=1'b0;
DFFRE \core/instr_addi_s0  (
	.D(\core/n5897_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_addi )
);
defparam \core/instr_addi_s0 .INIT=1'b0;
DFFRE \core/instr_slti_s0  (
	.D(\core/n5900_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_slti )
);
defparam \core/instr_slti_s0 .INIT=1'b0;
DFFRE \core/instr_sltiu_s0  (
	.D(\core/n5904_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sltiu )
);
defparam \core/instr_sltiu_s0 .INIT=1'b0;
DFFRE \core/instr_xori_s0  (
	.D(\core/n5907_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_xori )
);
defparam \core/instr_xori_s0 .INIT=1'b0;
DFFRE \core/instr_ori_s0  (
	.D(\core/n5911_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_ori )
);
defparam \core/instr_ori_s0 .INIT=1'b0;
DFFRE \core/instr_andi_s0  (
	.D(\core/n5916_5 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_andi )
);
defparam \core/instr_andi_s0 .INIT=1'b0;
DFFE \core/instr_slli_s0  (
	.D(\core/n5921_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_slli )
);
defparam \core/instr_slli_s0 .INIT=1'b0;
DFFE \core/instr_srli_s0  (
	.D(\core/n5927_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srli )
);
defparam \core/instr_srli_s0 .INIT=1'b0;
DFFE \core/instr_srai_s0  (
	.D(\core/n5934_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_srai )
);
defparam \core/instr_srai_s0 .INIT=1'b0;
DFFRE \core/instr_add_s0  (
	.D(\core/n5938_6 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_add )
);
defparam \core/instr_add_s0 .INIT=1'b0;
DFFRE \core/instr_sub_s0  (
	.D(\core/n5943_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sub )
);
defparam \core/instr_sub_s0 .INIT=1'b0;
DFFRE \core/instr_sll_s0  (
	.D(\core/n5948_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sll )
);
defparam \core/instr_sll_s0 .INIT=1'b0;
DFFRE \core/instr_slt_s0  (
	.D(\core/n5953_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_slt )
);
defparam \core/instr_slt_s0 .INIT=1'b0;
DFFRE \core/instr_sltu_s0  (
	.D(\core/n5959_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sltu )
);
defparam \core/instr_sltu_s0 .INIT=1'b0;
DFFRE \core/instr_xor_s0  (
	.D(\core/n5964_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_xor )
);
defparam \core/instr_xor_s0 .INIT=1'b0;
DFFRE \core/instr_srl_s0  (
	.D(\core/n5970_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_srl )
);
defparam \core/instr_srl_s0 .INIT=1'b0;
DFFRE \core/instr_sra_s0  (
	.D(\core/n5977_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_sra )
);
defparam \core/instr_sra_s0 .INIT=1'b0;
DFFRE \core/instr_or_s0  (
	.D(\core/n5983_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_or )
);
defparam \core/instr_or_s0 .INIT=1'b0;
DFFRE \core/instr_and_s0  (
	.D(\core/n5990_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_and )
);
defparam \core/instr_and_s0 .INIT=1'b0;
DFFE \core/instr_ecall_ebreak_s0  (
	.D(\core/n6005_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_ecall_ebreak )
);
defparam \core/instr_ecall_ebreak_s0 .INIT=1'b0;
DFFRE \core/instr_csrrc_s0  (
	.D(\core/n6015_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrc )
);
defparam \core/instr_csrrc_s0 .INIT=1'b0;
DFFRE \core/instr_csrrci_s0  (
	.D(\core/n6026_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrci )
);
defparam \core/instr_csrrci_s0 .INIT=1'b0;
DFFRE \core/instr_csrrs_s0  (
	.D(\core/n6035_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrs )
);
defparam \core/instr_csrrs_s0 .INIT=1'b0;
DFFRE \core/instr_csrrsi_s0  (
	.D(\core/n6045_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrsi )
);
defparam \core/instr_csrrsi_s0 .INIT=1'b0;
DFFRE \core/instr_csrrw_s0  (
	.D(\core/n6054_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrw )
);
defparam \core/instr_csrrw_s0 .INIT=1'b0;
DFFRE \core/instr_csrrwi_s0  (
	.D(\core/n6064_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.RESET(n519_5),
	.Q(\core/instr_csrrwi )
);
defparam \core/instr_csrrwi_s0 .INIT=1'b0;
DFFE \core/instr_getq_s0  (
	.D(\core/n6070_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_getq )
);
defparam \core/instr_getq_s0 .INIT=1'b0;
DFFE \core/instr_setq_s0  (
	.D(\core/n6077_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_setq )
);
defparam \core/instr_setq_s0 .INIT=1'b0;
DFFE \core/instr_maskirq_s0  (
	.D(\core/n6085_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_maskirq )
);
defparam \core/instr_maskirq_s0 .INIT=1'b0;
DFFE \core/instr_timer_s0  (
	.D(\core/n6093_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/instr_timer )
);
defparam \core/instr_timer_s0 .INIT=1'b0;
DFFE \core/is_slli_srli_srai_s0  (
	.D(\core/n6110_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_slli_srli_srai )
);
defparam \core/is_slli_srli_srai_s0 .INIT=1'b0;
DFFE \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0  (
	.D(\core/n6128_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_jalr_addi_slti_sltiu_xori_ori_andi )
);
defparam \core/is_jalr_addi_slti_sltiu_xori_ori_andi_s0 .INIT=1'b0;
DFFE \core/is_sll_srl_sra_s0  (
	.D(\core/n6145_3 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/is_sll_srl_sra )
);
defparam \core/is_sll_srl_sra_s0 .INIT=1'b0;
DFFE \core/decoded_imm_31_s0  (
	.D(\core/n6157_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [31])
);
defparam \core/decoded_imm_31_s0 .INIT=1'b0;
DFFE \core/decoded_imm_30_s0  (
	.D(\core/n6160_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [30])
);
defparam \core/decoded_imm_30_s0 .INIT=1'b0;
DFFE \core/decoded_imm_29_s0  (
	.D(\core/n6163_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [29])
);
defparam \core/decoded_imm_29_s0 .INIT=1'b0;
DFFE \core/decoded_imm_28_s0  (
	.D(\core/n6166_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [28])
);
defparam \core/decoded_imm_28_s0 .INIT=1'b0;
DFFE \core/decoded_imm_27_s0  (
	.D(\core/n6169_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [27])
);
defparam \core/decoded_imm_27_s0 .INIT=1'b0;
DFFE \core/decoded_imm_26_s0  (
	.D(\core/n6172_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [26])
);
defparam \core/decoded_imm_26_s0 .INIT=1'b0;
DFFE \core/decoded_imm_25_s0  (
	.D(\core/n6175_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [25])
);
defparam \core/decoded_imm_25_s0 .INIT=1'b0;
DFFE \core/decoded_imm_24_s0  (
	.D(\core/n6178_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [24])
);
defparam \core/decoded_imm_24_s0 .INIT=1'b0;
DFFE \core/decoded_imm_23_s0  (
	.D(\core/n6181_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [23])
);
defparam \core/decoded_imm_23_s0 .INIT=1'b0;
DFFE \core/decoded_imm_22_s0  (
	.D(\core/n6184_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [22])
);
defparam \core/decoded_imm_22_s0 .INIT=1'b0;
DFFE \core/decoded_imm_21_s0  (
	.D(\core/n6187_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [21])
);
defparam \core/decoded_imm_21_s0 .INIT=1'b0;
DFFE \core/decoded_imm_20_s0  (
	.D(\core/n6190_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [20])
);
defparam \core/decoded_imm_20_s0 .INIT=1'b0;
DFFE \core/decoded_imm_19_s0  (
	.D(\core/n6193_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [19])
);
defparam \core/decoded_imm_19_s0 .INIT=1'b0;
DFFE \core/decoded_imm_18_s0  (
	.D(\core/n6196_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [18])
);
defparam \core/decoded_imm_18_s0 .INIT=1'b0;
DFFE \core/decoded_imm_17_s0  (
	.D(\core/n6199_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [17])
);
defparam \core/decoded_imm_17_s0 .INIT=1'b0;
DFFE \core/decoded_imm_16_s0  (
	.D(\core/n6202_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [16])
);
defparam \core/decoded_imm_16_s0 .INIT=1'b0;
DFFE \core/decoded_imm_15_s0  (
	.D(\core/n6205_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [15])
);
defparam \core/decoded_imm_15_s0 .INIT=1'b0;
DFFE \core/decoded_imm_14_s0  (
	.D(\core/n6208_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [14])
);
defparam \core/decoded_imm_14_s0 .INIT=1'b0;
DFFE \core/decoded_imm_13_s0  (
	.D(\core/n6211_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [13])
);
defparam \core/decoded_imm_13_s0 .INIT=1'b0;
DFFE \core/decoded_imm_12_s0  (
	.D(\core/n6214_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [12])
);
defparam \core/decoded_imm_12_s0 .INIT=1'b0;
DFFE \core/decoded_imm_11_s0  (
	.D(\core/n6217_9 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [11])
);
defparam \core/decoded_imm_11_s0 .INIT=1'b0;
DFFE \core/decoded_imm_10_s0  (
	.D(\core/n6220_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [10])
);
defparam \core/decoded_imm_10_s0 .INIT=1'b0;
DFFE \core/decoded_imm_9_s0  (
	.D(\core/n6223_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [9])
);
defparam \core/decoded_imm_9_s0 .INIT=1'b0;
DFFE \core/decoded_imm_8_s0  (
	.D(\core/n6226_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [8])
);
defparam \core/decoded_imm_8_s0 .INIT=1'b0;
DFFE \core/decoded_imm_7_s0  (
	.D(\core/n6229_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [7])
);
defparam \core/decoded_imm_7_s0 .INIT=1'b0;
DFFE \core/decoded_imm_6_s0  (
	.D(\core/n6232_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [6])
);
defparam \core/decoded_imm_6_s0 .INIT=1'b0;
DFFE \core/decoded_imm_5_s0  (
	.D(\core/n6235_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [5])
);
defparam \core/decoded_imm_5_s0 .INIT=1'b0;
DFFE \core/decoded_imm_4_s0  (
	.D(\core/n6238_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [4])
);
defparam \core/decoded_imm_4_s0 .INIT=1'b0;
DFFE \core/decoded_imm_3_s0  (
	.D(\core/n6241_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [3])
);
defparam \core/decoded_imm_3_s0 .INIT=1'b0;
DFFE \core/decoded_imm_2_s0  (
	.D(\core/n6244_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [2])
);
defparam \core/decoded_imm_2_s0 .INIT=1'b0;
DFFE \core/decoded_imm_1_s0  (
	.D(\core/n6247_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [1])
);
defparam \core/decoded_imm_1_s0 .INIT=1'b0;
DFFE \core/decoded_imm_0_s0  (
	.D(\core/n6249_10 ),
	.CLK(clk_in_d),
	.CE(\core/n5851_3 ),
	.Q(\core/decoded_imm [0])
);
defparam \core/decoded_imm_0_s0 .INIT=1'b0;
DFFSE \core/clear_prefetched_high_word_q_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/clear_prefetched_high_word_q_7 ),
	.SET(\core/n7354_5 ),
	.Q(\core/clear_prefetched_high_word_q )
);
defparam \core/clear_prefetched_high_word_q_s0 .INIT=1'b1;
DFFE \core/cpuregs[1]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [31])
);
defparam \core/cpuregs[1]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [30])
);
defparam \core/cpuregs[1]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [29])
);
defparam \core/cpuregs[1]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [28])
);
defparam \core/cpuregs[1]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [27])
);
defparam \core/cpuregs[1]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [26])
);
defparam \core/cpuregs[1]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [25])
);
defparam \core/cpuregs[1]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [24])
);
defparam \core/cpuregs[1]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [23])
);
defparam \core/cpuregs[1]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [22])
);
defparam \core/cpuregs[1]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [21])
);
defparam \core/cpuregs[1]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [20])
);
defparam \core/cpuregs[1]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [19])
);
defparam \core/cpuregs[1]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [18])
);
defparam \core/cpuregs[1]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [17])
);
defparam \core/cpuregs[1]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [16])
);
defparam \core/cpuregs[1]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [15])
);
defparam \core/cpuregs[1]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [14])
);
defparam \core/cpuregs[1]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [13])
);
defparam \core/cpuregs[1]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [12])
);
defparam \core/cpuregs[1]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [11])
);
defparam \core/cpuregs[1]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [10])
);
defparam \core/cpuregs[1]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [9])
);
defparam \core/cpuregs[1]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [8])
);
defparam \core/cpuregs[1]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [7])
);
defparam \core/cpuregs[1]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [6])
);
defparam \core/cpuregs[1]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [5])
);
defparam \core/cpuregs[1]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [4])
);
defparam \core/cpuregs[1]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [3])
);
defparam \core/cpuregs[1]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [2])
);
defparam \core/cpuregs[1]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [1])
);
defparam \core/cpuregs[1]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[1]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21220_3 ),
	.Q(\core/cpuregs[1] [0])
);
defparam \core/cpuregs[1]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [31])
);
defparam \core/cpuregs[2]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [30])
);
defparam \core/cpuregs[2]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [29])
);
defparam \core/cpuregs[2]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [28])
);
defparam \core/cpuregs[2]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [27])
);
defparam \core/cpuregs[2]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [26])
);
defparam \core/cpuregs[2]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [25])
);
defparam \core/cpuregs[2]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [24])
);
defparam \core/cpuregs[2]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [23])
);
defparam \core/cpuregs[2]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [22])
);
defparam \core/cpuregs[2]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [21])
);
defparam \core/cpuregs[2]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [20])
);
defparam \core/cpuregs[2]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [19])
);
defparam \core/cpuregs[2]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [18])
);
defparam \core/cpuregs[2]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [17])
);
defparam \core/cpuregs[2]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [16])
);
defparam \core/cpuregs[2]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [15])
);
defparam \core/cpuregs[2]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [14])
);
defparam \core/cpuregs[2]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [13])
);
defparam \core/cpuregs[2]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [12])
);
defparam \core/cpuregs[2]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [11])
);
defparam \core/cpuregs[2]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [10])
);
defparam \core/cpuregs[2]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [9])
);
defparam \core/cpuregs[2]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [8])
);
defparam \core/cpuregs[2]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [7])
);
defparam \core/cpuregs[2]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [6])
);
defparam \core/cpuregs[2]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [5])
);
defparam \core/cpuregs[2]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [4])
);
defparam \core/cpuregs[2]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [3])
);
defparam \core/cpuregs[2]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [2])
);
defparam \core/cpuregs[2]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [1])
);
defparam \core/cpuregs[2]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[2]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21252_3 ),
	.Q(\core/cpuregs[2] [0])
);
defparam \core/cpuregs[2]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [31])
);
defparam \core/cpuregs[3]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [30])
);
defparam \core/cpuregs[3]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [29])
);
defparam \core/cpuregs[3]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [28])
);
defparam \core/cpuregs[3]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [27])
);
defparam \core/cpuregs[3]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [26])
);
defparam \core/cpuregs[3]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [25])
);
defparam \core/cpuregs[3]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [24])
);
defparam \core/cpuregs[3]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [23])
);
defparam \core/cpuregs[3]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [22])
);
defparam \core/cpuregs[3]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [21])
);
defparam \core/cpuregs[3]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [20])
);
defparam \core/cpuregs[3]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [19])
);
defparam \core/cpuregs[3]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [18])
);
defparam \core/cpuregs[3]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [17])
);
defparam \core/cpuregs[3]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [16])
);
defparam \core/cpuregs[3]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [15])
);
defparam \core/cpuregs[3]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [14])
);
defparam \core/cpuregs[3]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [13])
);
defparam \core/cpuregs[3]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [12])
);
defparam \core/cpuregs[3]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [11])
);
defparam \core/cpuregs[3]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [10])
);
defparam \core/cpuregs[3]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [9])
);
defparam \core/cpuregs[3]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [8])
);
defparam \core/cpuregs[3]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [7])
);
defparam \core/cpuregs[3]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [6])
);
defparam \core/cpuregs[3]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [5])
);
defparam \core/cpuregs[3]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [4])
);
defparam \core/cpuregs[3]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [3])
);
defparam \core/cpuregs[3]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [2])
);
defparam \core/cpuregs[3]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [1])
);
defparam \core/cpuregs[3]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[3]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21284_3 ),
	.Q(\core/cpuregs[3] [0])
);
defparam \core/cpuregs[3]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [31])
);
defparam \core/cpuregs[4]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [30])
);
defparam \core/cpuregs[4]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [29])
);
defparam \core/cpuregs[4]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [28])
);
defparam \core/cpuregs[4]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [27])
);
defparam \core/cpuregs[4]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [26])
);
defparam \core/cpuregs[4]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [25])
);
defparam \core/cpuregs[4]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [24])
);
defparam \core/cpuregs[4]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [23])
);
defparam \core/cpuregs[4]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [22])
);
defparam \core/cpuregs[4]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [21])
);
defparam \core/cpuregs[4]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [20])
);
defparam \core/cpuregs[4]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [19])
);
defparam \core/cpuregs[4]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [18])
);
defparam \core/cpuregs[4]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [17])
);
defparam \core/cpuregs[4]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [16])
);
defparam \core/cpuregs[4]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [15])
);
defparam \core/cpuregs[4]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [14])
);
defparam \core/cpuregs[4]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [13])
);
defparam \core/cpuregs[4]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [12])
);
defparam \core/cpuregs[4]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [11])
);
defparam \core/cpuregs[4]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [10])
);
defparam \core/cpuregs[4]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [9])
);
defparam \core/cpuregs[4]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [8])
);
defparam \core/cpuregs[4]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [7])
);
defparam \core/cpuregs[4]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [6])
);
defparam \core/cpuregs[4]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [5])
);
defparam \core/cpuregs[4]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [4])
);
defparam \core/cpuregs[4]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [3])
);
defparam \core/cpuregs[4]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [2])
);
defparam \core/cpuregs[4]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [1])
);
defparam \core/cpuregs[4]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[4]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21316_3 ),
	.Q(\core/cpuregs[4] [0])
);
defparam \core/cpuregs[4]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [31])
);
defparam \core/cpuregs[5]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [30])
);
defparam \core/cpuregs[5]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [29])
);
defparam \core/cpuregs[5]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [28])
);
defparam \core/cpuregs[5]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [27])
);
defparam \core/cpuregs[5]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [26])
);
defparam \core/cpuregs[5]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [25])
);
defparam \core/cpuregs[5]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [24])
);
defparam \core/cpuregs[5]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [23])
);
defparam \core/cpuregs[5]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [22])
);
defparam \core/cpuregs[5]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [21])
);
defparam \core/cpuregs[5]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [20])
);
defparam \core/cpuregs[5]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [19])
);
defparam \core/cpuregs[5]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [18])
);
defparam \core/cpuregs[5]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [17])
);
defparam \core/cpuregs[5]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [16])
);
defparam \core/cpuregs[5]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [15])
);
defparam \core/cpuregs[5]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [14])
);
defparam \core/cpuregs[5]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [13])
);
defparam \core/cpuregs[5]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [12])
);
defparam \core/cpuregs[5]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [11])
);
defparam \core/cpuregs[5]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [10])
);
defparam \core/cpuregs[5]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [9])
);
defparam \core/cpuregs[5]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [8])
);
defparam \core/cpuregs[5]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [7])
);
defparam \core/cpuregs[5]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [6])
);
defparam \core/cpuregs[5]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [5])
);
defparam \core/cpuregs[5]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [4])
);
defparam \core/cpuregs[5]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [3])
);
defparam \core/cpuregs[5]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [2])
);
defparam \core/cpuregs[5]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [1])
);
defparam \core/cpuregs[5]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[5]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21348_3 ),
	.Q(\core/cpuregs[5] [0])
);
defparam \core/cpuregs[5]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [31])
);
defparam \core/cpuregs[6]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [30])
);
defparam \core/cpuregs[6]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [29])
);
defparam \core/cpuregs[6]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [28])
);
defparam \core/cpuregs[6]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [27])
);
defparam \core/cpuregs[6]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [26])
);
defparam \core/cpuregs[6]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [25])
);
defparam \core/cpuregs[6]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [24])
);
defparam \core/cpuregs[6]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [23])
);
defparam \core/cpuregs[6]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [22])
);
defparam \core/cpuregs[6]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [21])
);
defparam \core/cpuregs[6]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [20])
);
defparam \core/cpuregs[6]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [19])
);
defparam \core/cpuregs[6]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [18])
);
defparam \core/cpuregs[6]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [17])
);
defparam \core/cpuregs[6]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [16])
);
defparam \core/cpuregs[6]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [15])
);
defparam \core/cpuregs[6]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [14])
);
defparam \core/cpuregs[6]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [13])
);
defparam \core/cpuregs[6]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [12])
);
defparam \core/cpuregs[6]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [11])
);
defparam \core/cpuregs[6]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [10])
);
defparam \core/cpuregs[6]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [9])
);
defparam \core/cpuregs[6]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [8])
);
defparam \core/cpuregs[6]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [7])
);
defparam \core/cpuregs[6]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [6])
);
defparam \core/cpuregs[6]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [5])
);
defparam \core/cpuregs[6]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [4])
);
defparam \core/cpuregs[6]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [3])
);
defparam \core/cpuregs[6]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [2])
);
defparam \core/cpuregs[6]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [1])
);
defparam \core/cpuregs[6]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[6]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21380_3 ),
	.Q(\core/cpuregs[6] [0])
);
defparam \core/cpuregs[6]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [31])
);
defparam \core/cpuregs[7]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [30])
);
defparam \core/cpuregs[7]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [29])
);
defparam \core/cpuregs[7]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [28])
);
defparam \core/cpuregs[7]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [27])
);
defparam \core/cpuregs[7]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [26])
);
defparam \core/cpuregs[7]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [25])
);
defparam \core/cpuregs[7]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [24])
);
defparam \core/cpuregs[7]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [23])
);
defparam \core/cpuregs[7]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [22])
);
defparam \core/cpuregs[7]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [21])
);
defparam \core/cpuregs[7]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [20])
);
defparam \core/cpuregs[7]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [19])
);
defparam \core/cpuregs[7]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [18])
);
defparam \core/cpuregs[7]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [17])
);
defparam \core/cpuregs[7]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [16])
);
defparam \core/cpuregs[7]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [15])
);
defparam \core/cpuregs[7]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [14])
);
defparam \core/cpuregs[7]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [13])
);
defparam \core/cpuregs[7]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [12])
);
defparam \core/cpuregs[7]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [11])
);
defparam \core/cpuregs[7]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [10])
);
defparam \core/cpuregs[7]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [9])
);
defparam \core/cpuregs[7]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [8])
);
defparam \core/cpuregs[7]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [7])
);
defparam \core/cpuregs[7]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [6])
);
defparam \core/cpuregs[7]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [5])
);
defparam \core/cpuregs[7]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [4])
);
defparam \core/cpuregs[7]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [3])
);
defparam \core/cpuregs[7]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [2])
);
defparam \core/cpuregs[7]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [1])
);
defparam \core/cpuregs[7]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[7]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21412_3 ),
	.Q(\core/cpuregs[7] [0])
);
defparam \core/cpuregs[7]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [31])
);
defparam \core/cpuregs[8]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [30])
);
defparam \core/cpuregs[8]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [29])
);
defparam \core/cpuregs[8]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [28])
);
defparam \core/cpuregs[8]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [27])
);
defparam \core/cpuregs[8]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [26])
);
defparam \core/cpuregs[8]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [25])
);
defparam \core/cpuregs[8]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [24])
);
defparam \core/cpuregs[8]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [23])
);
defparam \core/cpuregs[8]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [22])
);
defparam \core/cpuregs[8]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [21])
);
defparam \core/cpuregs[8]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [20])
);
defparam \core/cpuregs[8]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [19])
);
defparam \core/cpuregs[8]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [18])
);
defparam \core/cpuregs[8]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [17])
);
defparam \core/cpuregs[8]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [16])
);
defparam \core/cpuregs[8]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [15])
);
defparam \core/cpuregs[8]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [14])
);
defparam \core/cpuregs[8]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [13])
);
defparam \core/cpuregs[8]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [12])
);
defparam \core/cpuregs[8]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [11])
);
defparam \core/cpuregs[8]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [10])
);
defparam \core/cpuregs[8]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [9])
);
defparam \core/cpuregs[8]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [8])
);
defparam \core/cpuregs[8]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [7])
);
defparam \core/cpuregs[8]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [6])
);
defparam \core/cpuregs[8]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [5])
);
defparam \core/cpuregs[8]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [4])
);
defparam \core/cpuregs[8]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [3])
);
defparam \core/cpuregs[8]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [2])
);
defparam \core/cpuregs[8]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [1])
);
defparam \core/cpuregs[8]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[8]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21444_3 ),
	.Q(\core/cpuregs[8] [0])
);
defparam \core/cpuregs[8]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [31])
);
defparam \core/cpuregs[9]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [30])
);
defparam \core/cpuregs[9]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [29])
);
defparam \core/cpuregs[9]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [28])
);
defparam \core/cpuregs[9]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [27])
);
defparam \core/cpuregs[9]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [26])
);
defparam \core/cpuregs[9]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [25])
);
defparam \core/cpuregs[9]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [24])
);
defparam \core/cpuregs[9]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [23])
);
defparam \core/cpuregs[9]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [22])
);
defparam \core/cpuregs[9]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [21])
);
defparam \core/cpuregs[9]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [20])
);
defparam \core/cpuregs[9]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [19])
);
defparam \core/cpuregs[9]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [18])
);
defparam \core/cpuregs[9]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [17])
);
defparam \core/cpuregs[9]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [16])
);
defparam \core/cpuregs[9]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [15])
);
defparam \core/cpuregs[9]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [14])
);
defparam \core/cpuregs[9]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [13])
);
defparam \core/cpuregs[9]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [12])
);
defparam \core/cpuregs[9]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [11])
);
defparam \core/cpuregs[9]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [10])
);
defparam \core/cpuregs[9]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [9])
);
defparam \core/cpuregs[9]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [8])
);
defparam \core/cpuregs[9]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [7])
);
defparam \core/cpuregs[9]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [6])
);
defparam \core/cpuregs[9]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [5])
);
defparam \core/cpuregs[9]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [4])
);
defparam \core/cpuregs[9]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [3])
);
defparam \core/cpuregs[9]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [2])
);
defparam \core/cpuregs[9]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [1])
);
defparam \core/cpuregs[9]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[9]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21476_3 ),
	.Q(\core/cpuregs[9] [0])
);
defparam \core/cpuregs[9]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [31])
);
defparam \core/cpuregs[10]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [30])
);
defparam \core/cpuregs[10]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [29])
);
defparam \core/cpuregs[10]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [28])
);
defparam \core/cpuregs[10]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [27])
);
defparam \core/cpuregs[10]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [26])
);
defparam \core/cpuregs[10]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [25])
);
defparam \core/cpuregs[10]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [24])
);
defparam \core/cpuregs[10]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [23])
);
defparam \core/cpuregs[10]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [22])
);
defparam \core/cpuregs[10]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [21])
);
defparam \core/cpuregs[10]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [20])
);
defparam \core/cpuregs[10]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [19])
);
defparam \core/cpuregs[10]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [18])
);
defparam \core/cpuregs[10]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [17])
);
defparam \core/cpuregs[10]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [16])
);
defparam \core/cpuregs[10]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [15])
);
defparam \core/cpuregs[10]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [14])
);
defparam \core/cpuregs[10]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [13])
);
defparam \core/cpuregs[10]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [12])
);
defparam \core/cpuregs[10]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [11])
);
defparam \core/cpuregs[10]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [10])
);
defparam \core/cpuregs[10]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [9])
);
defparam \core/cpuregs[10]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [8])
);
defparam \core/cpuregs[10]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [7])
);
defparam \core/cpuregs[10]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [6])
);
defparam \core/cpuregs[10]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [5])
);
defparam \core/cpuregs[10]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [4])
);
defparam \core/cpuregs[10]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [3])
);
defparam \core/cpuregs[10]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [2])
);
defparam \core/cpuregs[10]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [1])
);
defparam \core/cpuregs[10]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[10]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21508_3 ),
	.Q(\core/cpuregs[10] [0])
);
defparam \core/cpuregs[10]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [31])
);
defparam \core/cpuregs[11]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [30])
);
defparam \core/cpuregs[11]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [29])
);
defparam \core/cpuregs[11]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [28])
);
defparam \core/cpuregs[11]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [27])
);
defparam \core/cpuregs[11]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [26])
);
defparam \core/cpuregs[11]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [25])
);
defparam \core/cpuregs[11]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [24])
);
defparam \core/cpuregs[11]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [23])
);
defparam \core/cpuregs[11]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [22])
);
defparam \core/cpuregs[11]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [21])
);
defparam \core/cpuregs[11]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [20])
);
defparam \core/cpuregs[11]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [19])
);
defparam \core/cpuregs[11]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [18])
);
defparam \core/cpuregs[11]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [17])
);
defparam \core/cpuregs[11]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [16])
);
defparam \core/cpuregs[11]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [15])
);
defparam \core/cpuregs[11]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [14])
);
defparam \core/cpuregs[11]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [13])
);
defparam \core/cpuregs[11]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [12])
);
defparam \core/cpuregs[11]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [11])
);
defparam \core/cpuregs[11]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [10])
);
defparam \core/cpuregs[11]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [9])
);
defparam \core/cpuregs[11]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [8])
);
defparam \core/cpuregs[11]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [7])
);
defparam \core/cpuregs[11]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [6])
);
defparam \core/cpuregs[11]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [5])
);
defparam \core/cpuregs[11]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [4])
);
defparam \core/cpuregs[11]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [3])
);
defparam \core/cpuregs[11]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [2])
);
defparam \core/cpuregs[11]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [1])
);
defparam \core/cpuregs[11]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[11]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21540_3 ),
	.Q(\core/cpuregs[11] [0])
);
defparam \core/cpuregs[11]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [31])
);
defparam \core/cpuregs[12]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [30])
);
defparam \core/cpuregs[12]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [29])
);
defparam \core/cpuregs[12]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [28])
);
defparam \core/cpuregs[12]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [27])
);
defparam \core/cpuregs[12]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [26])
);
defparam \core/cpuregs[12]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [25])
);
defparam \core/cpuregs[12]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [24])
);
defparam \core/cpuregs[12]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [23])
);
defparam \core/cpuregs[12]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [22])
);
defparam \core/cpuregs[12]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [21])
);
defparam \core/cpuregs[12]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [20])
);
defparam \core/cpuregs[12]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [19])
);
defparam \core/cpuregs[12]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [18])
);
defparam \core/cpuregs[12]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [17])
);
defparam \core/cpuregs[12]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [16])
);
defparam \core/cpuregs[12]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [15])
);
defparam \core/cpuregs[12]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [14])
);
defparam \core/cpuregs[12]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [13])
);
defparam \core/cpuregs[12]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [12])
);
defparam \core/cpuregs[12]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [11])
);
defparam \core/cpuregs[12]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [10])
);
defparam \core/cpuregs[12]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [9])
);
defparam \core/cpuregs[12]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [8])
);
defparam \core/cpuregs[12]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [7])
);
defparam \core/cpuregs[12]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [6])
);
defparam \core/cpuregs[12]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [5])
);
defparam \core/cpuregs[12]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [4])
);
defparam \core/cpuregs[12]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [3])
);
defparam \core/cpuregs[12]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [2])
);
defparam \core/cpuregs[12]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [1])
);
defparam \core/cpuregs[12]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[12]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21572_3 ),
	.Q(\core/cpuregs[12] [0])
);
defparam \core/cpuregs[12]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [31])
);
defparam \core/cpuregs[13]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [30])
);
defparam \core/cpuregs[13]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [29])
);
defparam \core/cpuregs[13]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [28])
);
defparam \core/cpuregs[13]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [27])
);
defparam \core/cpuregs[13]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [26])
);
defparam \core/cpuregs[13]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [25])
);
defparam \core/cpuregs[13]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [24])
);
defparam \core/cpuregs[13]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [23])
);
defparam \core/cpuregs[13]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [22])
);
defparam \core/cpuregs[13]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [21])
);
defparam \core/cpuregs[13]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [20])
);
defparam \core/cpuregs[13]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [19])
);
defparam \core/cpuregs[13]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [18])
);
defparam \core/cpuregs[13]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [17])
);
defparam \core/cpuregs[13]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [16])
);
defparam \core/cpuregs[13]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [15])
);
defparam \core/cpuregs[13]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [14])
);
defparam \core/cpuregs[13]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [13])
);
defparam \core/cpuregs[13]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [12])
);
defparam \core/cpuregs[13]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [11])
);
defparam \core/cpuregs[13]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [10])
);
defparam \core/cpuregs[13]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [9])
);
defparam \core/cpuregs[13]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [8])
);
defparam \core/cpuregs[13]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [7])
);
defparam \core/cpuregs[13]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [6])
);
defparam \core/cpuregs[13]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [5])
);
defparam \core/cpuregs[13]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [4])
);
defparam \core/cpuregs[13]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [3])
);
defparam \core/cpuregs[13]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [2])
);
defparam \core/cpuregs[13]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [1])
);
defparam \core/cpuregs[13]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[13]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21604_3 ),
	.Q(\core/cpuregs[13] [0])
);
defparam \core/cpuregs[13]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [31])
);
defparam \core/cpuregs[14]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [30])
);
defparam \core/cpuregs[14]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [29])
);
defparam \core/cpuregs[14]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [28])
);
defparam \core/cpuregs[14]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [27])
);
defparam \core/cpuregs[14]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [26])
);
defparam \core/cpuregs[14]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [25])
);
defparam \core/cpuregs[14]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [24])
);
defparam \core/cpuregs[14]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [23])
);
defparam \core/cpuregs[14]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [22])
);
defparam \core/cpuregs[14]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [21])
);
defparam \core/cpuregs[14]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [20])
);
defparam \core/cpuregs[14]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [19])
);
defparam \core/cpuregs[14]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [18])
);
defparam \core/cpuregs[14]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [17])
);
defparam \core/cpuregs[14]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [16])
);
defparam \core/cpuregs[14]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [15])
);
defparam \core/cpuregs[14]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [14])
);
defparam \core/cpuregs[14]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [13])
);
defparam \core/cpuregs[14]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [12])
);
defparam \core/cpuregs[14]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [11])
);
defparam \core/cpuregs[14]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [10])
);
defparam \core/cpuregs[14]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [9])
);
defparam \core/cpuregs[14]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [8])
);
defparam \core/cpuregs[14]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [7])
);
defparam \core/cpuregs[14]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [6])
);
defparam \core/cpuregs[14]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [5])
);
defparam \core/cpuregs[14]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [4])
);
defparam \core/cpuregs[14]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [3])
);
defparam \core/cpuregs[14]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [2])
);
defparam \core/cpuregs[14]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [1])
);
defparam \core/cpuregs[14]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[14]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21636_3 ),
	.Q(\core/cpuregs[14] [0])
);
defparam \core/cpuregs[14]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [31])
);
defparam \core/cpuregs[15]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [30])
);
defparam \core/cpuregs[15]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [29])
);
defparam \core/cpuregs[15]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [28])
);
defparam \core/cpuregs[15]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [27])
);
defparam \core/cpuregs[15]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [26])
);
defparam \core/cpuregs[15]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [25])
);
defparam \core/cpuregs[15]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [24])
);
defparam \core/cpuregs[15]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [23])
);
defparam \core/cpuregs[15]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [22])
);
defparam \core/cpuregs[15]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [21])
);
defparam \core/cpuregs[15]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [20])
);
defparam \core/cpuregs[15]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [19])
);
defparam \core/cpuregs[15]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [18])
);
defparam \core/cpuregs[15]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [17])
);
defparam \core/cpuregs[15]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [16])
);
defparam \core/cpuregs[15]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [15])
);
defparam \core/cpuregs[15]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [14])
);
defparam \core/cpuregs[15]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [13])
);
defparam \core/cpuregs[15]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [12])
);
defparam \core/cpuregs[15]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [11])
);
defparam \core/cpuregs[15]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [10])
);
defparam \core/cpuregs[15]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [9])
);
defparam \core/cpuregs[15]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [8])
);
defparam \core/cpuregs[15]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [7])
);
defparam \core/cpuregs[15]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [6])
);
defparam \core/cpuregs[15]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [5])
);
defparam \core/cpuregs[15]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [4])
);
defparam \core/cpuregs[15]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [3])
);
defparam \core/cpuregs[15]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [2])
);
defparam \core/cpuregs[15]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [1])
);
defparam \core/cpuregs[15]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[15]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21668_3 ),
	.Q(\core/cpuregs[15] [0])
);
defparam \core/cpuregs[15]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [31])
);
defparam \core/cpuregs[16]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [30])
);
defparam \core/cpuregs[16]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [29])
);
defparam \core/cpuregs[16]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [28])
);
defparam \core/cpuregs[16]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [27])
);
defparam \core/cpuregs[16]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [26])
);
defparam \core/cpuregs[16]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [25])
);
defparam \core/cpuregs[16]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [24])
);
defparam \core/cpuregs[16]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [23])
);
defparam \core/cpuregs[16]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [22])
);
defparam \core/cpuregs[16]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [21])
);
defparam \core/cpuregs[16]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [20])
);
defparam \core/cpuregs[16]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [19])
);
defparam \core/cpuregs[16]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [18])
);
defparam \core/cpuregs[16]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [17])
);
defparam \core/cpuregs[16]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [16])
);
defparam \core/cpuregs[16]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [15])
);
defparam \core/cpuregs[16]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [14])
);
defparam \core/cpuregs[16]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [13])
);
defparam \core/cpuregs[16]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [12])
);
defparam \core/cpuregs[16]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [11])
);
defparam \core/cpuregs[16]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [10])
);
defparam \core/cpuregs[16]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [9])
);
defparam \core/cpuregs[16]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [8])
);
defparam \core/cpuregs[16]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [7])
);
defparam \core/cpuregs[16]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [6])
);
defparam \core/cpuregs[16]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [5])
);
defparam \core/cpuregs[16]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [4])
);
defparam \core/cpuregs[16]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [3])
);
defparam \core/cpuregs[16]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [2])
);
defparam \core/cpuregs[16]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [1])
);
defparam \core/cpuregs[16]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[16]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21700_3 ),
	.Q(\core/cpuregs[16] [0])
);
defparam \core/cpuregs[16]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [31])
);
defparam \core/cpuregs[17]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [30])
);
defparam \core/cpuregs[17]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [29])
);
defparam \core/cpuregs[17]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [28])
);
defparam \core/cpuregs[17]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [27])
);
defparam \core/cpuregs[17]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [26])
);
defparam \core/cpuregs[17]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [25])
);
defparam \core/cpuregs[17]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [24])
);
defparam \core/cpuregs[17]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [23])
);
defparam \core/cpuregs[17]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [22])
);
defparam \core/cpuregs[17]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [21])
);
defparam \core/cpuregs[17]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [20])
);
defparam \core/cpuregs[17]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [19])
);
defparam \core/cpuregs[17]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [18])
);
defparam \core/cpuregs[17]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [17])
);
defparam \core/cpuregs[17]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [16])
);
defparam \core/cpuregs[17]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [15])
);
defparam \core/cpuregs[17]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [14])
);
defparam \core/cpuregs[17]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [13])
);
defparam \core/cpuregs[17]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [12])
);
defparam \core/cpuregs[17]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [11])
);
defparam \core/cpuregs[17]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [10])
);
defparam \core/cpuregs[17]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [9])
);
defparam \core/cpuregs[17]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [8])
);
defparam \core/cpuregs[17]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [7])
);
defparam \core/cpuregs[17]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [6])
);
defparam \core/cpuregs[17]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [5])
);
defparam \core/cpuregs[17]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [4])
);
defparam \core/cpuregs[17]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [3])
);
defparam \core/cpuregs[17]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [2])
);
defparam \core/cpuregs[17]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [1])
);
defparam \core/cpuregs[17]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[17]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21732_3 ),
	.Q(\core/cpuregs[17] [0])
);
defparam \core/cpuregs[17]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [31])
);
defparam \core/cpuregs[18]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [30])
);
defparam \core/cpuregs[18]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [29])
);
defparam \core/cpuregs[18]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [28])
);
defparam \core/cpuregs[18]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [27])
);
defparam \core/cpuregs[18]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [26])
);
defparam \core/cpuregs[18]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [25])
);
defparam \core/cpuregs[18]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [24])
);
defparam \core/cpuregs[18]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [23])
);
defparam \core/cpuregs[18]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [22])
);
defparam \core/cpuregs[18]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [21])
);
defparam \core/cpuregs[18]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [20])
);
defparam \core/cpuregs[18]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [19])
);
defparam \core/cpuregs[18]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [18])
);
defparam \core/cpuregs[18]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [17])
);
defparam \core/cpuregs[18]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [16])
);
defparam \core/cpuregs[18]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [15])
);
defparam \core/cpuregs[18]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [14])
);
defparam \core/cpuregs[18]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [13])
);
defparam \core/cpuregs[18]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [12])
);
defparam \core/cpuregs[18]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [11])
);
defparam \core/cpuregs[18]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [10])
);
defparam \core/cpuregs[18]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [9])
);
defparam \core/cpuregs[18]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [8])
);
defparam \core/cpuregs[18]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [7])
);
defparam \core/cpuregs[18]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [6])
);
defparam \core/cpuregs[18]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [5])
);
defparam \core/cpuregs[18]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [4])
);
defparam \core/cpuregs[18]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [3])
);
defparam \core/cpuregs[18]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [2])
);
defparam \core/cpuregs[18]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [1])
);
defparam \core/cpuregs[18]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[18]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21764_3 ),
	.Q(\core/cpuregs[18] [0])
);
defparam \core/cpuregs[18]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [31])
);
defparam \core/cpuregs[19]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [30])
);
defparam \core/cpuregs[19]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [29])
);
defparam \core/cpuregs[19]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [28])
);
defparam \core/cpuregs[19]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [27])
);
defparam \core/cpuregs[19]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [26])
);
defparam \core/cpuregs[19]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [25])
);
defparam \core/cpuregs[19]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [24])
);
defparam \core/cpuregs[19]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [23])
);
defparam \core/cpuregs[19]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [22])
);
defparam \core/cpuregs[19]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [21])
);
defparam \core/cpuregs[19]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [20])
);
defparam \core/cpuregs[19]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [19])
);
defparam \core/cpuregs[19]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [18])
);
defparam \core/cpuregs[19]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [17])
);
defparam \core/cpuregs[19]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [16])
);
defparam \core/cpuregs[19]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [15])
);
defparam \core/cpuregs[19]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [14])
);
defparam \core/cpuregs[19]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [13])
);
defparam \core/cpuregs[19]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [12])
);
defparam \core/cpuregs[19]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [11])
);
defparam \core/cpuregs[19]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [10])
);
defparam \core/cpuregs[19]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [9])
);
defparam \core/cpuregs[19]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [8])
);
defparam \core/cpuregs[19]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [7])
);
defparam \core/cpuregs[19]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [6])
);
defparam \core/cpuregs[19]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [5])
);
defparam \core/cpuregs[19]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [4])
);
defparam \core/cpuregs[19]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [3])
);
defparam \core/cpuregs[19]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [2])
);
defparam \core/cpuregs[19]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [1])
);
defparam \core/cpuregs[19]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[19]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21796_3 ),
	.Q(\core/cpuregs[19] [0])
);
defparam \core/cpuregs[19]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [31])
);
defparam \core/cpuregs[20]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [30])
);
defparam \core/cpuregs[20]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [29])
);
defparam \core/cpuregs[20]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [28])
);
defparam \core/cpuregs[20]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [27])
);
defparam \core/cpuregs[20]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [26])
);
defparam \core/cpuregs[20]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [25])
);
defparam \core/cpuregs[20]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [24])
);
defparam \core/cpuregs[20]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [23])
);
defparam \core/cpuregs[20]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [22])
);
defparam \core/cpuregs[20]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [21])
);
defparam \core/cpuregs[20]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [20])
);
defparam \core/cpuregs[20]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [19])
);
defparam \core/cpuregs[20]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [18])
);
defparam \core/cpuregs[20]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [17])
);
defparam \core/cpuregs[20]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [16])
);
defparam \core/cpuregs[20]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [15])
);
defparam \core/cpuregs[20]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [14])
);
defparam \core/cpuregs[20]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [13])
);
defparam \core/cpuregs[20]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [12])
);
defparam \core/cpuregs[20]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [11])
);
defparam \core/cpuregs[20]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [10])
);
defparam \core/cpuregs[20]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [9])
);
defparam \core/cpuregs[20]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [8])
);
defparam \core/cpuregs[20]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [7])
);
defparam \core/cpuregs[20]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [6])
);
defparam \core/cpuregs[20]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [5])
);
defparam \core/cpuregs[20]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [4])
);
defparam \core/cpuregs[20]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [3])
);
defparam \core/cpuregs[20]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [2])
);
defparam \core/cpuregs[20]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [1])
);
defparam \core/cpuregs[20]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[20]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21828_3 ),
	.Q(\core/cpuregs[20] [0])
);
defparam \core/cpuregs[20]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [31])
);
defparam \core/cpuregs[21]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [30])
);
defparam \core/cpuregs[21]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [29])
);
defparam \core/cpuregs[21]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [28])
);
defparam \core/cpuregs[21]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [27])
);
defparam \core/cpuregs[21]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [26])
);
defparam \core/cpuregs[21]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [25])
);
defparam \core/cpuregs[21]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [24])
);
defparam \core/cpuregs[21]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [23])
);
defparam \core/cpuregs[21]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [22])
);
defparam \core/cpuregs[21]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [21])
);
defparam \core/cpuregs[21]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [20])
);
defparam \core/cpuregs[21]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [19])
);
defparam \core/cpuregs[21]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [18])
);
defparam \core/cpuregs[21]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [17])
);
defparam \core/cpuregs[21]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [16])
);
defparam \core/cpuregs[21]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [15])
);
defparam \core/cpuregs[21]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [14])
);
defparam \core/cpuregs[21]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [13])
);
defparam \core/cpuregs[21]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [12])
);
defparam \core/cpuregs[21]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [11])
);
defparam \core/cpuregs[21]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [10])
);
defparam \core/cpuregs[21]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [9])
);
defparam \core/cpuregs[21]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [8])
);
defparam \core/cpuregs[21]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [7])
);
defparam \core/cpuregs[21]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [6])
);
defparam \core/cpuregs[21]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [5])
);
defparam \core/cpuregs[21]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [4])
);
defparam \core/cpuregs[21]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [3])
);
defparam \core/cpuregs[21]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [2])
);
defparam \core/cpuregs[21]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [1])
);
defparam \core/cpuregs[21]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[21]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21860_3 ),
	.Q(\core/cpuregs[21] [0])
);
defparam \core/cpuregs[21]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [31])
);
defparam \core/cpuregs[22]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [30])
);
defparam \core/cpuregs[22]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [29])
);
defparam \core/cpuregs[22]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [28])
);
defparam \core/cpuregs[22]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [27])
);
defparam \core/cpuregs[22]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [26])
);
defparam \core/cpuregs[22]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [25])
);
defparam \core/cpuregs[22]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [24])
);
defparam \core/cpuregs[22]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [23])
);
defparam \core/cpuregs[22]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [22])
);
defparam \core/cpuregs[22]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [21])
);
defparam \core/cpuregs[22]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [20])
);
defparam \core/cpuregs[22]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [19])
);
defparam \core/cpuregs[22]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [18])
);
defparam \core/cpuregs[22]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [17])
);
defparam \core/cpuregs[22]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [16])
);
defparam \core/cpuregs[22]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [15])
);
defparam \core/cpuregs[22]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [14])
);
defparam \core/cpuregs[22]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [13])
);
defparam \core/cpuregs[22]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [12])
);
defparam \core/cpuregs[22]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [11])
);
defparam \core/cpuregs[22]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [10])
);
defparam \core/cpuregs[22]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [9])
);
defparam \core/cpuregs[22]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [8])
);
defparam \core/cpuregs[22]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [7])
);
defparam \core/cpuregs[22]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [6])
);
defparam \core/cpuregs[22]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [5])
);
defparam \core/cpuregs[22]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [4])
);
defparam \core/cpuregs[22]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [3])
);
defparam \core/cpuregs[22]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [2])
);
defparam \core/cpuregs[22]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [1])
);
defparam \core/cpuregs[22]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[22]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21892_3 ),
	.Q(\core/cpuregs[22] [0])
);
defparam \core/cpuregs[22]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [31])
);
defparam \core/cpuregs[23]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [30])
);
defparam \core/cpuregs[23]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [29])
);
defparam \core/cpuregs[23]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [28])
);
defparam \core/cpuregs[23]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [27])
);
defparam \core/cpuregs[23]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [26])
);
defparam \core/cpuregs[23]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [25])
);
defparam \core/cpuregs[23]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [24])
);
defparam \core/cpuregs[23]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [23])
);
defparam \core/cpuregs[23]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [22])
);
defparam \core/cpuregs[23]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [21])
);
defparam \core/cpuregs[23]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [20])
);
defparam \core/cpuregs[23]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [19])
);
defparam \core/cpuregs[23]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [18])
);
defparam \core/cpuregs[23]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [17])
);
defparam \core/cpuregs[23]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [16])
);
defparam \core/cpuregs[23]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [15])
);
defparam \core/cpuregs[23]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [14])
);
defparam \core/cpuregs[23]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [13])
);
defparam \core/cpuregs[23]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [12])
);
defparam \core/cpuregs[23]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [11])
);
defparam \core/cpuregs[23]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [10])
);
defparam \core/cpuregs[23]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [9])
);
defparam \core/cpuregs[23]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [8])
);
defparam \core/cpuregs[23]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [7])
);
defparam \core/cpuregs[23]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [6])
);
defparam \core/cpuregs[23]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [5])
);
defparam \core/cpuregs[23]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [4])
);
defparam \core/cpuregs[23]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [3])
);
defparam \core/cpuregs[23]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [2])
);
defparam \core/cpuregs[23]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [1])
);
defparam \core/cpuregs[23]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[23]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21924_3 ),
	.Q(\core/cpuregs[23] [0])
);
defparam \core/cpuregs[23]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [31])
);
defparam \core/cpuregs[24]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [30])
);
defparam \core/cpuregs[24]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [29])
);
defparam \core/cpuregs[24]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [28])
);
defparam \core/cpuregs[24]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [27])
);
defparam \core/cpuregs[24]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [26])
);
defparam \core/cpuregs[24]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [25])
);
defparam \core/cpuregs[24]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [24])
);
defparam \core/cpuregs[24]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [23])
);
defparam \core/cpuregs[24]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [22])
);
defparam \core/cpuregs[24]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [21])
);
defparam \core/cpuregs[24]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [20])
);
defparam \core/cpuregs[24]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [19])
);
defparam \core/cpuregs[24]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [18])
);
defparam \core/cpuregs[24]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [17])
);
defparam \core/cpuregs[24]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [16])
);
defparam \core/cpuregs[24]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [15])
);
defparam \core/cpuregs[24]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [14])
);
defparam \core/cpuregs[24]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [13])
);
defparam \core/cpuregs[24]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [12])
);
defparam \core/cpuregs[24]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [11])
);
defparam \core/cpuregs[24]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [10])
);
defparam \core/cpuregs[24]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [9])
);
defparam \core/cpuregs[24]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [8])
);
defparam \core/cpuregs[24]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [7])
);
defparam \core/cpuregs[24]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [6])
);
defparam \core/cpuregs[24]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [5])
);
defparam \core/cpuregs[24]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [4])
);
defparam \core/cpuregs[24]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [3])
);
defparam \core/cpuregs[24]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [2])
);
defparam \core/cpuregs[24]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [1])
);
defparam \core/cpuregs[24]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[24]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21956_3 ),
	.Q(\core/cpuregs[24] [0])
);
defparam \core/cpuregs[24]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [31])
);
defparam \core/cpuregs[25]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [30])
);
defparam \core/cpuregs[25]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [29])
);
defparam \core/cpuregs[25]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [28])
);
defparam \core/cpuregs[25]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [27])
);
defparam \core/cpuregs[25]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [26])
);
defparam \core/cpuregs[25]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [25])
);
defparam \core/cpuregs[25]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [24])
);
defparam \core/cpuregs[25]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [23])
);
defparam \core/cpuregs[25]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [22])
);
defparam \core/cpuregs[25]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [21])
);
defparam \core/cpuregs[25]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [20])
);
defparam \core/cpuregs[25]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [19])
);
defparam \core/cpuregs[25]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [18])
);
defparam \core/cpuregs[25]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [17])
);
defparam \core/cpuregs[25]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [16])
);
defparam \core/cpuregs[25]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [15])
);
defparam \core/cpuregs[25]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [14])
);
defparam \core/cpuregs[25]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [13])
);
defparam \core/cpuregs[25]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [12])
);
defparam \core/cpuregs[25]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [11])
);
defparam \core/cpuregs[25]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [10])
);
defparam \core/cpuregs[25]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [9])
);
defparam \core/cpuregs[25]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [8])
);
defparam \core/cpuregs[25]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [7])
);
defparam \core/cpuregs[25]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [6])
);
defparam \core/cpuregs[25]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [5])
);
defparam \core/cpuregs[25]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [4])
);
defparam \core/cpuregs[25]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [3])
);
defparam \core/cpuregs[25]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [2])
);
defparam \core/cpuregs[25]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [1])
);
defparam \core/cpuregs[25]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[25]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n21988_3 ),
	.Q(\core/cpuregs[25] [0])
);
defparam \core/cpuregs[25]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [31])
);
defparam \core/cpuregs[26]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [30])
);
defparam \core/cpuregs[26]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [29])
);
defparam \core/cpuregs[26]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [28])
);
defparam \core/cpuregs[26]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [27])
);
defparam \core/cpuregs[26]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [26])
);
defparam \core/cpuregs[26]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [25])
);
defparam \core/cpuregs[26]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [24])
);
defparam \core/cpuregs[26]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [23])
);
defparam \core/cpuregs[26]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [22])
);
defparam \core/cpuregs[26]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [21])
);
defparam \core/cpuregs[26]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [20])
);
defparam \core/cpuregs[26]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [19])
);
defparam \core/cpuregs[26]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [18])
);
defparam \core/cpuregs[26]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [17])
);
defparam \core/cpuregs[26]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [16])
);
defparam \core/cpuregs[26]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [15])
);
defparam \core/cpuregs[26]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [14])
);
defparam \core/cpuregs[26]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [13])
);
defparam \core/cpuregs[26]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [12])
);
defparam \core/cpuregs[26]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [11])
);
defparam \core/cpuregs[26]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [10])
);
defparam \core/cpuregs[26]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [9])
);
defparam \core/cpuregs[26]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [8])
);
defparam \core/cpuregs[26]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [7])
);
defparam \core/cpuregs[26]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [6])
);
defparam \core/cpuregs[26]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [5])
);
defparam \core/cpuregs[26]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [4])
);
defparam \core/cpuregs[26]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [3])
);
defparam \core/cpuregs[26]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [2])
);
defparam \core/cpuregs[26]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [1])
);
defparam \core/cpuregs[26]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[26]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22020_3 ),
	.Q(\core/cpuregs[26] [0])
);
defparam \core/cpuregs[26]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [31])
);
defparam \core/cpuregs[27]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [30])
);
defparam \core/cpuregs[27]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [29])
);
defparam \core/cpuregs[27]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [28])
);
defparam \core/cpuregs[27]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [27])
);
defparam \core/cpuregs[27]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [26])
);
defparam \core/cpuregs[27]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [25])
);
defparam \core/cpuregs[27]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [24])
);
defparam \core/cpuregs[27]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [23])
);
defparam \core/cpuregs[27]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [22])
);
defparam \core/cpuregs[27]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [21])
);
defparam \core/cpuregs[27]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [20])
);
defparam \core/cpuregs[27]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [19])
);
defparam \core/cpuregs[27]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [18])
);
defparam \core/cpuregs[27]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [17])
);
defparam \core/cpuregs[27]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [16])
);
defparam \core/cpuregs[27]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [15])
);
defparam \core/cpuregs[27]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [14])
);
defparam \core/cpuregs[27]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [13])
);
defparam \core/cpuregs[27]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [12])
);
defparam \core/cpuregs[27]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [11])
);
defparam \core/cpuregs[27]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [10])
);
defparam \core/cpuregs[27]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [9])
);
defparam \core/cpuregs[27]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [8])
);
defparam \core/cpuregs[27]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [7])
);
defparam \core/cpuregs[27]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [6])
);
defparam \core/cpuregs[27]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [5])
);
defparam \core/cpuregs[27]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [4])
);
defparam \core/cpuregs[27]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [3])
);
defparam \core/cpuregs[27]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [2])
);
defparam \core/cpuregs[27]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [1])
);
defparam \core/cpuregs[27]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[27]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22052_3 ),
	.Q(\core/cpuregs[27] [0])
);
defparam \core/cpuregs[27]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [31])
);
defparam \core/cpuregs[28]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [30])
);
defparam \core/cpuregs[28]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [29])
);
defparam \core/cpuregs[28]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [28])
);
defparam \core/cpuregs[28]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [27])
);
defparam \core/cpuregs[28]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [26])
);
defparam \core/cpuregs[28]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [25])
);
defparam \core/cpuregs[28]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [24])
);
defparam \core/cpuregs[28]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [23])
);
defparam \core/cpuregs[28]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [22])
);
defparam \core/cpuregs[28]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [21])
);
defparam \core/cpuregs[28]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [20])
);
defparam \core/cpuregs[28]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [19])
);
defparam \core/cpuregs[28]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [18])
);
defparam \core/cpuregs[28]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [17])
);
defparam \core/cpuregs[28]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [16])
);
defparam \core/cpuregs[28]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [15])
);
defparam \core/cpuregs[28]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [14])
);
defparam \core/cpuregs[28]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [13])
);
defparam \core/cpuregs[28]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [12])
);
defparam \core/cpuregs[28]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [11])
);
defparam \core/cpuregs[28]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [10])
);
defparam \core/cpuregs[28]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [9])
);
defparam \core/cpuregs[28]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [8])
);
defparam \core/cpuregs[28]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [7])
);
defparam \core/cpuregs[28]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [6])
);
defparam \core/cpuregs[28]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [5])
);
defparam \core/cpuregs[28]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [4])
);
defparam \core/cpuregs[28]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [3])
);
defparam \core/cpuregs[28]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [2])
);
defparam \core/cpuregs[28]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [1])
);
defparam \core/cpuregs[28]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[28]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22084_3 ),
	.Q(\core/cpuregs[28] [0])
);
defparam \core/cpuregs[28]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [31])
);
defparam \core/cpuregs[29]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [30])
);
defparam \core/cpuregs[29]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [29])
);
defparam \core/cpuregs[29]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [28])
);
defparam \core/cpuregs[29]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [27])
);
defparam \core/cpuregs[29]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [26])
);
defparam \core/cpuregs[29]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [25])
);
defparam \core/cpuregs[29]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [24])
);
defparam \core/cpuregs[29]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [23])
);
defparam \core/cpuregs[29]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [22])
);
defparam \core/cpuregs[29]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [21])
);
defparam \core/cpuregs[29]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [20])
);
defparam \core/cpuregs[29]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [19])
);
defparam \core/cpuregs[29]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [18])
);
defparam \core/cpuregs[29]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [17])
);
defparam \core/cpuregs[29]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [16])
);
defparam \core/cpuregs[29]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [15])
);
defparam \core/cpuregs[29]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [14])
);
defparam \core/cpuregs[29]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [13])
);
defparam \core/cpuregs[29]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [12])
);
defparam \core/cpuregs[29]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [11])
);
defparam \core/cpuregs[29]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [10])
);
defparam \core/cpuregs[29]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [9])
);
defparam \core/cpuregs[29]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [8])
);
defparam \core/cpuregs[29]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [7])
);
defparam \core/cpuregs[29]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [6])
);
defparam \core/cpuregs[29]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [5])
);
defparam \core/cpuregs[29]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [4])
);
defparam \core/cpuregs[29]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [3])
);
defparam \core/cpuregs[29]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [2])
);
defparam \core/cpuregs[29]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [1])
);
defparam \core/cpuregs[29]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[29]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22116_3 ),
	.Q(\core/cpuregs[29] [0])
);
defparam \core/cpuregs[29]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [31])
);
defparam \core/cpuregs[30]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [30])
);
defparam \core/cpuregs[30]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [29])
);
defparam \core/cpuregs[30]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [28])
);
defparam \core/cpuregs[30]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [27])
);
defparam \core/cpuregs[30]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [26])
);
defparam \core/cpuregs[30]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [25])
);
defparam \core/cpuregs[30]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [24])
);
defparam \core/cpuregs[30]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [23])
);
defparam \core/cpuregs[30]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [22])
);
defparam \core/cpuregs[30]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [21])
);
defparam \core/cpuregs[30]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [20])
);
defparam \core/cpuregs[30]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [19])
);
defparam \core/cpuregs[30]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [18])
);
defparam \core/cpuregs[30]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [17])
);
defparam \core/cpuregs[30]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [16])
);
defparam \core/cpuregs[30]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [15])
);
defparam \core/cpuregs[30]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [14])
);
defparam \core/cpuregs[30]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [13])
);
defparam \core/cpuregs[30]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [12])
);
defparam \core/cpuregs[30]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [11])
);
defparam \core/cpuregs[30]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [10])
);
defparam \core/cpuregs[30]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [9])
);
defparam \core/cpuregs[30]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [8])
);
defparam \core/cpuregs[30]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [7])
);
defparam \core/cpuregs[30]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [6])
);
defparam \core/cpuregs[30]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [5])
);
defparam \core/cpuregs[30]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [4])
);
defparam \core/cpuregs[30]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [3])
);
defparam \core/cpuregs[30]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [2])
);
defparam \core/cpuregs[30]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [1])
);
defparam \core/cpuregs[30]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[30]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22148_3 ),
	.Q(\core/cpuregs[30] [0])
);
defparam \core/cpuregs[30]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [31])
);
defparam \core/cpuregs[31]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [30])
);
defparam \core/cpuregs[31]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [29])
);
defparam \core/cpuregs[31]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [28])
);
defparam \core/cpuregs[31]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [27])
);
defparam \core/cpuregs[31]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [26])
);
defparam \core/cpuregs[31]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [25])
);
defparam \core/cpuregs[31]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [24])
);
defparam \core/cpuregs[31]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [23])
);
defparam \core/cpuregs[31]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [22])
);
defparam \core/cpuregs[31]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [21])
);
defparam \core/cpuregs[31]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [20])
);
defparam \core/cpuregs[31]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [19])
);
defparam \core/cpuregs[31]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [18])
);
defparam \core/cpuregs[31]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [17])
);
defparam \core/cpuregs[31]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [16])
);
defparam \core/cpuregs[31]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [15])
);
defparam \core/cpuregs[31]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [14])
);
defparam \core/cpuregs[31]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [13])
);
defparam \core/cpuregs[31]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [12])
);
defparam \core/cpuregs[31]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [11])
);
defparam \core/cpuregs[31]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [10])
);
defparam \core/cpuregs[31]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [9])
);
defparam \core/cpuregs[31]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [8])
);
defparam \core/cpuregs[31]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [7])
);
defparam \core/cpuregs[31]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [6])
);
defparam \core/cpuregs[31]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [5])
);
defparam \core/cpuregs[31]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [4])
);
defparam \core/cpuregs[31]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [3])
);
defparam \core/cpuregs[31]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [2])
);
defparam \core/cpuregs[31]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [1])
);
defparam \core/cpuregs[31]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[31]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22180_3 ),
	.Q(\core/cpuregs[31] [0])
);
defparam \core/cpuregs[31]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [31])
);
defparam \core/cpuregs[32]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [30])
);
defparam \core/cpuregs[32]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [29])
);
defparam \core/cpuregs[32]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [28])
);
defparam \core/cpuregs[32]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [27])
);
defparam \core/cpuregs[32]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [26])
);
defparam \core/cpuregs[32]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [25])
);
defparam \core/cpuregs[32]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [24])
);
defparam \core/cpuregs[32]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [23])
);
defparam \core/cpuregs[32]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [22])
);
defparam \core/cpuregs[32]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [21])
);
defparam \core/cpuregs[32]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [20])
);
defparam \core/cpuregs[32]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [19])
);
defparam \core/cpuregs[32]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [18])
);
defparam \core/cpuregs[32]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [17])
);
defparam \core/cpuregs[32]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [16])
);
defparam \core/cpuregs[32]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [15])
);
defparam \core/cpuregs[32]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [14])
);
defparam \core/cpuregs[32]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [13])
);
defparam \core/cpuregs[32]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [12])
);
defparam \core/cpuregs[32]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [11])
);
defparam \core/cpuregs[32]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [10])
);
defparam \core/cpuregs[32]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [9])
);
defparam \core/cpuregs[32]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [8])
);
defparam \core/cpuregs[32]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [7])
);
defparam \core/cpuregs[32]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [6])
);
defparam \core/cpuregs[32]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [5])
);
defparam \core/cpuregs[32]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [4])
);
defparam \core/cpuregs[32]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [3])
);
defparam \core/cpuregs[32]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [2])
);
defparam \core/cpuregs[32]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [1])
);
defparam \core/cpuregs[32]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[32]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22212_3 ),
	.Q(\core/cpuregs[32] [0])
);
defparam \core/cpuregs[32]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [31])
);
defparam \core/cpuregs[33]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [30])
);
defparam \core/cpuregs[33]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [29])
);
defparam \core/cpuregs[33]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [28])
);
defparam \core/cpuregs[33]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [27])
);
defparam \core/cpuregs[33]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [26])
);
defparam \core/cpuregs[33]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [25])
);
defparam \core/cpuregs[33]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [24])
);
defparam \core/cpuregs[33]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [23])
);
defparam \core/cpuregs[33]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [22])
);
defparam \core/cpuregs[33]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [21])
);
defparam \core/cpuregs[33]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [20])
);
defparam \core/cpuregs[33]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [19])
);
defparam \core/cpuregs[33]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [18])
);
defparam \core/cpuregs[33]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [17])
);
defparam \core/cpuregs[33]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [16])
);
defparam \core/cpuregs[33]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [15])
);
defparam \core/cpuregs[33]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [14])
);
defparam \core/cpuregs[33]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [13])
);
defparam \core/cpuregs[33]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [12])
);
defparam \core/cpuregs[33]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [11])
);
defparam \core/cpuregs[33]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [10])
);
defparam \core/cpuregs[33]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [9])
);
defparam \core/cpuregs[33]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [8])
);
defparam \core/cpuregs[33]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [7])
);
defparam \core/cpuregs[33]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [6])
);
defparam \core/cpuregs[33]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [5])
);
defparam \core/cpuregs[33]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [4])
);
defparam \core/cpuregs[33]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [3])
);
defparam \core/cpuregs[33]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [2])
);
defparam \core/cpuregs[33]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [1])
);
defparam \core/cpuregs[33]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[33]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22244_3 ),
	.Q(\core/cpuregs[33] [0])
);
defparam \core/cpuregs[33]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [31])
);
defparam \core/cpuregs[34]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [30])
);
defparam \core/cpuregs[34]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [29])
);
defparam \core/cpuregs[34]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [28])
);
defparam \core/cpuregs[34]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [27])
);
defparam \core/cpuregs[34]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [26])
);
defparam \core/cpuregs[34]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [25])
);
defparam \core/cpuregs[34]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [24])
);
defparam \core/cpuregs[34]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [23])
);
defparam \core/cpuregs[34]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [22])
);
defparam \core/cpuregs[34]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [21])
);
defparam \core/cpuregs[34]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [20])
);
defparam \core/cpuregs[34]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [19])
);
defparam \core/cpuregs[34]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [18])
);
defparam \core/cpuregs[34]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [17])
);
defparam \core/cpuregs[34]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [16])
);
defparam \core/cpuregs[34]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [15])
);
defparam \core/cpuregs[34]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [14])
);
defparam \core/cpuregs[34]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [13])
);
defparam \core/cpuregs[34]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [12])
);
defparam \core/cpuregs[34]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [11])
);
defparam \core/cpuregs[34]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [10])
);
defparam \core/cpuregs[34]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [9])
);
defparam \core/cpuregs[34]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [8])
);
defparam \core/cpuregs[34]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [7])
);
defparam \core/cpuregs[34]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [6])
);
defparam \core/cpuregs[34]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [5])
);
defparam \core/cpuregs[34]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [4])
);
defparam \core/cpuregs[34]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [3])
);
defparam \core/cpuregs[34]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [2])
);
defparam \core/cpuregs[34]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [1])
);
defparam \core/cpuregs[34]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[34]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22276_3 ),
	.Q(\core/cpuregs[34] [0])
);
defparam \core/cpuregs[34]_0_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_31_s0  (
	.D(\core/cpuregs_wrdata [31]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [31])
);
defparam \core/cpuregs[35]_31_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_30_s0  (
	.D(\core/cpuregs_wrdata [30]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [30])
);
defparam \core/cpuregs[35]_30_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_29_s0  (
	.D(\core/cpuregs_wrdata [29]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [29])
);
defparam \core/cpuregs[35]_29_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_28_s0  (
	.D(\core/cpuregs_wrdata [28]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [28])
);
defparam \core/cpuregs[35]_28_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_27_s0  (
	.D(\core/cpuregs_wrdata [27]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [27])
);
defparam \core/cpuregs[35]_27_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_26_s0  (
	.D(\core/cpuregs_wrdata [26]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [26])
);
defparam \core/cpuregs[35]_26_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_25_s0  (
	.D(\core/cpuregs_wrdata [25]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [25])
);
defparam \core/cpuregs[35]_25_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_24_s0  (
	.D(\core/cpuregs_wrdata [24]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [24])
);
defparam \core/cpuregs[35]_24_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_23_s0  (
	.D(\core/cpuregs_wrdata [23]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [23])
);
defparam \core/cpuregs[35]_23_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_22_s0  (
	.D(\core/cpuregs_wrdata [22]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [22])
);
defparam \core/cpuregs[35]_22_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_21_s0  (
	.D(\core/cpuregs_wrdata [21]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [21])
);
defparam \core/cpuregs[35]_21_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_20_s0  (
	.D(\core/cpuregs_wrdata [20]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [20])
);
defparam \core/cpuregs[35]_20_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_19_s0  (
	.D(\core/cpuregs_wrdata [19]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [19])
);
defparam \core/cpuregs[35]_19_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_18_s0  (
	.D(\core/cpuregs_wrdata [18]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [18])
);
defparam \core/cpuregs[35]_18_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_17_s0  (
	.D(\core/cpuregs_wrdata [17]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [17])
);
defparam \core/cpuregs[35]_17_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_16_s0  (
	.D(\core/cpuregs_wrdata [16]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [16])
);
defparam \core/cpuregs[35]_16_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_15_s0  (
	.D(\core/cpuregs_wrdata [15]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [15])
);
defparam \core/cpuregs[35]_15_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_14_s0  (
	.D(\core/cpuregs_wrdata [14]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [14])
);
defparam \core/cpuregs[35]_14_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_13_s0  (
	.D(\core/cpuregs_wrdata [13]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [13])
);
defparam \core/cpuregs[35]_13_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_12_s0  (
	.D(\core/cpuregs_wrdata [12]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [12])
);
defparam \core/cpuregs[35]_12_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_11_s0  (
	.D(\core/cpuregs_wrdata [11]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [11])
);
defparam \core/cpuregs[35]_11_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_10_s0  (
	.D(\core/cpuregs_wrdata [10]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [10])
);
defparam \core/cpuregs[35]_10_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_9_s0  (
	.D(\core/cpuregs_wrdata [9]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [9])
);
defparam \core/cpuregs[35]_9_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_8_s0  (
	.D(\core/cpuregs_wrdata [8]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [8])
);
defparam \core/cpuregs[35]_8_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_7_s0  (
	.D(\core/cpuregs_wrdata [7]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [7])
);
defparam \core/cpuregs[35]_7_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_6_s0  (
	.D(\core/cpuregs_wrdata [6]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [6])
);
defparam \core/cpuregs[35]_6_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_5_s0  (
	.D(\core/cpuregs_wrdata [5]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [5])
);
defparam \core/cpuregs[35]_5_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_4_s0  (
	.D(\core/cpuregs_wrdata [4]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [4])
);
defparam \core/cpuregs[35]_4_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_3_s0  (
	.D(\core/cpuregs_wrdata [3]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [3])
);
defparam \core/cpuregs[35]_3_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_2_s0  (
	.D(\core/cpuregs_wrdata [2]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [2])
);
defparam \core/cpuregs[35]_2_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_1_s0  (
	.D(\core/cpuregs_wrdata [1]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [1])
);
defparam \core/cpuregs[35]_1_s0 .INIT=1'b0;
DFFE \core/cpuregs[35]_0_s0  (
	.D(\core/cpuregs_wrdata [0]),
	.CLK(clk_in_d),
	.CE(\core/n22308_3 ),
	.Q(\core/cpuregs[35] [0])
);
defparam \core/cpuregs[35]_0_s0 .INIT=1'b0;
DFFC \core/dbg_mode_r_s0  (
	.D(dbg_mode_Z),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\core/dbg_mode_r )
);
defparam \core/dbg_mode_r_s0 .INIT=1'b0;
DFFR \core/wr_dcsr_ena_s0  (
	.D(\core/csrregs_write ),
	.CLK(clk_in_d),
	.RESET(\core/wr_dcsr_ena_4 ),
	.Q(wr_dcsr_ena_Z)
);
defparam \core/wr_dcsr_ena_s0 .INIT=1'b0;
DFFS \core/cmt_dcause_ena_s0  (
	.D(\core/n11077_3 ),
	.CLK(clk_in_d),
	.SET(\core/instr_dret ),
	.Q(cmt_dcause_ena_Z)
);
defparam \core/cmt_dcause_ena_s0 .INIT=1'b1;
DFFC \core/wr_dpc_ena_s0  (
	.D(\core/n11111_3 ),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(wr_dpc_ena_Z)
);
defparam \core/wr_dpc_ena_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_31_s0  (
	.D(\core/n11117_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[31])
);
defparam \core/cmt_dpc_31_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_30_s0  (
	.D(\core/n11118_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[30])
);
defparam \core/cmt_dpc_30_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_29_s0  (
	.D(\core/n11119_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[29])
);
defparam \core/cmt_dpc_29_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_28_s0  (
	.D(\core/n11120_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[28])
);
defparam \core/cmt_dpc_28_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_27_s0  (
	.D(\core/n11121_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[27])
);
defparam \core/cmt_dpc_27_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_26_s0  (
	.D(\core/n11122_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[26])
);
defparam \core/cmt_dpc_26_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_25_s0  (
	.D(\core/n11123_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[25])
);
defparam \core/cmt_dpc_25_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_24_s0  (
	.D(\core/n11124_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[24])
);
defparam \core/cmt_dpc_24_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_23_s0  (
	.D(\core/n11125_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[23])
);
defparam \core/cmt_dpc_23_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_22_s0  (
	.D(\core/n11126_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[22])
);
defparam \core/cmt_dpc_22_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_21_s0  (
	.D(\core/n11127_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[21])
);
defparam \core/cmt_dpc_21_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_20_s0  (
	.D(\core/n11128_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[20])
);
defparam \core/cmt_dpc_20_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_19_s0  (
	.D(\core/n11129_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[19])
);
defparam \core/cmt_dpc_19_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_18_s0  (
	.D(\core/n11130_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[18])
);
defparam \core/cmt_dpc_18_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_17_s0  (
	.D(\core/n11131_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[17])
);
defparam \core/cmt_dpc_17_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_16_s0  (
	.D(\core/n11132_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[16])
);
defparam \core/cmt_dpc_16_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_15_s0  (
	.D(\core/n11133_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[15])
);
defparam \core/cmt_dpc_15_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_14_s0  (
	.D(\core/n11134_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[14])
);
defparam \core/cmt_dpc_14_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_13_s0  (
	.D(\core/n11135_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[13])
);
defparam \core/cmt_dpc_13_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_12_s0  (
	.D(\core/n11136_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[12])
);
defparam \core/cmt_dpc_12_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_11_s0  (
	.D(\core/n11137_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[11])
);
defparam \core/cmt_dpc_11_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_10_s0  (
	.D(\core/n11138_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[10])
);
defparam \core/cmt_dpc_10_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_9_s0  (
	.D(\core/n11139_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[9])
);
defparam \core/cmt_dpc_9_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_8_s0  (
	.D(\core/n11140_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[8])
);
defparam \core/cmt_dpc_8_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_7_s0  (
	.D(\core/n11141_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[7])
);
defparam \core/cmt_dpc_7_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_6_s0  (
	.D(\core/n11142_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[6])
);
defparam \core/cmt_dpc_6_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_5_s0  (
	.D(\core/n11143_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[5])
);
defparam \core/cmt_dpc_5_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_4_s0  (
	.D(\core/n11144_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[4])
);
defparam \core/cmt_dpc_4_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_3_s0  (
	.D(\core/n11145_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[3])
);
defparam \core/cmt_dpc_3_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_2_s0  (
	.D(\core/n11146_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[2])
);
defparam \core/cmt_dpc_2_s0 .INIT=1'b0;
DFFCE \core/cmt_dpc_1_s0  (
	.D(\core/n11147_3 ),
	.CLK(clk_in_d),
	.CE(\core/n11114_5 ),
	.CLEAR(n519_5),
	.Q(cmt_dpc_Z[1])
);
defparam \core/cmt_dpc_1_s0 .INIT=1'b0;
DFFC \core/cmt_dpc_ena_buf_s0  (
	.D(\core/n11114_5 ),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(cmt_dpc_ena)
);
defparam \core/cmt_dpc_ena_buf_s0 .INIT=1'b0;
DFFR \core/wr_dscratch_ena_s0  (
	.D(\core/n11225_3 ),
	.CLK(clk_in_d),
	.RESET(\core/wr_dscratch_ena_6 ),
	.Q(wr_dscratch_ena_Z)
);
defparam \core/wr_dscratch_ena_s0 .INIT=1'b0;
DFFCE \core/csr_mstatus_mie_s0  (
	.D(wr_csr_nxt[3]),
	.CLK(clk_in_d),
	.CE(\core/n11234_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mstatus_mie )
);
defparam \core/csr_mstatus_mie_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_31_s0  (
	.D(wr_csr_nxt[31]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [31])
);
defparam \core/csr_mscratch_31_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_30_s0  (
	.D(wr_csr_nxt[30]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [30])
);
defparam \core/csr_mscratch_30_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_29_s0  (
	.D(wr_csr_nxt[29]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [29])
);
defparam \core/csr_mscratch_29_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_28_s0  (
	.D(wr_csr_nxt[28]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [28])
);
defparam \core/csr_mscratch_28_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_27_s0  (
	.D(wr_csr_nxt[27]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [27])
);
defparam \core/csr_mscratch_27_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_26_s0  (
	.D(wr_csr_nxt[26]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [26])
);
defparam \core/csr_mscratch_26_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_25_s0  (
	.D(wr_csr_nxt[25]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [25])
);
defparam \core/csr_mscratch_25_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_24_s0  (
	.D(wr_csr_nxt[24]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [24])
);
defparam \core/csr_mscratch_24_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_23_s0  (
	.D(wr_csr_nxt[23]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [23])
);
defparam \core/csr_mscratch_23_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_22_s0  (
	.D(wr_csr_nxt[22]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [22])
);
defparam \core/csr_mscratch_22_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_21_s0  (
	.D(wr_csr_nxt[21]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [21])
);
defparam \core/csr_mscratch_21_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_20_s0  (
	.D(wr_csr_nxt[20]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [20])
);
defparam \core/csr_mscratch_20_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_19_s0  (
	.D(wr_csr_nxt[19]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [19])
);
defparam \core/csr_mscratch_19_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_18_s0  (
	.D(wr_csr_nxt[18]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [18])
);
defparam \core/csr_mscratch_18_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_17_s0  (
	.D(wr_csr_nxt[17]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [17])
);
defparam \core/csr_mscratch_17_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_16_s0  (
	.D(wr_csr_nxt[16]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [16])
);
defparam \core/csr_mscratch_16_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_15_s0  (
	.D(wr_csr_nxt[15]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [15])
);
defparam \core/csr_mscratch_15_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_14_s0  (
	.D(wr_csr_nxt[14]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [14])
);
defparam \core/csr_mscratch_14_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_13_s0  (
	.D(wr_csr_nxt[13]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [13])
);
defparam \core/csr_mscratch_13_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_12_s0  (
	.D(wr_csr_nxt[12]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [12])
);
defparam \core/csr_mscratch_12_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_11_s0  (
	.D(wr_csr_nxt[11]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [11])
);
defparam \core/csr_mscratch_11_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_10_s0  (
	.D(wr_csr_nxt[10]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [10])
);
defparam \core/csr_mscratch_10_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_9_s0  (
	.D(wr_csr_nxt[9]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [9])
);
defparam \core/csr_mscratch_9_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_8_s0  (
	.D(wr_csr_nxt[8]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [8])
);
defparam \core/csr_mscratch_8_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_7_s0  (
	.D(wr_csr_nxt[7]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [7])
);
defparam \core/csr_mscratch_7_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_6_s0  (
	.D(wr_csr_nxt[6]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [6])
);
defparam \core/csr_mscratch_6_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_5_s0  (
	.D(wr_csr_nxt[5]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [5])
);
defparam \core/csr_mscratch_5_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_4_s0  (
	.D(wr_csr_nxt[4]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [4])
);
defparam \core/csr_mscratch_4_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_3_s0  (
	.D(wr_csr_nxt[3]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [3])
);
defparam \core/csr_mscratch_3_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_2_s0  (
	.D(wr_csr_nxt[2]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [2])
);
defparam \core/csr_mscratch_2_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_1_s0  (
	.D(wr_csr_nxt[1]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [1])
);
defparam \core/csr_mscratch_1_s0 .INIT=1'b0;
DFFCE \core/csr_mscratch_0_s0  (
	.D(wr_csr_nxt[0]),
	.CLK(clk_in_d),
	.CE(\core/n11244_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mscratch [0])
);
defparam \core/csr_mscratch_0_s0 .INIT=1'b0;
DFFC \core/csr_mcause_2_s0  (
	.D(\core/n11539_3 ),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [2])
);
defparam \core/csr_mcause_2_s0 .INIT=1'b0;
DFFC \core/csr_mcause_1_s0  (
	.D(\core/n11540_3 ),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [1])
);
defparam \core/csr_mcause_1_s0 .INIT=1'b0;
DFFCE \core/csr_mie_meie_s0  (
	.D(wr_csr_nxt[11]),
	.CLK(clk_in_d),
	.CE(\core/n11581_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mie_meie )
);
defparam \core/csr_mie_meie_s0 .INIT=1'b0;
DFFCE \core/csr_mie_mtie_s0  (
	.D(wr_csr_nxt[7]),
	.CLK(clk_in_d),
	.CE(\core/n11581_3 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mie_mtie )
);
defparam \core/csr_mie_mtie_s0 .INIT=1'b0;
DFFC \core/csr_mip_mtip_s0  (
	.D(\core/next_irq_pending [0]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\core/csr_mip_mtip )
);
defparam \core/csr_mip_mtip_s0 .INIT=1'b0;
DFFR \core/trap_s0  (
	.D(\core/cpu_state.cpu_state_trap ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/trap )
);
defparam \core/trap_s0 .INIT=1'b0;
DFF \core/reg_sh_4_s0  (
	.D(\core/n15619_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [4])
);
defparam \core/reg_sh_4_s0 .INIT=1'b0;
DFF \core/reg_sh_3_s0  (
	.D(\core/n15620_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [3])
);
defparam \core/reg_sh_3_s0 .INIT=1'b0;
DFF \core/reg_sh_2_s0  (
	.D(\core/n15621_8 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [2])
);
defparam \core/reg_sh_2_s0 .INIT=1'b0;
DFF \core/reg_sh_1_s0  (
	.D(\core/n15622_9 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [1])
);
defparam \core/reg_sh_1_s0 .INIT=1'b0;
DFF \core/reg_sh_0_s0  (
	.D(\core/n15623_9 ),
	.CLK(clk_in_d),
	.Q(\core/reg_sh [0])
);
defparam \core/reg_sh_0_s0 .INIT=1'b0;
DFFR \core/reg_out_31_s0  (
	.D(\core/n15288_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [31])
);
defparam \core/reg_out_31_s0 .INIT=1'b0;
DFFR \core/reg_out_30_s0  (
	.D(\core/n15289_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [30])
);
defparam \core/reg_out_30_s0 .INIT=1'b0;
DFFR \core/reg_out_29_s0  (
	.D(\core/n15290_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [29])
);
defparam \core/reg_out_29_s0 .INIT=1'b0;
DFFR \core/reg_out_28_s0  (
	.D(\core/n15291_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [28])
);
defparam \core/reg_out_28_s0 .INIT=1'b0;
DFFR \core/reg_out_27_s0  (
	.D(\core/n15292_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [27])
);
defparam \core/reg_out_27_s0 .INIT=1'b0;
DFFR \core/reg_out_26_s0  (
	.D(\core/n15293_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [26])
);
defparam \core/reg_out_26_s0 .INIT=1'b0;
DFFR \core/reg_out_25_s0  (
	.D(\core/n15294_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [25])
);
defparam \core/reg_out_25_s0 .INIT=1'b0;
DFFS \core/reg_out_24_s0  (
	.D(\core/n15295_11 ),
	.CLK(clk_in_d),
	.SET(n519_5),
	.Q(\core/reg_out [24])
);
defparam \core/reg_out_24_s0 .INIT=1'b1;
DFFR \core/reg_out_23_s0  (
	.D(\core/n15296_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [23])
);
defparam \core/reg_out_23_s0 .INIT=1'b0;
DFFR \core/reg_out_22_s0  (
	.D(\core/n15297_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [22])
);
defparam \core/reg_out_22_s0 .INIT=1'b0;
DFFR \core/reg_out_21_s0  (
	.D(\core/n15298_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [21])
);
defparam \core/reg_out_21_s0 .INIT=1'b0;
DFFR \core/reg_out_20_s0  (
	.D(\core/n15299_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [20])
);
defparam \core/reg_out_20_s0 .INIT=1'b0;
DFFR \core/reg_out_19_s0  (
	.D(\core/n15300_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [19])
);
defparam \core/reg_out_19_s0 .INIT=1'b0;
DFFR \core/reg_out_18_s0  (
	.D(\core/n15301_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [18])
);
defparam \core/reg_out_18_s0 .INIT=1'b0;
DFFR \core/reg_out_17_s0  (
	.D(\core/n15302_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [17])
);
defparam \core/reg_out_17_s0 .INIT=1'b0;
DFFR \core/reg_out_16_s0  (
	.D(\core/n15303_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [16])
);
defparam \core/reg_out_16_s0 .INIT=1'b0;
DFFR \core/reg_out_15_s0  (
	.D(\core/n15304_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [15])
);
defparam \core/reg_out_15_s0 .INIT=1'b0;
DFFS \core/reg_out_14_s0  (
	.D(\core/n15305_11 ),
	.CLK(clk_in_d),
	.SET(n519_5),
	.Q(\core/reg_out [14])
);
defparam \core/reg_out_14_s0 .INIT=1'b1;
DFFR \core/reg_out_13_s0  (
	.D(\core/n15306_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [13])
);
defparam \core/reg_out_13_s0 .INIT=1'b0;
DFFR \core/reg_out_12_s0  (
	.D(\core/n15307_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [12])
);
defparam \core/reg_out_12_s0 .INIT=1'b0;
DFFR \core/reg_out_11_s0  (
	.D(\core/n15308_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [11])
);
defparam \core/reg_out_11_s0 .INIT=1'b0;
DFFR \core/reg_out_10_s0  (
	.D(\core/n15309_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [10])
);
defparam \core/reg_out_10_s0 .INIT=1'b0;
DFFR \core/reg_out_9_s0  (
	.D(\core/n15310_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [9])
);
defparam \core/reg_out_9_s0 .INIT=1'b0;
DFFR \core/reg_out_8_s0  (
	.D(\core/n15311_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [8])
);
defparam \core/reg_out_8_s0 .INIT=1'b0;
DFFR \core/reg_out_7_s0  (
	.D(\core/n15312_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [7])
);
defparam \core/reg_out_7_s0 .INIT=1'b0;
DFFR \core/reg_out_6_s0  (
	.D(\core/n15313_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [6])
);
defparam \core/reg_out_6_s0 .INIT=1'b0;
DFFR \core/reg_out_5_s0  (
	.D(\core/n15314_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [5])
);
defparam \core/reg_out_5_s0 .INIT=1'b0;
DFFR \core/reg_out_4_s0  (
	.D(\core/n15315_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [4])
);
defparam \core/reg_out_4_s0 .INIT=1'b0;
DFFR \core/reg_out_3_s0  (
	.D(\core/n15316_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [3])
);
defparam \core/reg_out_3_s0 .INIT=1'b0;
DFFR \core/reg_out_2_s0  (
	.D(\core/n15317_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [2])
);
defparam \core/reg_out_2_s0 .INIT=1'b0;
DFFR \core/reg_out_1_s0  (
	.D(\core/n15318_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [1])
);
defparam \core/reg_out_1_s0 .INIT=1'b0;
DFFR \core/reg_out_0_s0  (
	.D(\core/n15319_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/reg_out [0])
);
defparam \core/reg_out_0_s0 .INIT=1'b0;
DFF \core/alu_out_q_31_s0  (
	.D(\core/alu_out [31]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [31])
);
defparam \core/alu_out_q_31_s0 .INIT=1'b0;
DFF \core/alu_out_q_30_s0  (
	.D(\core/alu_out [30]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [30])
);
defparam \core/alu_out_q_30_s0 .INIT=1'b0;
DFF \core/alu_out_q_29_s0  (
	.D(\core/alu_out [29]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [29])
);
defparam \core/alu_out_q_29_s0 .INIT=1'b0;
DFF \core/alu_out_q_28_s0  (
	.D(\core/alu_out [28]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [28])
);
defparam \core/alu_out_q_28_s0 .INIT=1'b0;
DFF \core/alu_out_q_27_s0  (
	.D(\core/alu_out [27]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [27])
);
defparam \core/alu_out_q_27_s0 .INIT=1'b0;
DFF \core/alu_out_q_26_s0  (
	.D(\core/alu_out [26]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [26])
);
defparam \core/alu_out_q_26_s0 .INIT=1'b0;
DFF \core/alu_out_q_25_s0  (
	.D(\core/alu_out [25]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [25])
);
defparam \core/alu_out_q_25_s0 .INIT=1'b0;
DFF \core/alu_out_q_24_s0  (
	.D(\core/alu_out [24]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [24])
);
defparam \core/alu_out_q_24_s0 .INIT=1'b0;
DFF \core/alu_out_q_23_s0  (
	.D(\core/alu_out [23]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [23])
);
defparam \core/alu_out_q_23_s0 .INIT=1'b0;
DFF \core/alu_out_q_22_s0  (
	.D(\core/alu_out [22]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [22])
);
defparam \core/alu_out_q_22_s0 .INIT=1'b0;
DFF \core/alu_out_q_21_s0  (
	.D(\core/alu_out [21]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [21])
);
defparam \core/alu_out_q_21_s0 .INIT=1'b0;
DFF \core/alu_out_q_20_s0  (
	.D(\core/alu_out [20]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [20])
);
defparam \core/alu_out_q_20_s0 .INIT=1'b0;
DFF \core/alu_out_q_19_s0  (
	.D(\core/alu_out [19]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [19])
);
defparam \core/alu_out_q_19_s0 .INIT=1'b0;
DFF \core/alu_out_q_18_s0  (
	.D(\core/alu_out [18]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [18])
);
defparam \core/alu_out_q_18_s0 .INIT=1'b0;
DFF \core/alu_out_q_17_s0  (
	.D(\core/alu_out [17]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [17])
);
defparam \core/alu_out_q_17_s0 .INIT=1'b0;
DFF \core/alu_out_q_16_s0  (
	.D(\core/alu_out [16]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [16])
);
defparam \core/alu_out_q_16_s0 .INIT=1'b0;
DFF \core/alu_out_q_15_s0  (
	.D(\core/alu_out [15]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [15])
);
defparam \core/alu_out_q_15_s0 .INIT=1'b0;
DFF \core/alu_out_q_14_s0  (
	.D(\core/alu_out [14]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [14])
);
defparam \core/alu_out_q_14_s0 .INIT=1'b0;
DFF \core/alu_out_q_13_s0  (
	.D(\core/alu_out [13]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [13])
);
defparam \core/alu_out_q_13_s0 .INIT=1'b0;
DFF \core/alu_out_q_12_s0  (
	.D(\core/alu_out [12]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [12])
);
defparam \core/alu_out_q_12_s0 .INIT=1'b0;
DFF \core/alu_out_q_11_s0  (
	.D(\core/alu_out [11]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [11])
);
defparam \core/alu_out_q_11_s0 .INIT=1'b0;
DFF \core/alu_out_q_10_s0  (
	.D(\core/alu_out [10]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [10])
);
defparam \core/alu_out_q_10_s0 .INIT=1'b0;
DFF \core/alu_out_q_9_s0  (
	.D(\core/alu_out [9]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [9])
);
defparam \core/alu_out_q_9_s0 .INIT=1'b0;
DFF \core/alu_out_q_8_s0  (
	.D(\core/alu_out [8]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [8])
);
defparam \core/alu_out_q_8_s0 .INIT=1'b0;
DFF \core/alu_out_q_7_s0  (
	.D(\core/alu_out [7]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [7])
);
defparam \core/alu_out_q_7_s0 .INIT=1'b0;
DFF \core/alu_out_q_6_s0  (
	.D(\core/alu_out [6]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [6])
);
defparam \core/alu_out_q_6_s0 .INIT=1'b0;
DFF \core/alu_out_q_5_s0  (
	.D(\core/alu_out [5]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [5])
);
defparam \core/alu_out_q_5_s0 .INIT=1'b0;
DFF \core/alu_out_q_4_s0  (
	.D(\core/alu_out [4]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [4])
);
defparam \core/alu_out_q_4_s0 .INIT=1'b0;
DFF \core/alu_out_q_3_s0  (
	.D(\core/alu_out [3]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [3])
);
defparam \core/alu_out_q_3_s0 .INIT=1'b0;
DFF \core/alu_out_q_2_s0  (
	.D(\core/alu_out [2]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [2])
);
defparam \core/alu_out_q_2_s0 .INIT=1'b0;
DFF \core/alu_out_q_1_s0  (
	.D(\core/alu_out [1]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [1])
);
defparam \core/alu_out_q_1_s0 .INIT=1'b0;
DFF \core/alu_out_q_0_s0  (
	.D(\core/alu_out [0]),
	.CLK(clk_in_d),
	.Q(\core/alu_out_q [0])
);
defparam \core/alu_out_q_0_s0 .INIT=1'b0;
DFFR \core/pcpi_timeout_s0  (
	.D(\core/n11326_3 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_timeout )
);
defparam \core/pcpi_timeout_s0 .INIT=1'b0;
DFFR \core/csr_cycle_31_s0  (
	.D(\core/n12136_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [31])
);
defparam \core/csr_cycle_31_s0 .INIT=1'b0;
DFFR \core/csr_cycle_30_s0  (
	.D(\core/n12137_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [30])
);
defparam \core/csr_cycle_30_s0 .INIT=1'b0;
DFFR \core/csr_cycle_29_s0  (
	.D(\core/n12138_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [29])
);
defparam \core/csr_cycle_29_s0 .INIT=1'b0;
DFFR \core/csr_cycle_28_s0  (
	.D(\core/n12139_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [28])
);
defparam \core/csr_cycle_28_s0 .INIT=1'b0;
DFFR \core/csr_cycle_27_s0  (
	.D(\core/n12140_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [27])
);
defparam \core/csr_cycle_27_s0 .INIT=1'b0;
DFFR \core/csr_cycle_26_s0  (
	.D(\core/n12141_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [26])
);
defparam \core/csr_cycle_26_s0 .INIT=1'b0;
DFFR \core/csr_cycle_25_s0  (
	.D(\core/n12142_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [25])
);
defparam \core/csr_cycle_25_s0 .INIT=1'b0;
DFFR \core/csr_cycle_24_s0  (
	.D(\core/n12143_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [24])
);
defparam \core/csr_cycle_24_s0 .INIT=1'b0;
DFFR \core/csr_cycle_23_s0  (
	.D(\core/n12144_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [23])
);
defparam \core/csr_cycle_23_s0 .INIT=1'b0;
DFFR \core/csr_cycle_22_s0  (
	.D(\core/n12145_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [22])
);
defparam \core/csr_cycle_22_s0 .INIT=1'b0;
DFFR \core/csr_cycle_21_s0  (
	.D(\core/n12146_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [21])
);
defparam \core/csr_cycle_21_s0 .INIT=1'b0;
DFFR \core/csr_cycle_20_s0  (
	.D(\core/n12147_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [20])
);
defparam \core/csr_cycle_20_s0 .INIT=1'b0;
DFFR \core/csr_cycle_19_s0  (
	.D(\core/n12148_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [19])
);
defparam \core/csr_cycle_19_s0 .INIT=1'b0;
DFFR \core/csr_cycle_18_s0  (
	.D(\core/n12149_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [18])
);
defparam \core/csr_cycle_18_s0 .INIT=1'b0;
DFFR \core/csr_cycle_17_s0  (
	.D(\core/n12150_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [17])
);
defparam \core/csr_cycle_17_s0 .INIT=1'b0;
DFFR \core/csr_cycle_16_s0  (
	.D(\core/n12151_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [16])
);
defparam \core/csr_cycle_16_s0 .INIT=1'b0;
DFFR \core/csr_cycle_15_s0  (
	.D(\core/n12152_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [15])
);
defparam \core/csr_cycle_15_s0 .INIT=1'b0;
DFFR \core/csr_cycle_14_s0  (
	.D(\core/n12153_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [14])
);
defparam \core/csr_cycle_14_s0 .INIT=1'b0;
DFFR \core/csr_cycle_13_s0  (
	.D(\core/n12154_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [13])
);
defparam \core/csr_cycle_13_s0 .INIT=1'b0;
DFFR \core/csr_cycle_12_s0  (
	.D(\core/n12155_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [12])
);
defparam \core/csr_cycle_12_s0 .INIT=1'b0;
DFFR \core/csr_cycle_11_s0  (
	.D(\core/n12156_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [11])
);
defparam \core/csr_cycle_11_s0 .INIT=1'b0;
DFFR \core/csr_cycle_10_s0  (
	.D(\core/n12157_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [10])
);
defparam \core/csr_cycle_10_s0 .INIT=1'b0;
DFFR \core/csr_cycle_9_s0  (
	.D(\core/n12158_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [9])
);
defparam \core/csr_cycle_9_s0 .INIT=1'b0;
DFFR \core/csr_cycle_8_s0  (
	.D(\core/n12159_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [8])
);
defparam \core/csr_cycle_8_s0 .INIT=1'b0;
DFFR \core/csr_cycle_7_s0  (
	.D(\core/n12160_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [7])
);
defparam \core/csr_cycle_7_s0 .INIT=1'b0;
DFFR \core/csr_cycle_6_s0  (
	.D(\core/n12161_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [6])
);
defparam \core/csr_cycle_6_s0 .INIT=1'b0;
DFFR \core/csr_cycle_5_s0  (
	.D(\core/n12162_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [5])
);
defparam \core/csr_cycle_5_s0 .INIT=1'b0;
DFFR \core/csr_cycle_4_s0  (
	.D(\core/n12163_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [4])
);
defparam \core/csr_cycle_4_s0 .INIT=1'b0;
DFFR \core/csr_cycle_3_s0  (
	.D(\core/n12164_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [3])
);
defparam \core/csr_cycle_3_s0 .INIT=1'b0;
DFFR \core/csr_cycle_2_s0  (
	.D(\core/n12165_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [2])
);
defparam \core/csr_cycle_2_s0 .INIT=1'b0;
DFFR \core/csr_cycle_1_s0  (
	.D(\core/n12166_1 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [1])
);
defparam \core/csr_cycle_1_s0 .INIT=1'b0;
DFFR \core/csr_cycle_0_s0  (
	.D(\core/n12167_6 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_cycle [0])
);
defparam \core/csr_cycle_0_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_31_s0  (
	.D(\core/n12234_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [31])
);
defparam \core/csr_cycleh_31_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_30_s0  (
	.D(\core/n12235_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [30])
);
defparam \core/csr_cycleh_30_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_29_s0  (
	.D(\core/n12236_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [29])
);
defparam \core/csr_cycleh_29_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_28_s0  (
	.D(\core/n12237_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [28])
);
defparam \core/csr_cycleh_28_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_27_s0  (
	.D(\core/n12238_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [27])
);
defparam \core/csr_cycleh_27_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_26_s0  (
	.D(\core/n12239_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [26])
);
defparam \core/csr_cycleh_26_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_25_s0  (
	.D(\core/n12240_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [25])
);
defparam \core/csr_cycleh_25_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_24_s0  (
	.D(\core/n12241_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [24])
);
defparam \core/csr_cycleh_24_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_23_s0  (
	.D(\core/n12242_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [23])
);
defparam \core/csr_cycleh_23_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_22_s0  (
	.D(\core/n12243_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [22])
);
defparam \core/csr_cycleh_22_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_21_s0  (
	.D(\core/n12244_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [21])
);
defparam \core/csr_cycleh_21_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_20_s0  (
	.D(\core/n12245_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [20])
);
defparam \core/csr_cycleh_20_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_19_s0  (
	.D(\core/n12246_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [19])
);
defparam \core/csr_cycleh_19_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_18_s0  (
	.D(\core/n12247_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [18])
);
defparam \core/csr_cycleh_18_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_17_s0  (
	.D(\core/n12248_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [17])
);
defparam \core/csr_cycleh_17_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_16_s0  (
	.D(\core/n12249_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [16])
);
defparam \core/csr_cycleh_16_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_15_s0  (
	.D(\core/n12250_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [15])
);
defparam \core/csr_cycleh_15_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_14_s0  (
	.D(\core/n12251_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [14])
);
defparam \core/csr_cycleh_14_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_13_s0  (
	.D(\core/n12252_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [13])
);
defparam \core/csr_cycleh_13_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_12_s0  (
	.D(\core/n12253_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [12])
);
defparam \core/csr_cycleh_12_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_11_s0  (
	.D(\core/n12254_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [11])
);
defparam \core/csr_cycleh_11_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_10_s0  (
	.D(\core/n12255_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [10])
);
defparam \core/csr_cycleh_10_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_9_s0  (
	.D(\core/n12256_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [9])
);
defparam \core/csr_cycleh_9_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_8_s0  (
	.D(\core/n12257_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [8])
);
defparam \core/csr_cycleh_8_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_7_s0  (
	.D(\core/n12258_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [7])
);
defparam \core/csr_cycleh_7_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_6_s0  (
	.D(\core/n12259_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [6])
);
defparam \core/csr_cycleh_6_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_5_s0  (
	.D(\core/n12260_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [5])
);
defparam \core/csr_cycleh_5_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_4_s0  (
	.D(\core/n12261_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [4])
);
defparam \core/csr_cycleh_4_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_3_s0  (
	.D(\core/n12262_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [3])
);
defparam \core/csr_cycleh_3_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_2_s0  (
	.D(\core/n12263_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [2])
);
defparam \core/csr_cycleh_2_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_1_s0  (
	.D(\core/n12264_1 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [1])
);
defparam \core/csr_cycleh_1_s0 .INIT=1'b0;
DFFRE \core/csr_cycleh_0_s0  (
	.D(\core/n12265_6 ),
	.CLK(clk_in_d),
	.CE(\core/n12232_3 ),
	.RESET(n519_5),
	.Q(\core/csr_cycleh [0])
);
defparam \core/csr_cycleh_0_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_4_s0  (
	.D(\core/n15177_5 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [4])
);
defparam \core/next_irq_pending_4_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_3_s0  (
	.D(\core/n15179_8 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [3])
);
defparam \core/next_irq_pending_3_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_1_s0  (
	.D(\core/n15182_8 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [1])
);
defparam \core/next_irq_pending_1_s0 .INIT=1'b0;
DFFR \core/next_irq_pending_0_s0  (
	.D(\core/n15183_3 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/next_irq_pending [0])
);
defparam \core/next_irq_pending_0_s0 .INIT=1'b0;
DFF \core/decoder_trigger_s0  (
	.D(\core/n16226_3 ),
	.CLK(clk_in_d),
	.Q(\core/decoder_trigger )
);
defparam \core/decoder_trigger_s0 .INIT=1'b0;
DFFR \core/decoder_pseudo_trigger_s0  (
	.D(\core/n15727_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/decoder_pseudo_trigger )
);
defparam \core/decoder_pseudo_trigger_s0 .INIT=1'b0;
DFFR \core/do_waitirq_s0  (
	.D(\core/n16062_10 ),
	.CLK(clk_in_d),
	.RESET(\core/n16062_5 ),
	.Q(\core/do_waitirq )
);
defparam \core/do_waitirq_s0 .INIT=1'b0;
DFFRE \core/reg_pc_31_s0  (
	.D(\core/n12726_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [31])
);
defparam \core/reg_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_pc_30_s0  (
	.D(\core/n12728_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [30])
);
defparam \core/reg_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_pc_29_s0  (
	.D(\core/n12730_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [29])
);
defparam \core/reg_pc_29_s0 .INIT=1'b0;
DFFRE \core/reg_pc_28_s0  (
	.D(\core/n12732_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [28])
);
defparam \core/reg_pc_28_s0 .INIT=1'b0;
DFFRE \core/reg_pc_27_s0  (
	.D(\core/n12734_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [27])
);
defparam \core/reg_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_pc_26_s0  (
	.D(\core/n12736_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [26])
);
defparam \core/reg_pc_26_s0 .INIT=1'b0;
DFFSE \core/reg_pc_25_s0  (
	.D(\core/n12738_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_pc [25])
);
defparam \core/reg_pc_25_s0 .INIT=1'b1;
DFFRE \core/reg_pc_24_s0  (
	.D(\core/n12740_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [24])
);
defparam \core/reg_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_pc_23_s0  (
	.D(\core/n12742_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [23])
);
defparam \core/reg_pc_23_s0 .INIT=1'b0;
DFFRE \core/reg_pc_22_s0  (
	.D(\core/n12744_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [22])
);
defparam \core/reg_pc_22_s0 .INIT=1'b0;
DFFRE \core/reg_pc_21_s0  (
	.D(\core/n12746_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [21])
);
defparam \core/reg_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_pc_20_s0  (
	.D(\core/n12748_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [20])
);
defparam \core/reg_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_pc_19_s0  (
	.D(\core/n12750_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [19])
);
defparam \core/reg_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_pc_18_s0  (
	.D(\core/n12752_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [18])
);
defparam \core/reg_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_pc_17_s0  (
	.D(\core/n12754_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [17])
);
defparam \core/reg_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_pc_16_s0  (
	.D(\core/n12756_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [16])
);
defparam \core/reg_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_pc_15_s0  (
	.D(\core/n12758_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [15])
);
defparam \core/reg_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_pc_14_s0  (
	.D(\core/n12760_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [14])
);
defparam \core/reg_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_pc_13_s0  (
	.D(\core/n12762_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [13])
);
defparam \core/reg_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_pc_12_s0  (
	.D(\core/n12764_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [12])
);
defparam \core/reg_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_pc_11_s0  (
	.D(\core/n12766_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [11])
);
defparam \core/reg_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_pc_10_s0  (
	.D(\core/n12768_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [10])
);
defparam \core/reg_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_pc_9_s0  (
	.D(\core/n12770_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [9])
);
defparam \core/reg_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_pc_8_s0  (
	.D(\core/n12772_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [8])
);
defparam \core/reg_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_pc_7_s0  (
	.D(\core/n12774_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [7])
);
defparam \core/reg_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_pc_6_s0  (
	.D(\core/n12776_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [6])
);
defparam \core/reg_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_pc_5_s0  (
	.D(\core/n12778_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [5])
);
defparam \core/reg_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_pc_4_s0  (
	.D(\core/n12780_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [4])
);
defparam \core/reg_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_pc_3_s0  (
	.D(\core/n12782_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [3])
);
defparam \core/reg_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_pc_2_s0  (
	.D(\core/n12784_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [2])
);
defparam \core/reg_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_pc_1_s0  (
	.D(\core/n12786_9 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [1])
);
defparam \core/reg_pc_1_s0 .INIT=1'b0;
DFFRE \core/reg_pc_0_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_pc [0])
);
defparam \core/reg_pc_0_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_31_s0  (
	.D(\core/n13527_10 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [31])
);
defparam \core/reg_next_pc_31_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_30_s0  (
	.D(\core/n13528_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [30])
);
defparam \core/reg_next_pc_30_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_29_s0  (
	.D(\core/n13529_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [29])
);
defparam \core/reg_next_pc_29_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_28_s0  (
	.D(\core/n13530_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [28])
);
defparam \core/reg_next_pc_28_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_27_s0  (
	.D(\core/n13531_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [27])
);
defparam \core/reg_next_pc_27_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_26_s0  (
	.D(\core/n13532_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [26])
);
defparam \core/reg_next_pc_26_s0 .INIT=1'b0;
DFFSE \core/reg_next_pc_25_s0  (
	.D(\core/n13533_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.SET(n519_5),
	.Q(\core/reg_next_pc [25])
);
defparam \core/reg_next_pc_25_s0 .INIT=1'b1;
DFFRE \core/reg_next_pc_24_s0  (
	.D(\core/n13534_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [24])
);
defparam \core/reg_next_pc_24_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_23_s0  (
	.D(\core/n13535_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [23])
);
defparam \core/reg_next_pc_23_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_22_s0  (
	.D(\core/n13536_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [22])
);
defparam \core/reg_next_pc_22_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_21_s0  (
	.D(\core/n13537_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [21])
);
defparam \core/reg_next_pc_21_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_20_s0  (
	.D(\core/n13538_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [20])
);
defparam \core/reg_next_pc_20_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_19_s0  (
	.D(\core/n13539_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [19])
);
defparam \core/reg_next_pc_19_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_18_s0  (
	.D(\core/n13540_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [18])
);
defparam \core/reg_next_pc_18_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_17_s0  (
	.D(\core/n13541_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [17])
);
defparam \core/reg_next_pc_17_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_16_s0  (
	.D(\core/n13542_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [16])
);
defparam \core/reg_next_pc_16_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_15_s0  (
	.D(\core/n13543_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [15])
);
defparam \core/reg_next_pc_15_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_14_s0  (
	.D(\core/n13544_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [14])
);
defparam \core/reg_next_pc_14_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_13_s0  (
	.D(\core/n13545_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [13])
);
defparam \core/reg_next_pc_13_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_12_s0  (
	.D(\core/n13546_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [12])
);
defparam \core/reg_next_pc_12_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_11_s0  (
	.D(\core/n13547_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [11])
);
defparam \core/reg_next_pc_11_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_10_s0  (
	.D(\core/n13548_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [10])
);
defparam \core/reg_next_pc_10_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_9_s0  (
	.D(\core/n13549_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [9])
);
defparam \core/reg_next_pc_9_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_8_s0  (
	.D(\core/n13550_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [8])
);
defparam \core/reg_next_pc_8_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_7_s0  (
	.D(\core/n13551_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [7])
);
defparam \core/reg_next_pc_7_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_6_s0  (
	.D(\core/n13552_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [6])
);
defparam \core/reg_next_pc_6_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_5_s0  (
	.D(\core/n13553_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [5])
);
defparam \core/reg_next_pc_5_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_4_s0  (
	.D(\core/n13554_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [4])
);
defparam \core/reg_next_pc_4_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_3_s0  (
	.D(\core/n13555_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [3])
);
defparam \core/reg_next_pc_3_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_2_s0  (
	.D(\core/n13556_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [2])
);
defparam \core/reg_next_pc_2_s0 .INIT=1'b0;
DFFRE \core/reg_next_pc_1_s0  (
	.D(\core/n13557_7 ),
	.CLK(clk_in_d),
	.CE(\core/cpu_state.cpu_state_fetch ),
	.RESET(n519_5),
	.Q(\core/reg_next_pc [1])
);
defparam \core/reg_next_pc_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_31_s0  (
	.D(\core/n12966_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [31])
);
defparam \core/csr_instret_31_s0 .INIT=1'b0;
DFFRE \core/csr_instret_30_s0  (
	.D(\core/n12967_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [30])
);
defparam \core/csr_instret_30_s0 .INIT=1'b0;
DFFRE \core/csr_instret_29_s0  (
	.D(\core/n12968_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [29])
);
defparam \core/csr_instret_29_s0 .INIT=1'b0;
DFFRE \core/csr_instret_28_s0  (
	.D(\core/n12969_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [28])
);
defparam \core/csr_instret_28_s0 .INIT=1'b0;
DFFRE \core/csr_instret_27_s0  (
	.D(\core/n12970_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [27])
);
defparam \core/csr_instret_27_s0 .INIT=1'b0;
DFFRE \core/csr_instret_26_s0  (
	.D(\core/n12971_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [26])
);
defparam \core/csr_instret_26_s0 .INIT=1'b0;
DFFRE \core/csr_instret_25_s0  (
	.D(\core/n12972_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [25])
);
defparam \core/csr_instret_25_s0 .INIT=1'b0;
DFFRE \core/csr_instret_24_s0  (
	.D(\core/n12973_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [24])
);
defparam \core/csr_instret_24_s0 .INIT=1'b0;
DFFRE \core/csr_instret_23_s0  (
	.D(\core/n12974_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [23])
);
defparam \core/csr_instret_23_s0 .INIT=1'b0;
DFFRE \core/csr_instret_22_s0  (
	.D(\core/n12975_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [22])
);
defparam \core/csr_instret_22_s0 .INIT=1'b0;
DFFRE \core/csr_instret_21_s0  (
	.D(\core/n12976_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [21])
);
defparam \core/csr_instret_21_s0 .INIT=1'b0;
DFFRE \core/csr_instret_20_s0  (
	.D(\core/n12977_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [20])
);
defparam \core/csr_instret_20_s0 .INIT=1'b0;
DFFRE \core/csr_instret_19_s0  (
	.D(\core/n12978_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [19])
);
defparam \core/csr_instret_19_s0 .INIT=1'b0;
DFFRE \core/csr_instret_18_s0  (
	.D(\core/n12979_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [18])
);
defparam \core/csr_instret_18_s0 .INIT=1'b0;
DFFRE \core/csr_instret_17_s0  (
	.D(\core/n12980_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [17])
);
defparam \core/csr_instret_17_s0 .INIT=1'b0;
DFFRE \core/csr_instret_16_s0  (
	.D(\core/n12981_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [16])
);
defparam \core/csr_instret_16_s0 .INIT=1'b0;
DFFRE \core/csr_instret_15_s0  (
	.D(\core/n12982_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [15])
);
defparam \core/csr_instret_15_s0 .INIT=1'b0;
DFFRE \core/csr_instret_14_s0  (
	.D(\core/n12983_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [14])
);
defparam \core/csr_instret_14_s0 .INIT=1'b0;
DFFRE \core/csr_instret_13_s0  (
	.D(\core/n12984_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [13])
);
defparam \core/csr_instret_13_s0 .INIT=1'b0;
DFFRE \core/csr_instret_12_s0  (
	.D(\core/n12985_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [12])
);
defparam \core/csr_instret_12_s0 .INIT=1'b0;
DFFRE \core/csr_instret_11_s0  (
	.D(\core/n12986_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [11])
);
defparam \core/csr_instret_11_s0 .INIT=1'b0;
DFFRE \core/csr_instret_10_s0  (
	.D(\core/n12987_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [10])
);
defparam \core/csr_instret_10_s0 .INIT=1'b0;
DFFRE \core/csr_instret_9_s0  (
	.D(\core/n12988_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [9])
);
defparam \core/csr_instret_9_s0 .INIT=1'b0;
DFFRE \core/csr_instret_8_s0  (
	.D(\core/n12989_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [8])
);
defparam \core/csr_instret_8_s0 .INIT=1'b0;
DFFRE \core/csr_instret_7_s0  (
	.D(\core/n12990_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [7])
);
defparam \core/csr_instret_7_s0 .INIT=1'b0;
DFFRE \core/csr_instret_6_s0  (
	.D(\core/n12991_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [6])
);
defparam \core/csr_instret_6_s0 .INIT=1'b0;
DFFRE \core/csr_instret_5_s0  (
	.D(\core/n12992_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [5])
);
defparam \core/csr_instret_5_s0 .INIT=1'b0;
DFFRE \core/csr_instret_4_s0  (
	.D(\core/n12993_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [4])
);
defparam \core/csr_instret_4_s0 .INIT=1'b0;
DFFRE \core/csr_instret_3_s0  (
	.D(\core/n12994_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [3])
);
defparam \core/csr_instret_3_s0 .INIT=1'b0;
DFFRE \core/csr_instret_2_s0  (
	.D(\core/n12995_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [2])
);
defparam \core/csr_instret_2_s0 .INIT=1'b0;
DFFRE \core/csr_instret_1_s0  (
	.D(\core/n12996_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [1])
);
defparam \core/csr_instret_1_s0 .INIT=1'b0;
DFFRE \core/csr_instret_0_s0  (
	.D(\core/n12997_6 ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/csr_instret [0])
);
defparam \core/csr_instret_0_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_31_s0  (
	.D(\core/n13032_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [31])
);
defparam \core/csr_instreth_31_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_30_s0  (
	.D(\core/n13033_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [30])
);
defparam \core/csr_instreth_30_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_29_s0  (
	.D(\core/n13034_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [29])
);
defparam \core/csr_instreth_29_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_28_s0  (
	.D(\core/n13035_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [28])
);
defparam \core/csr_instreth_28_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_27_s0  (
	.D(\core/n13036_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [27])
);
defparam \core/csr_instreth_27_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_26_s0  (
	.D(\core/n13037_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [26])
);
defparam \core/csr_instreth_26_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_25_s0  (
	.D(\core/n13038_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [25])
);
defparam \core/csr_instreth_25_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_24_s0  (
	.D(\core/n13039_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [24])
);
defparam \core/csr_instreth_24_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_23_s0  (
	.D(\core/n13040_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [23])
);
defparam \core/csr_instreth_23_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_22_s0  (
	.D(\core/n13041_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [22])
);
defparam \core/csr_instreth_22_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_21_s0  (
	.D(\core/n13042_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [21])
);
defparam \core/csr_instreth_21_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_20_s0  (
	.D(\core/n13043_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [20])
);
defparam \core/csr_instreth_20_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_19_s0  (
	.D(\core/n13044_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [19])
);
defparam \core/csr_instreth_19_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_18_s0  (
	.D(\core/n13045_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [18])
);
defparam \core/csr_instreth_18_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_17_s0  (
	.D(\core/n13046_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [17])
);
defparam \core/csr_instreth_17_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_16_s0  (
	.D(\core/n13047_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [16])
);
defparam \core/csr_instreth_16_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_15_s0  (
	.D(\core/n13048_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [15])
);
defparam \core/csr_instreth_15_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_14_s0  (
	.D(\core/n13049_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [14])
);
defparam \core/csr_instreth_14_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_13_s0  (
	.D(\core/n13050_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [13])
);
defparam \core/csr_instreth_13_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_12_s0  (
	.D(\core/n13051_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [12])
);
defparam \core/csr_instreth_12_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_11_s0  (
	.D(\core/n13052_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [11])
);
defparam \core/csr_instreth_11_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_10_s0  (
	.D(\core/n13053_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [10])
);
defparam \core/csr_instreth_10_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_9_s0  (
	.D(\core/n13054_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [9])
);
defparam \core/csr_instreth_9_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_8_s0  (
	.D(\core/n13055_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [8])
);
defparam \core/csr_instreth_8_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_7_s0  (
	.D(\core/n13056_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [7])
);
defparam \core/csr_instreth_7_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_6_s0  (
	.D(\core/n13057_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [6])
);
defparam \core/csr_instreth_6_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_5_s0  (
	.D(\core/n13058_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [5])
);
defparam \core/csr_instreth_5_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_4_s0  (
	.D(\core/n13059_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [4])
);
defparam \core/csr_instreth_4_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_3_s0  (
	.D(\core/n13060_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [3])
);
defparam \core/csr_instreth_3_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_2_s0  (
	.D(\core/n13061_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [2])
);
defparam \core/csr_instreth_2_s0 .INIT=1'b0;
DFFRE \core/csr_instreth_1_s0  (
	.D(\core/n13062_1 ),
	.CLK(clk_in_d),
	.CE(\core/n23122_15 ),
	.RESET(n519_5),
	.Q(\core/csr_instreth [1])
);
defparam \core/csr_instreth_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_valid_s0  (
	.D(\core/n14088_7 ),
	.CLK(clk_in_d),
	.CE(\core/n23284_3 ),
	.RESET(n519_5),
	.Q(\core/pcpi_valid )
);
defparam \core/pcpi_valid_s0 .INIT=1'b0;
DFFRE \core/irq_delay_s0  (
	.D(\core/irq_active ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/irq_delay )
);
defparam \core/irq_delay_s0 .INIT=1'b0;
DFFSE \core/irq_mask_31_s0  (
	.D(\core/cpuregs_rs1 [31]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [31])
);
defparam \core/irq_mask_31_s0 .INIT=1'b1;
DFFSE \core/irq_mask_30_s0  (
	.D(\core/cpuregs_rs1 [30]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [30])
);
defparam \core/irq_mask_30_s0 .INIT=1'b1;
DFFSE \core/irq_mask_29_s0  (
	.D(\core/cpuregs_rs1 [29]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [29])
);
defparam \core/irq_mask_29_s0 .INIT=1'b1;
DFFSE \core/irq_mask_28_s0  (
	.D(\core/cpuregs_rs1 [28]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [28])
);
defparam \core/irq_mask_28_s0 .INIT=1'b1;
DFFSE \core/irq_mask_27_s0  (
	.D(\core/cpuregs_rs1 [27]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [27])
);
defparam \core/irq_mask_27_s0 .INIT=1'b1;
DFFSE \core/irq_mask_26_s0  (
	.D(\core/cpuregs_rs1 [26]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [26])
);
defparam \core/irq_mask_26_s0 .INIT=1'b1;
DFFSE \core/irq_mask_25_s0  (
	.D(\core/cpuregs_rs1 [25]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [25])
);
defparam \core/irq_mask_25_s0 .INIT=1'b1;
DFFSE \core/irq_mask_24_s0  (
	.D(\core/cpuregs_rs1 [24]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [24])
);
defparam \core/irq_mask_24_s0 .INIT=1'b1;
DFFSE \core/irq_mask_23_s0  (
	.D(\core/cpuregs_rs1 [23]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [23])
);
defparam \core/irq_mask_23_s0 .INIT=1'b1;
DFFSE \core/irq_mask_22_s0  (
	.D(\core/cpuregs_rs1 [22]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [22])
);
defparam \core/irq_mask_22_s0 .INIT=1'b1;
DFFSE \core/irq_mask_21_s0  (
	.D(\core/cpuregs_rs1 [21]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [21])
);
defparam \core/irq_mask_21_s0 .INIT=1'b1;
DFFSE \core/irq_mask_20_s0  (
	.D(\core/cpuregs_rs1 [20]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [20])
);
defparam \core/irq_mask_20_s0 .INIT=1'b1;
DFFSE \core/irq_mask_19_s0  (
	.D(\core/cpuregs_rs1 [19]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [19])
);
defparam \core/irq_mask_19_s0 .INIT=1'b1;
DFFSE \core/irq_mask_18_s0  (
	.D(\core/cpuregs_rs1 [18]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [18])
);
defparam \core/irq_mask_18_s0 .INIT=1'b1;
DFFSE \core/irq_mask_17_s0  (
	.D(\core/cpuregs_rs1 [17]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [17])
);
defparam \core/irq_mask_17_s0 .INIT=1'b1;
DFFSE \core/irq_mask_16_s0  (
	.D(\core/cpuregs_rs1 [16]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [16])
);
defparam \core/irq_mask_16_s0 .INIT=1'b1;
DFFSE \core/irq_mask_15_s0  (
	.D(\core/cpuregs_rs1 [15]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [15])
);
defparam \core/irq_mask_15_s0 .INIT=1'b1;
DFFSE \core/irq_mask_14_s0  (
	.D(\core/cpuregs_rs1 [14]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [14])
);
defparam \core/irq_mask_14_s0 .INIT=1'b1;
DFFSE \core/irq_mask_13_s0  (
	.D(\core/cpuregs_rs1 [13]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [13])
);
defparam \core/irq_mask_13_s0 .INIT=1'b1;
DFFSE \core/irq_mask_12_s0  (
	.D(\core/cpuregs_rs1 [12]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [12])
);
defparam \core/irq_mask_12_s0 .INIT=1'b1;
DFFSE \core/irq_mask_11_s0  (
	.D(\core/cpuregs_rs1 [11]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [11])
);
defparam \core/irq_mask_11_s0 .INIT=1'b1;
DFFSE \core/irq_mask_10_s0  (
	.D(\core/cpuregs_rs1 [10]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [10])
);
defparam \core/irq_mask_10_s0 .INIT=1'b1;
DFFSE \core/irq_mask_9_s0  (
	.D(\core/cpuregs_rs1 [9]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [9])
);
defparam \core/irq_mask_9_s0 .INIT=1'b1;
DFFSE \core/irq_mask_8_s0  (
	.D(\core/cpuregs_rs1 [8]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [8])
);
defparam \core/irq_mask_8_s0 .INIT=1'b1;
DFFSE \core/irq_mask_7_s0  (
	.D(\core/cpuregs_rs1 [7]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [7])
);
defparam \core/irq_mask_7_s0 .INIT=1'b1;
DFFSE \core/irq_mask_6_s0  (
	.D(\core/cpuregs_rs1 [6]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask_o [6])
);
defparam \core/irq_mask_6_s0 .INIT=1'b1;
DFFSE \core/irq_mask_5_s0  (
	.D(\core/cpuregs_rs1 [5]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [5])
);
defparam \core/irq_mask_5_s0 .INIT=1'b1;
DFFSE \core/irq_mask_3_s0  (
	.D(\core/cpuregs_rs1 [3]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [3])
);
defparam \core/irq_mask_3_s0 .INIT=1'b1;
DFFSE \core/irq_mask_2_s0  (
	.D(\core/cpuregs_rs1 [2]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [2])
);
defparam \core/irq_mask_2_s0 .INIT=1'b1;
DFFSE \core/irq_mask_0_s0  (
	.D(\core/cpuregs_rs1 [0]),
	.CLK(clk_in_d),
	.CE(\core/n23222_3 ),
	.SET(n519_5),
	.Q(\core/irq_mask [0])
);
defparam \core/irq_mask_0_s0 .INIT=1'b1;
DFFRE \core/dbg_delay_s0  (
	.D(\core/dbg_active ),
	.CLK(clk_in_d),
	.CE(\core/n23088_6 ),
	.RESET(n519_5),
	.Q(\core/dbg_delay )
);
defparam \core/dbg_delay_s0 .INIT=1'b0;
DFFS \core/cpu_state.cpu_state_trap_s0  (
	.D(\core/n16005_5 ),
	.CLK(clk_in_d),
	.SET(\core/n23488_3 ),
	.Q(\core/cpu_state.cpu_state_trap )
);
defparam \core/cpu_state.cpu_state_trap_s0 .INIT=1'b1;
DFFR \core/cpu_state.cpu_state_fetch_s0  (
	.D(\core/n16006_5 ),
	.CLK(clk_in_d),
	.RESET(\core/n23488_3 ),
	.Q(\core/cpu_state.cpu_state_fetch )
);
defparam \core/cpu_state.cpu_state_fetch_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_1_s0  (
	.D(\core/n15111_15 ),
	.CLK(clk_in_d),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [1])
);
defparam \core/mem_wordsize_1_s0 .INIT=1'b0;
DFFE \core/mem_wordsize_0_s0  (
	.D(\core/n15113_15 ),
	.CLK(clk_in_d),
	.CE(\core/mem_wordsize_1_10 ),
	.Q(\core/mem_wordsize [0])
);
defparam \core/mem_wordsize_0_s0 .INIT=1'b0;
DFFE \core/latched_compr_s0  (
	.D(\core/compressed_instr ),
	.CLK(clk_in_d),
	.CE(\core/latched_compr_8 ),
	.Q(\core/latched_compr )
);
defparam \core/latched_compr_s0 .INIT=1'b0;
DFFE \core/latched_csr_11_s0  (
	.D(\core/decoded_csr [11]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [11])
);
defparam \core/latched_csr_11_s0 .INIT=1'b0;
DFFE \core/latched_csr_10_s0  (
	.D(\core/decoded_csr [10]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [10])
);
defparam \core/latched_csr_10_s0 .INIT=1'b0;
DFFE \core/latched_csr_9_s0  (
	.D(\core/decoded_csr [9]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [9])
);
defparam \core/latched_csr_9_s0 .INIT=1'b0;
DFFE \core/latched_csr_8_s0  (
	.D(\core/decoded_csr [8]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [8])
);
defparam \core/latched_csr_8_s0 .INIT=1'b0;
DFFE \core/latched_csr_7_s0  (
	.D(\core/decoded_csr [7]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [7])
);
defparam \core/latched_csr_7_s0 .INIT=1'b0;
DFFE \core/latched_csr_6_s0  (
	.D(\core/decoded_csr [6]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [6])
);
defparam \core/latched_csr_6_s0 .INIT=1'b0;
DFFE \core/latched_csr_5_s0  (
	.D(\core/decoded_csr [5]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [5])
);
defparam \core/latched_csr_5_s0 .INIT=1'b0;
DFFE \core/latched_csr_4_s0  (
	.D(\core/decoded_csr [4]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [4])
);
defparam \core/latched_csr_4_s0 .INIT=1'b0;
DFFE \core/latched_csr_3_s0  (
	.D(\core/decoded_csr [3]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [3])
);
defparam \core/latched_csr_3_s0 .INIT=1'b0;
DFFE \core/latched_csr_2_s0  (
	.D(\core/decoded_csr [2]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [2])
);
defparam \core/latched_csr_2_s0 .INIT=1'b0;
DFFE \core/latched_csr_1_s0  (
	.D(\core/decoded_csr [1]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [1])
);
defparam \core/latched_csr_1_s0 .INIT=1'b0;
DFFE \core/latched_csr_0_s0  (
	.D(\core/decoded_csr [0]),
	.CLK(clk_in_d),
	.CE(\core/n23312_5 ),
	.Q(\core/latched_csr [0])
);
defparam \core/latched_csr_0_s0 .INIT=1'b0;
DFFRE \core/mem_do_prefetch_s0  (
	.D(\core/n13133_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_do_prefetch_8 ),
	.RESET(\core/n16314_5 ),
	.Q(\core/mem_do_prefetch )
);
defparam \core/mem_do_prefetch_s0 .INIT=1'b0;
DFFE \core/reg_op1_31_s0  (
	.D(\core/n15397_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [31])
);
defparam \core/reg_op1_31_s0 .INIT=1'b0;
DFFE \core/reg_op1_30_s0  (
	.D(\core/n15399_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [30])
);
defparam \core/reg_op1_30_s0 .INIT=1'b0;
DFFE \core/reg_op1_29_s0  (
	.D(\core/n15401_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [29])
);
defparam \core/reg_op1_29_s0 .INIT=1'b0;
DFFE \core/reg_op1_28_s0  (
	.D(\core/n15403_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [28])
);
defparam \core/reg_op1_28_s0 .INIT=1'b0;
DFFE \core/reg_op1_27_s0  (
	.D(\core/n15405_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [27])
);
defparam \core/reg_op1_27_s0 .INIT=1'b0;
DFFE \core/reg_op1_26_s0  (
	.D(\core/n15407_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [26])
);
defparam \core/reg_op1_26_s0 .INIT=1'b0;
DFFE \core/reg_op1_25_s0  (
	.D(\core/n15409_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [25])
);
defparam \core/reg_op1_25_s0 .INIT=1'b0;
DFFE \core/reg_op1_24_s0  (
	.D(\core/n15411_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [24])
);
defparam \core/reg_op1_24_s0 .INIT=1'b0;
DFFE \core/reg_op1_23_s0  (
	.D(\core/n15413_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [23])
);
defparam \core/reg_op1_23_s0 .INIT=1'b0;
DFFE \core/reg_op1_22_s0  (
	.D(\core/n15415_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [22])
);
defparam \core/reg_op1_22_s0 .INIT=1'b0;
DFFE \core/reg_op1_21_s0  (
	.D(\core/n15417_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [21])
);
defparam \core/reg_op1_21_s0 .INIT=1'b0;
DFFE \core/reg_op1_20_s0  (
	.D(\core/n15419_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [20])
);
defparam \core/reg_op1_20_s0 .INIT=1'b0;
DFFE \core/reg_op1_19_s0  (
	.D(\core/n15421_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [19])
);
defparam \core/reg_op1_19_s0 .INIT=1'b0;
DFFE \core/reg_op1_18_s0  (
	.D(\core/n15423_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [18])
);
defparam \core/reg_op1_18_s0 .INIT=1'b0;
DFFE \core/reg_op1_17_s0  (
	.D(\core/n15425_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [17])
);
defparam \core/reg_op1_17_s0 .INIT=1'b0;
DFFE \core/reg_op1_16_s0  (
	.D(\core/n15427_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [16])
);
defparam \core/reg_op1_16_s0 .INIT=1'b0;
DFFE \core/reg_op1_15_s0  (
	.D(\core/n15429_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [15])
);
defparam \core/reg_op1_15_s0 .INIT=1'b0;
DFFE \core/reg_op1_14_s0  (
	.D(\core/n15431_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [14])
);
defparam \core/reg_op1_14_s0 .INIT=1'b0;
DFFE \core/reg_op1_13_s0  (
	.D(\core/n15433_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [13])
);
defparam \core/reg_op1_13_s0 .INIT=1'b0;
DFFE \core/reg_op1_12_s0  (
	.D(\core/n15435_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [12])
);
defparam \core/reg_op1_12_s0 .INIT=1'b0;
DFFE \core/reg_op1_11_s0  (
	.D(\core/n15437_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [11])
);
defparam \core/reg_op1_11_s0 .INIT=1'b0;
DFFE \core/reg_op1_10_s0  (
	.D(\core/n15439_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [10])
);
defparam \core/reg_op1_10_s0 .INIT=1'b0;
DFFE \core/reg_op1_9_s0  (
	.D(\core/n15441_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [9])
);
defparam \core/reg_op1_9_s0 .INIT=1'b0;
DFFE \core/reg_op1_8_s0  (
	.D(\core/n15443_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [8])
);
defparam \core/reg_op1_8_s0 .INIT=1'b0;
DFFE \core/reg_op1_7_s0  (
	.D(\core/n15445_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [7])
);
defparam \core/reg_op1_7_s0 .INIT=1'b0;
DFFE \core/reg_op1_6_s0  (
	.D(\core/n15447_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [6])
);
defparam \core/reg_op1_6_s0 .INIT=1'b0;
DFFE \core/reg_op1_5_s0  (
	.D(\core/n15449_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [5])
);
defparam \core/reg_op1_5_s0 .INIT=1'b0;
DFFE \core/reg_op1_4_s0  (
	.D(\core/n15451_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [4])
);
defparam \core/reg_op1_4_s0 .INIT=1'b0;
DFFE \core/reg_op1_3_s0  (
	.D(\core/n15453_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [3])
);
defparam \core/reg_op1_3_s0 .INIT=1'b0;
DFFE \core/reg_op1_2_s0  (
	.D(\core/n15455_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [2])
);
defparam \core/reg_op1_2_s0 .INIT=1'b0;
DFFE \core/reg_op1_1_s0  (
	.D(\core/n15457_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [1])
);
defparam \core/reg_op1_1_s0 .INIT=1'b0;
DFFE \core/reg_op1_0_s0  (
	.D(\core/n15459_16 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op1_31_9 ),
	.Q(\core/reg_op1 [0])
);
defparam \core/reg_op1_0_s0 .INIT=1'b0;
DFFE \core/reg_op2_31_s0  (
	.D(\core/n15461_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [31])
);
defparam \core/reg_op2_31_s0 .INIT=1'b0;
DFFE \core/reg_op2_30_s0  (
	.D(\core/n15463_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [30])
);
defparam \core/reg_op2_30_s0 .INIT=1'b0;
DFFE \core/reg_op2_29_s0  (
	.D(\core/n15465_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [29])
);
defparam \core/reg_op2_29_s0 .INIT=1'b0;
DFFE \core/reg_op2_28_s0  (
	.D(\core/n15467_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [28])
);
defparam \core/reg_op2_28_s0 .INIT=1'b0;
DFFE \core/reg_op2_27_s0  (
	.D(\core/n15469_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [27])
);
defparam \core/reg_op2_27_s0 .INIT=1'b0;
DFFE \core/reg_op2_26_s0  (
	.D(\core/n15471_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [26])
);
defparam \core/reg_op2_26_s0 .INIT=1'b0;
DFFE \core/reg_op2_25_s0  (
	.D(\core/n15473_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [25])
);
defparam \core/reg_op2_25_s0 .INIT=1'b0;
DFFE \core/reg_op2_24_s0  (
	.D(\core/n15475_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [24])
);
defparam \core/reg_op2_24_s0 .INIT=1'b0;
DFFE \core/reg_op2_23_s0  (
	.D(\core/n15477_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [23])
);
defparam \core/reg_op2_23_s0 .INIT=1'b0;
DFFE \core/reg_op2_22_s0  (
	.D(\core/n15479_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [22])
);
defparam \core/reg_op2_22_s0 .INIT=1'b0;
DFFE \core/reg_op2_21_s0  (
	.D(\core/n15481_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [21])
);
defparam \core/reg_op2_21_s0 .INIT=1'b0;
DFFE \core/reg_op2_20_s0  (
	.D(\core/n15483_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [20])
);
defparam \core/reg_op2_20_s0 .INIT=1'b0;
DFFE \core/reg_op2_19_s0  (
	.D(\core/n15485_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [19])
);
defparam \core/reg_op2_19_s0 .INIT=1'b0;
DFFE \core/reg_op2_18_s0  (
	.D(\core/n15487_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [18])
);
defparam \core/reg_op2_18_s0 .INIT=1'b0;
DFFE \core/reg_op2_17_s0  (
	.D(\core/n15489_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [17])
);
defparam \core/reg_op2_17_s0 .INIT=1'b0;
DFFE \core/reg_op2_16_s0  (
	.D(\core/n15491_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [16])
);
defparam \core/reg_op2_16_s0 .INIT=1'b0;
DFFE \core/reg_op2_15_s0  (
	.D(\core/n15493_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [15])
);
defparam \core/reg_op2_15_s0 .INIT=1'b0;
DFFE \core/reg_op2_14_s0  (
	.D(\core/n15495_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [14])
);
defparam \core/reg_op2_14_s0 .INIT=1'b0;
DFFE \core/reg_op2_13_s0  (
	.D(\core/n15497_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [13])
);
defparam \core/reg_op2_13_s0 .INIT=1'b0;
DFFE \core/reg_op2_12_s0  (
	.D(\core/n15499_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [12])
);
defparam \core/reg_op2_12_s0 .INIT=1'b0;
DFFE \core/reg_op2_11_s0  (
	.D(\core/n15501_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [11])
);
defparam \core/reg_op2_11_s0 .INIT=1'b0;
DFFE \core/reg_op2_10_s0  (
	.D(\core/n15503_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [10])
);
defparam \core/reg_op2_10_s0 .INIT=1'b0;
DFFE \core/reg_op2_9_s0  (
	.D(\core/n15505_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [9])
);
defparam \core/reg_op2_9_s0 .INIT=1'b0;
DFFE \core/reg_op2_8_s0  (
	.D(\core/n15507_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [8])
);
defparam \core/reg_op2_8_s0 .INIT=1'b0;
DFFE \core/reg_op2_7_s0  (
	.D(\core/n15509_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [7])
);
defparam \core/reg_op2_7_s0 .INIT=1'b0;
DFFE \core/reg_op2_6_s0  (
	.D(\core/n15511_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [6])
);
defparam \core/reg_op2_6_s0 .INIT=1'b0;
DFFE \core/reg_op2_5_s0  (
	.D(\core/n15513_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [5])
);
defparam \core/reg_op2_5_s0 .INIT=1'b0;
DFFE \core/reg_op2_4_s0  (
	.D(\core/n15515_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [4])
);
defparam \core/reg_op2_4_s0 .INIT=1'b0;
DFFE \core/reg_op2_3_s0  (
	.D(\core/n15517_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [3])
);
defparam \core/reg_op2_3_s0 .INIT=1'b0;
DFFE \core/reg_op2_2_s0  (
	.D(\core/n15519_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [2])
);
defparam \core/reg_op2_2_s0 .INIT=1'b0;
DFFE \core/reg_op2_1_s0  (
	.D(\core/n15521_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [1])
);
defparam \core/reg_op2_1_s0 .INIT=1'b0;
DFFE \core/reg_op2_0_s0  (
	.D(\core/n15523_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(\core/reg_op2 [0])
);
defparam \core/reg_op2_0_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_31_s0  (
	.D(\core/n15625_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[31])
);
defparam \core/reg_csr_set_31_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_30_s0  (
	.D(\core/n15627_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[30])
);
defparam \core/reg_csr_set_30_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_29_s0  (
	.D(\core/n15629_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[29])
);
defparam \core/reg_csr_set_29_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_28_s0  (
	.D(\core/n15631_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[28])
);
defparam \core/reg_csr_set_28_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_27_s0  (
	.D(\core/n15633_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[27])
);
defparam \core/reg_csr_set_27_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_26_s0  (
	.D(\core/n15635_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[26])
);
defparam \core/reg_csr_set_26_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_25_s0  (
	.D(\core/n15637_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[25])
);
defparam \core/reg_csr_set_25_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_24_s0  (
	.D(\core/n15639_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[24])
);
defparam \core/reg_csr_set_24_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_23_s0  (
	.D(\core/n15641_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[23])
);
defparam \core/reg_csr_set_23_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_22_s0  (
	.D(\core/n15643_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[22])
);
defparam \core/reg_csr_set_22_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_21_s0  (
	.D(\core/n15645_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[21])
);
defparam \core/reg_csr_set_21_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_20_s0  (
	.D(\core/n15647_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[20])
);
defparam \core/reg_csr_set_20_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_19_s0  (
	.D(\core/n15649_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[19])
);
defparam \core/reg_csr_set_19_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_18_s0  (
	.D(\core/n15651_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[18])
);
defparam \core/reg_csr_set_18_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_17_s0  (
	.D(\core/n15653_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[17])
);
defparam \core/reg_csr_set_17_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_16_s0  (
	.D(\core/n15655_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[16])
);
defparam \core/reg_csr_set_16_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_15_s0  (
	.D(\core/n15657_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[15])
);
defparam \core/reg_csr_set_15_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_14_s0  (
	.D(\core/n15659_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[14])
);
defparam \core/reg_csr_set_14_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_13_s0  (
	.D(\core/n15661_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[13])
);
defparam \core/reg_csr_set_13_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_12_s0  (
	.D(\core/n15663_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[12])
);
defparam \core/reg_csr_set_12_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_11_s0  (
	.D(\core/n15665_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[11])
);
defparam \core/reg_csr_set_11_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_10_s0  (
	.D(\core/n15667_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[10])
);
defparam \core/reg_csr_set_10_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_9_s0  (
	.D(\core/n15669_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[9])
);
defparam \core/reg_csr_set_9_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_8_s0  (
	.D(\core/n15671_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[8])
);
defparam \core/reg_csr_set_8_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_7_s0  (
	.D(\core/n15673_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[7])
);
defparam \core/reg_csr_set_7_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_6_s0  (
	.D(\core/n15675_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[6])
);
defparam \core/reg_csr_set_6_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_5_s0  (
	.D(\core/n15677_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[5])
);
defparam \core/reg_csr_set_5_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_4_s0  (
	.D(\core/n15679_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[4])
);
defparam \core/reg_csr_set_4_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_3_s0  (
	.D(\core/n15681_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[3])
);
defparam \core/reg_csr_set_3_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_2_s0  (
	.D(\core/n15683_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[2])
);
defparam \core/reg_csr_set_2_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_1_s0  (
	.D(\core/n15685_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[1])
);
defparam \core/reg_csr_set_1_s0 .INIT=1'b0;
DFFE \core/reg_csr_set_0_s0  (
	.D(\core/n15687_11 ),
	.CLK(clk_in_d),
	.CE(\core/reg_op2_31_8 ),
	.Q(wr_csr_nxt[0])
);
defparam \core/reg_csr_set_0_s0 .INIT=1'b0;
DFFSE \core/mem_do_rdata_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/n16314_5 ),
	.SET(\core/n16230_5 ),
	.Q(\core/mem_do_rdata )
);
defparam \core/mem_do_rdata_s0 .INIT=1'b1;
DFFSE \core/mem_do_wdata_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/n16314_5 ),
	.SET(\core/n16228_5 ),
	.Q(\core/mem_do_wdata )
);
defparam \core/mem_do_wdata_s0 .INIT=1'b1;
DFFRE \core/mem_la_firstword_reg_s0  (
	.D(\core/mem_la_firstword ),
	.CLK(clk_in_d),
	.CE(\core/mem_la_firstword_reg_7 ),
	.RESET(n519_5),
	.Q(\core/mem_la_firstword_reg )
);
defparam \core/mem_la_firstword_reg_s0 .INIT=1'b0;
DFFE \core/mem_rdata_q_19_s1  (
	.D(\core/n1860_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [19])
);
defparam \core/mem_rdata_q_19_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_18_s1  (
	.D(\core/n1861_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [18])
);
defparam \core/mem_rdata_q_18_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_17_s1  (
	.D(\core/n1862_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [17])
);
defparam \core/mem_rdata_q_17_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_16_s1  (
	.D(\core/n1863_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [16])
);
defparam \core/mem_rdata_q_16_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_15_s1  (
	.D(\core/n1864_3 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_19_10 ),
	.Q(\core/mem_rdata_q [15])
);
defparam \core/mem_rdata_q_15_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_9_s1  (
	.D(\core/n1952_7 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [9])
);
defparam \core/mem_rdata_q_9_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_2_s1  (
	.D(dbg_step_r),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[2])
);
defparam \core/cmt_dcause_2_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_1_s1  (
	.D(\core/n11092_6 ),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[1])
);
defparam \core/cmt_dcause_1_s1 .INIT=1'b0;
DFFCE \core/cmt_dcause_0_s1  (
	.D(\core/n11093_8 ),
	.CLK(clk_in_d),
	.CE(\core/cmt_dcause_0_6 ),
	.CLEAR(n519_5),
	.Q(cmt_dcause_Z[0])
);
defparam \core/cmt_dcause_0_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_31_s1  (
	.D(\core/n11340_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [31])
);
defparam \core/csr_mepc_31_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_30_s1  (
	.D(\core/n11341_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [30])
);
defparam \core/csr_mepc_30_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_29_s1  (
	.D(\core/n11342_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [29])
);
defparam \core/csr_mepc_29_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_28_s1  (
	.D(\core/n11343_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [28])
);
defparam \core/csr_mepc_28_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_27_s1  (
	.D(\core/n11344_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [27])
);
defparam \core/csr_mepc_27_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_26_s1  (
	.D(\core/n11345_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [26])
);
defparam \core/csr_mepc_26_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_25_s1  (
	.D(\core/n11346_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [25])
);
defparam \core/csr_mepc_25_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_24_s1  (
	.D(\core/n11347_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [24])
);
defparam \core/csr_mepc_24_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_23_s1  (
	.D(\core/n11348_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [23])
);
defparam \core/csr_mepc_23_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_22_s1  (
	.D(\core/n11349_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [22])
);
defparam \core/csr_mepc_22_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_21_s1  (
	.D(\core/n11350_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [21])
);
defparam \core/csr_mepc_21_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_20_s1  (
	.D(\core/n11351_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [20])
);
defparam \core/csr_mepc_20_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_19_s1  (
	.D(\core/n11352_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [19])
);
defparam \core/csr_mepc_19_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_18_s1  (
	.D(\core/n11353_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [18])
);
defparam \core/csr_mepc_18_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_17_s1  (
	.D(\core/n11354_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [17])
);
defparam \core/csr_mepc_17_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_16_s1  (
	.D(\core/n11355_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [16])
);
defparam \core/csr_mepc_16_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_15_s1  (
	.D(\core/n11356_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [15])
);
defparam \core/csr_mepc_15_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_14_s1  (
	.D(\core/n11357_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [14])
);
defparam \core/csr_mepc_14_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_13_s1  (
	.D(\core/n11358_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [13])
);
defparam \core/csr_mepc_13_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_12_s1  (
	.D(\core/n11359_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [12])
);
defparam \core/csr_mepc_12_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_11_s1  (
	.D(\core/n11360_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [11])
);
defparam \core/csr_mepc_11_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_10_s1  (
	.D(\core/n11361_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [10])
);
defparam \core/csr_mepc_10_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_9_s1  (
	.D(\core/n11362_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [9])
);
defparam \core/csr_mepc_9_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_8_s1  (
	.D(\core/n11363_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [8])
);
defparam \core/csr_mepc_8_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_7_s1  (
	.D(\core/n11364_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [7])
);
defparam \core/csr_mepc_7_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_6_s1  (
	.D(\core/n11365_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [6])
);
defparam \core/csr_mepc_6_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_5_s1  (
	.D(\core/n11366_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [5])
);
defparam \core/csr_mepc_5_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_4_s1  (
	.D(\core/n11367_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [4])
);
defparam \core/csr_mepc_4_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_3_s1  (
	.D(\core/n11368_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [3])
);
defparam \core/csr_mepc_3_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_2_s1  (
	.D(\core/n11369_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [2])
);
defparam \core/csr_mepc_2_s1 .INIT=1'b0;
DFFCE \core/csr_mepc_1_s1  (
	.D(\core/n11370_3 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mepc_31_12 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mepc [1])
);
defparam \core/csr_mepc_1_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_30_s1  (
	.D(\core/n11474_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [30])
);
defparam \core/csr_mcause_30_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_29_s1  (
	.D(\core/n11475_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [29])
);
defparam \core/csr_mcause_29_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_28_s1  (
	.D(\core/n11476_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [28])
);
defparam \core/csr_mcause_28_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_27_s1  (
	.D(\core/n11477_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [27])
);
defparam \core/csr_mcause_27_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_26_s1  (
	.D(\core/n11478_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [26])
);
defparam \core/csr_mcause_26_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_25_s1  (
	.D(\core/n11479_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [25])
);
defparam \core/csr_mcause_25_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_24_s1  (
	.D(\core/n11480_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [24])
);
defparam \core/csr_mcause_24_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_23_s1  (
	.D(\core/n11481_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [23])
);
defparam \core/csr_mcause_23_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_22_s1  (
	.D(\core/n11482_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [22])
);
defparam \core/csr_mcause_22_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_21_s1  (
	.D(\core/n11483_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [21])
);
defparam \core/csr_mcause_21_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_20_s1  (
	.D(\core/n11484_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [20])
);
defparam \core/csr_mcause_20_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_19_s1  (
	.D(\core/n11485_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [19])
);
defparam \core/csr_mcause_19_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_18_s1  (
	.D(\core/n11486_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [18])
);
defparam \core/csr_mcause_18_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_17_s1  (
	.D(\core/n11487_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [17])
);
defparam \core/csr_mcause_17_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_16_s1  (
	.D(\core/n11488_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [16])
);
defparam \core/csr_mcause_16_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_15_s1  (
	.D(\core/n11489_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [15])
);
defparam \core/csr_mcause_15_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_14_s1  (
	.D(\core/n11490_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [14])
);
defparam \core/csr_mcause_14_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_13_s1  (
	.D(\core/n11491_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [13])
);
defparam \core/csr_mcause_13_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_12_s1  (
	.D(\core/n11492_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [12])
);
defparam \core/csr_mcause_12_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_11_s1  (
	.D(\core/n11493_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [11])
);
defparam \core/csr_mcause_11_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_10_s1  (
	.D(\core/n11494_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [10])
);
defparam \core/csr_mcause_10_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_9_s1  (
	.D(\core/n11495_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [9])
);
defparam \core/csr_mcause_9_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_8_s1  (
	.D(\core/n11496_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [8])
);
defparam \core/csr_mcause_8_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_7_s1  (
	.D(\core/n11497_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [7])
);
defparam \core/csr_mcause_7_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_6_s1  (
	.D(\core/n11498_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [6])
);
defparam \core/csr_mcause_6_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_5_s1  (
	.D(\core/n11499_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [5])
);
defparam \core/csr_mcause_5_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_3_s1  (
	.D(\core/n11502_5 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [3])
);
defparam \core/csr_mcause_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_31_s1  (
	.D(\core/n11639_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [31])
);
defparam \core/csr_mtval_31_s1 .INIT=1'b0;
DFFE \core/csr_mtval_30_s1  (
	.D(\core/n11640_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [30])
);
defparam \core/csr_mtval_30_s1 .INIT=1'b0;
DFFE \core/csr_mtval_29_s1  (
	.D(\core/n11641_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [29])
);
defparam \core/csr_mtval_29_s1 .INIT=1'b0;
DFFE \core/csr_mtval_28_s1  (
	.D(\core/n11642_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [28])
);
defparam \core/csr_mtval_28_s1 .INIT=1'b0;
DFFE \core/csr_mtval_27_s1  (
	.D(\core/n11643_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [27])
);
defparam \core/csr_mtval_27_s1 .INIT=1'b0;
DFFE \core/csr_mtval_26_s1  (
	.D(\core/n11644_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [26])
);
defparam \core/csr_mtval_26_s1 .INIT=1'b0;
DFFE \core/csr_mtval_25_s1  (
	.D(\core/n11645_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [25])
);
defparam \core/csr_mtval_25_s1 .INIT=1'b0;
DFFE \core/csr_mtval_24_s1  (
	.D(\core/n11646_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [24])
);
defparam \core/csr_mtval_24_s1 .INIT=1'b0;
DFFE \core/csr_mtval_23_s1  (
	.D(\core/n11647_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [23])
);
defparam \core/csr_mtval_23_s1 .INIT=1'b0;
DFFE \core/csr_mtval_22_s1  (
	.D(\core/n11648_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [22])
);
defparam \core/csr_mtval_22_s1 .INIT=1'b0;
DFFE \core/csr_mtval_21_s1  (
	.D(\core/n11649_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [21])
);
defparam \core/csr_mtval_21_s1 .INIT=1'b0;
DFFE \core/csr_mtval_20_s1  (
	.D(\core/n11650_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [20])
);
defparam \core/csr_mtval_20_s1 .INIT=1'b0;
DFFE \core/csr_mtval_19_s1  (
	.D(\core/n11651_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [19])
);
defparam \core/csr_mtval_19_s1 .INIT=1'b0;
DFFE \core/csr_mtval_18_s1  (
	.D(\core/n11652_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [18])
);
defparam \core/csr_mtval_18_s1 .INIT=1'b0;
DFFE \core/csr_mtval_17_s1  (
	.D(\core/n11653_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [17])
);
defparam \core/csr_mtval_17_s1 .INIT=1'b0;
DFFE \core/csr_mtval_16_s1  (
	.D(\core/n11654_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [16])
);
defparam \core/csr_mtval_16_s1 .INIT=1'b0;
DFFE \core/csr_mtval_15_s1  (
	.D(\core/n11655_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [15])
);
defparam \core/csr_mtval_15_s1 .INIT=1'b0;
DFFE \core/csr_mtval_14_s1  (
	.D(\core/n11656_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [14])
);
defparam \core/csr_mtval_14_s1 .INIT=1'b0;
DFFE \core/csr_mtval_13_s1  (
	.D(\core/n11657_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [13])
);
defparam \core/csr_mtval_13_s1 .INIT=1'b0;
DFFE \core/csr_mtval_12_s1  (
	.D(\core/n11658_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [12])
);
defparam \core/csr_mtval_12_s1 .INIT=1'b0;
DFFE \core/csr_mtval_11_s1  (
	.D(\core/n11659_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [11])
);
defparam \core/csr_mtval_11_s1 .INIT=1'b0;
DFFE \core/csr_mtval_10_s1  (
	.D(\core/n11660_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [10])
);
defparam \core/csr_mtval_10_s1 .INIT=1'b0;
DFFE \core/csr_mtval_9_s1  (
	.D(\core/n11661_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [9])
);
defparam \core/csr_mtval_9_s1 .INIT=1'b0;
DFFE \core/csr_mtval_8_s1  (
	.D(\core/n11662_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [8])
);
defparam \core/csr_mtval_8_s1 .INIT=1'b0;
DFFE \core/csr_mtval_7_s1  (
	.D(\core/n11663_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [7])
);
defparam \core/csr_mtval_7_s1 .INIT=1'b0;
DFFE \core/csr_mtval_6_s1  (
	.D(\core/n11664_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [6])
);
defparam \core/csr_mtval_6_s1 .INIT=1'b0;
DFFE \core/csr_mtval_5_s1  (
	.D(\core/n11665_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [5])
);
defparam \core/csr_mtval_5_s1 .INIT=1'b0;
DFFE \core/csr_mtval_4_s1  (
	.D(\core/n11666_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [4])
);
defparam \core/csr_mtval_4_s1 .INIT=1'b0;
DFFE \core/csr_mtval_3_s1  (
	.D(\core/n11667_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [3])
);
defparam \core/csr_mtval_3_s1 .INIT=1'b0;
DFFE \core/csr_mtval_2_s1  (
	.D(\core/n11668_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [2])
);
defparam \core/csr_mtval_2_s1 .INIT=1'b0;
DFFE \core/csr_mtval_1_s1  (
	.D(\core/n11669_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [1])
);
defparam \core/csr_mtval_1_s1 .INIT=1'b0;
DFFE \core/csr_mtval_0_s1  (
	.D(\core/n11670_4 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mtval_31_8 ),
	.Q(\core/csr_mtval [0])
);
defparam \core/csr_mtval_0_s1 .INIT=1'b0;
DFFRE \core/timer_31_s1  (
	.D(\core/n12470_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [31])
);
defparam \core/timer_31_s1 .INIT=1'b0;
DFFRE \core/timer_30_s1  (
	.D(\core/n12471_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [30])
);
defparam \core/timer_30_s1 .INIT=1'b0;
DFFRE \core/timer_29_s1  (
	.D(\core/n12472_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [29])
);
defparam \core/timer_29_s1 .INIT=1'b0;
DFFRE \core/timer_28_s1  (
	.D(\core/n12473_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [28])
);
defparam \core/timer_28_s1 .INIT=1'b0;
DFFRE \core/timer_27_s1  (
	.D(\core/n12474_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [27])
);
defparam \core/timer_27_s1 .INIT=1'b0;
DFFRE \core/timer_26_s1  (
	.D(\core/n12475_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [26])
);
defparam \core/timer_26_s1 .INIT=1'b0;
DFFRE \core/timer_25_s1  (
	.D(\core/n12476_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [25])
);
defparam \core/timer_25_s1 .INIT=1'b0;
DFFRE \core/timer_24_s1  (
	.D(\core/n12477_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [24])
);
defparam \core/timer_24_s1 .INIT=1'b0;
DFFRE \core/timer_23_s1  (
	.D(\core/n12478_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [23])
);
defparam \core/timer_23_s1 .INIT=1'b0;
DFFRE \core/timer_22_s1  (
	.D(\core/n12479_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [22])
);
defparam \core/timer_22_s1 .INIT=1'b0;
DFFRE \core/timer_21_s1  (
	.D(\core/n12480_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [21])
);
defparam \core/timer_21_s1 .INIT=1'b0;
DFFRE \core/timer_20_s1  (
	.D(\core/n12481_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [20])
);
defparam \core/timer_20_s1 .INIT=1'b0;
DFFRE \core/timer_19_s1  (
	.D(\core/n12482_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [19])
);
defparam \core/timer_19_s1 .INIT=1'b0;
DFFRE \core/timer_18_s1  (
	.D(\core/n12483_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [18])
);
defparam \core/timer_18_s1 .INIT=1'b0;
DFFRE \core/timer_17_s1  (
	.D(\core/n12484_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [17])
);
defparam \core/timer_17_s1 .INIT=1'b0;
DFFRE \core/timer_16_s1  (
	.D(\core/n12485_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [16])
);
defparam \core/timer_16_s1 .INIT=1'b0;
DFFRE \core/timer_15_s1  (
	.D(\core/n12486_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [15])
);
defparam \core/timer_15_s1 .INIT=1'b0;
DFFRE \core/timer_14_s1  (
	.D(\core/n12487_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [14])
);
defparam \core/timer_14_s1 .INIT=1'b0;
DFFRE \core/timer_13_s1  (
	.D(\core/n12488_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [13])
);
defparam \core/timer_13_s1 .INIT=1'b0;
DFFRE \core/timer_12_s1  (
	.D(\core/n12489_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [12])
);
defparam \core/timer_12_s1 .INIT=1'b0;
DFFRE \core/timer_11_s1  (
	.D(\core/n12490_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [11])
);
defparam \core/timer_11_s1 .INIT=1'b0;
DFFRE \core/timer_10_s1  (
	.D(\core/n12491_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [10])
);
defparam \core/timer_10_s1 .INIT=1'b0;
DFFRE \core/timer_9_s1  (
	.D(\core/n12492_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [9])
);
defparam \core/timer_9_s1 .INIT=1'b0;
DFFRE \core/timer_8_s1  (
	.D(\core/n12493_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [8])
);
defparam \core/timer_8_s1 .INIT=1'b0;
DFFRE \core/timer_7_s1  (
	.D(\core/n12494_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [7])
);
defparam \core/timer_7_s1 .INIT=1'b0;
DFFRE \core/timer_6_s1  (
	.D(\core/n12495_6 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [6])
);
defparam \core/timer_6_s1 .INIT=1'b0;
DFFRE \core/timer_5_s1  (
	.D(\core/n12496_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [5])
);
defparam \core/timer_5_s1 .INIT=1'b0;
DFFRE \core/timer_4_s1  (
	.D(\core/n12497_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [4])
);
defparam \core/timer_4_s1 .INIT=1'b0;
DFFRE \core/timer_3_s1  (
	.D(\core/n12498_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [3])
);
defparam \core/timer_3_s1 .INIT=1'b0;
DFFRE \core/timer_2_s1  (
	.D(\core/n12499_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [2])
);
defparam \core/timer_2_s1 .INIT=1'b0;
DFFRE \core/timer_1_s1  (
	.D(\core/n12500_3 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [1])
);
defparam \core/timer_1_s1 .INIT=1'b0;
DFFRE \core/timer_0_s1  (
	.D(\core/n12501_5 ),
	.CLK(clk_in_d),
	.CE(\core/timer_31_8 ),
	.RESET(n519_5),
	.Q(\core/timer [0])
);
defparam \core/timer_0_s1 .INIT=1'b0;
DFFRE \core/latched_stalu_s2  (
	.D(\core/cpu_state.cpu_state_exec ),
	.CLK(clk_in_d),
	.CE(\core/latched_stalu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_stalu )
);
defparam \core/latched_stalu_s2 .INIT=1'b0;
DFFRE \core/latched_branch_s1  (
	.D(\core/n15254_14 ),
	.CLK(clk_in_d),
	.CE(\core/n15254_12 ),
	.RESET(n519_5),
	.Q(\core/latched_branch )
);
defparam \core/latched_branch_s1 .INIT=1'b0;
DFFRE \core/latched_is_lu_s2  (
	.D(\core/n15053_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lu )
);
defparam \core/latched_is_lu_s2 .INIT=1'b0;
DFFRE \core/latched_is_lh_s2  (
	.D(\core/n15054_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lh )
);
defparam \core/latched_is_lh_s2 .INIT=1'b0;
DFFRE \core/latched_is_lb_s2  (
	.D(\core/n15055_5 ),
	.CLK(clk_in_d),
	.CE(\core/latched_is_lu_9 ),
	.RESET(n519_5),
	.Q(\core/latched_is_lb )
);
defparam \core/latched_is_lb_s2 .INIT=1'b0;
DFFRE \core/irq_active_s2  (
	.D(\core/n15149_12 ),
	.CLK(clk_in_d),
	.CE(\core/irq_active_9 ),
	.RESET(n519_5),
	.Q(\core/irq_active )
);
defparam \core/irq_active_s2 .INIT=1'b0;
DFFRE \core/dbg_active_s2  (
	.D(\core/n15147_12 ),
	.CLK(clk_in_d),
	.CE(\core/dbg_active_9 ),
	.RESET(n519_5),
	.Q(\core/dbg_active )
);
defparam \core/dbg_active_s2 .INIT=1'b0;
DFFSE \core/latched_store_s1  (
	.D(\core/n15250_19 ),
	.CLK(clk_in_d),
	.CE(\core/n15250_17 ),
	.SET(n519_5),
	.Q(\core/latched_store )
);
defparam \core/latched_store_s1 .INIT=1'b1;
DFFRE \core/latched_rd_5_s2  (
	.D(\core/n15262_13 ),
	.CLK(clk_in_d),
	.CE(\core/n15254_12 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [5])
);
defparam \core/latched_rd_5_s2 .INIT=1'b0;
DFFRE \core/latched_rd_4_s2  (
	.D(\core/n15264_20 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_4_12 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [4])
);
defparam \core/latched_rd_4_s2 .INIT=1'b0;
DFFRE \core/latched_rd_3_s2  (
	.D(\core/n15266_20 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_3_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [3])
);
defparam \core/latched_rd_3_s2 .INIT=1'b0;
DFFRE \core/latched_rd_2_s2  (
	.D(\core/n15268_20 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_2_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [2])
);
defparam \core/latched_rd_2_s2 .INIT=1'b0;
DFFSE \core/latched_rd_1_s2  (
	.D(\core/n15270_20 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_1_11 ),
	.SET(n519_5),
	.Q(\core/latched_rd [1])
);
defparam \core/latched_rd_1_s2 .INIT=1'b1;
DFFRE \core/latched_rd_0_s2  (
	.D(\core/n15272_18 ),
	.CLK(clk_in_d),
	.CE(\core/latched_rd_0_11 ),
	.RESET(n519_5),
	.Q(\core/latched_rd [0])
);
defparam \core/latched_rd_0_s2 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs1_s6  (
	.D(\core/n15390_27 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs1 )
);
defparam \core/cpu_state.cpu_state_ld_rs1_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ld_rs2_s6  (
	.D(\core/n15391_25 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_ld_rs2 )
);
defparam \core/cpu_state.cpu_state_ld_rs2_s6 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_exec_s4  (
	.D(\core/n15392_24 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_exec )
);
defparam \core/cpu_state.cpu_state_exec_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_shift_s4  (
	.D(\core/n15393_24 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_shift )
);
defparam \core/cpu_state.cpu_state_shift_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_stmem_s4  (
	.D(\core/n15394_24 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_stmem )
);
defparam \core/cpu_state.cpu_state_stmem_s4 .INIT=1'b0;
DFFRE \core/cpu_state.cpu_state_ldmem_s8  (
	.D(\core/n15395_25 ),
	.CLK(clk_in_d),
	.CE(\core/n15390_32 ),
	.RESET(\core/n23494_5 ),
	.Q(\core/cpu_state.cpu_state_ldmem )
);
defparam \core/cpu_state.cpu_state_ldmem_s8 .INIT=1'b0;
DFFE \core/mem_rdata_q_11_s1  (
	.D(\core/mem_rdata_latched [11]),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [11])
);
defparam \core/mem_rdata_q_11_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_10_s1  (
	.D(\core/mem_rdata_latched [10]),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [10])
);
defparam \core/mem_rdata_q_10_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_8_s1  (
	.D(\core/n2226_5 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [8])
);
defparam \core/mem_rdata_q_8_s1 .INIT=1'b0;
DFFE \core/mem_rdata_q_7_s1  (
	.D(\core/n2227_5 ),
	.CLK(clk_in_d),
	.CE(\core/mem_rdata_q_11_12 ),
	.Q(\core/mem_rdata_q [7])
);
defparam \core/mem_rdata_q_7_s1 .INIT=1'b0;
DFFE \core/mem_state_1_s1  (
	.D(\core/n2532_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_state_1_15 ),
	.Q(\core/mem_state [1])
);
defparam \core/mem_state_1_s1 .INIT=1'b0;
DFFE \core/mem_state_0_s1  (
	.D(\core/n2533_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_state_1_15 ),
	.Q(\core/mem_state [0])
);
defparam \core/mem_state_0_s1 .INIT=1'b0;
DFFE \core/mem_valid_s1  (
	.D(\core/n2534_9 ),
	.CLK(clk_in_d),
	.CE(\core/mem_valid_7 ),
	.Q(mem_valid_Z)
);
defparam \core/mem_valid_s1 .INIT=1'b0;
DFFSE \core/next_irq_pending_2_s1  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/next_irq_pending_2_8 ),
	.SET(\core/n23456_3 ),
	.Q(\core/next_irq_pending [2])
);
defparam \core/next_irq_pending_2_s1 .INIT=1'b1;
DFFCE \core/csr_mcause_31_s1  (
	.D(\core/n11473_15 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [31])
);
defparam \core/csr_mcause_31_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_4_s1  (
	.D(\core/n11501_11 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [4])
);
defparam \core/csr_mcause_4_s1 .INIT=1'b0;
DFFCE \core/csr_mcause_0_s1  (
	.D(\core/n11509_15 ),
	.CLK(clk_in_d),
	.CE(\core/csr_mcause_0_7 ),
	.CLEAR(n519_5),
	.Q(\core/csr_mcause [0])
);
defparam \core/csr_mcause_0_s1 .INIT=1'b0;
DFFS \core/pcpi_timeout_counter_3_s1  (
	.D(\core/n12095_11 ),
	.CLK(clk_in_d),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [3])
);
defparam \core/pcpi_timeout_counter_3_s1 .INIT=1'b1;
DFFS \core/pcpi_timeout_counter_2_s1  (
	.D(\core/n12096_8 ),
	.CLK(clk_in_d),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [2])
);
defparam \core/pcpi_timeout_counter_2_s1 .INIT=1'b1;
DFFS \core/pcpi_timeout_counter_1_s1  (
	.D(\core/n12097_8 ),
	.CLK(clk_in_d),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [1])
);
defparam \core/pcpi_timeout_counter_1_s1 .INIT=1'b1;
DFFS \core/pcpi_timeout_counter_0_s1  (
	.D(\core/n12098_9 ),
	.CLK(clk_in_d),
	.SET(\core/n12130_6 ),
	.Q(\core/pcpi_timeout_counter [0])
);
defparam \core/pcpi_timeout_counter_0_s1 .INIT=1'b1;
DFFR \core/csr_instreth_0_s1  (
	.D(\core/n13063_8 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/csr_instreth [0])
);
defparam \core/csr_instreth_0_s1 .INIT=1'b0;
DFFR \core/irq_state_1_s1  (
	.D(\core/n12837_8 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/irq_state [1])
);
defparam \core/irq_state_1_s1 .INIT=1'b0;
DFFR \core/irq_state_0_s1  (
	.D(\core/n15287_7 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/irq_state [0])
);
defparam \core/irq_state_0_s1 .INIT=1'b0;
DFFS \core/mem_do_rinst_s3  (
	.D(\core/n16014_5 ),
	.CLK(clk_in_d),
	.SET(\core/n16227_5 ),
	.Q(\core/mem_do_rinst )
);
defparam \core/mem_do_rinst_s3 .INIT=1'b1;
ALU \core/alu_lts_s64  (
	.I0(GND),
	.I1(\core/reg_op1 [0]),
	.I3(GND),
	.CIN(\core/reg_op2 [0]),
	.COUT(\core/alu_lts_68 ),
	.SUM(\core/alu_lts_65_SUM )
);
defparam \core/alu_lts_s64 .ALU_MODE=1;
ALU \core/alu_ltu_s64  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op1 [1]),
	.I3(GND),
	.CIN(\core/alu_lts_68 ),
	.COUT(\core/alu_ltu_68 ),
	.SUM(\core/alu_ltu_65_SUM )
);
defparam \core/alu_ltu_s64 .ALU_MODE=1;
ALU \core/alu_lts_s65  (
	.I0(\core/reg_op2 [2]),
	.I1(\core/reg_op1 [2]),
	.I3(GND),
	.CIN(\core/alu_ltu_68 ),
	.COUT(\core/alu_lts_70 ),
	.SUM(\core/alu_lts_66_SUM )
);
defparam \core/alu_lts_s65 .ALU_MODE=1;
ALU \core/alu_ltu_s65  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op1 [3]),
	.I3(GND),
	.CIN(\core/alu_lts_70 ),
	.COUT(\core/alu_ltu_70 ),
	.SUM(\core/alu_ltu_66_SUM )
);
defparam \core/alu_ltu_s65 .ALU_MODE=1;
ALU \core/alu_lts_s66  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op1 [4]),
	.I3(GND),
	.CIN(\core/alu_ltu_70 ),
	.COUT(\core/alu_lts_72 ),
	.SUM(\core/alu_lts_67_SUM )
);
defparam \core/alu_lts_s66 .ALU_MODE=1;
ALU \core/alu_ltu_s66  (
	.I0(\core/reg_op2 [5]),
	.I1(\core/reg_op1 [5]),
	.I3(GND),
	.CIN(\core/alu_lts_72 ),
	.COUT(\core/alu_ltu_72 ),
	.SUM(\core/alu_ltu_67_SUM )
);
defparam \core/alu_ltu_s66 .ALU_MODE=1;
ALU \core/alu_lts_s67  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op1 [6]),
	.I3(GND),
	.CIN(\core/alu_ltu_72 ),
	.COUT(\core/alu_lts_74 ),
	.SUM(\core/alu_lts_68_SUM )
);
defparam \core/alu_lts_s67 .ALU_MODE=1;
ALU \core/alu_ltu_s67  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op1 [7]),
	.I3(GND),
	.CIN(\core/alu_lts_74 ),
	.COUT(\core/alu_ltu_74 ),
	.SUM(\core/alu_ltu_68_SUM )
);
defparam \core/alu_ltu_s67 .ALU_MODE=1;
ALU \core/alu_lts_s68  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op1 [8]),
	.I3(GND),
	.CIN(\core/alu_ltu_74 ),
	.COUT(\core/alu_lts_76 ),
	.SUM(\core/alu_lts_69_SUM )
);
defparam \core/alu_lts_s68 .ALU_MODE=1;
ALU \core/alu_ltu_s68  (
	.I0(\core/reg_op2 [9]),
	.I1(\core/reg_op1 [9]),
	.I3(GND),
	.CIN(\core/alu_lts_76 ),
	.COUT(\core/alu_ltu_76 ),
	.SUM(\core/alu_ltu_69_SUM )
);
defparam \core/alu_ltu_s68 .ALU_MODE=1;
ALU \core/alu_lts_s69  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op1 [10]),
	.I3(GND),
	.CIN(\core/alu_ltu_76 ),
	.COUT(\core/alu_lts_78 ),
	.SUM(\core/alu_lts_70_SUM )
);
defparam \core/alu_lts_s69 .ALU_MODE=1;
ALU \core/alu_ltu_s69  (
	.I0(\core/reg_op2 [11]),
	.I1(\core/reg_op1 [11]),
	.I3(GND),
	.CIN(\core/alu_lts_78 ),
	.COUT(\core/alu_ltu_78 ),
	.SUM(\core/alu_ltu_70_SUM )
);
defparam \core/alu_ltu_s69 .ALU_MODE=1;
ALU \core/alu_lts_s70  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op1 [12]),
	.I3(GND),
	.CIN(\core/alu_ltu_78 ),
	.COUT(\core/alu_lts_80 ),
	.SUM(\core/alu_lts_71_SUM )
);
defparam \core/alu_lts_s70 .ALU_MODE=1;
ALU \core/alu_ltu_s70  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op1 [13]),
	.I3(GND),
	.CIN(\core/alu_lts_80 ),
	.COUT(\core/alu_ltu_80 ),
	.SUM(\core/alu_ltu_71_SUM )
);
defparam \core/alu_ltu_s70 .ALU_MODE=1;
ALU \core/alu_lts_s71  (
	.I0(\core/reg_op2 [14]),
	.I1(\core/reg_op1 [14]),
	.I3(GND),
	.CIN(\core/alu_ltu_80 ),
	.COUT(\core/alu_lts_82 ),
	.SUM(\core/alu_lts_72_SUM )
);
defparam \core/alu_lts_s71 .ALU_MODE=1;
ALU \core/alu_ltu_s71  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op1 [15]),
	.I3(GND),
	.CIN(\core/alu_lts_82 ),
	.COUT(\core/alu_ltu_82 ),
	.SUM(\core/alu_ltu_72_SUM )
);
defparam \core/alu_ltu_s71 .ALU_MODE=1;
ALU \core/alu_lts_s72  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op1 [16]),
	.I3(GND),
	.CIN(\core/alu_ltu_82 ),
	.COUT(\core/alu_lts_84 ),
	.SUM(\core/alu_lts_73_SUM )
);
defparam \core/alu_lts_s72 .ALU_MODE=1;
ALU \core/alu_ltu_s72  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op1 [17]),
	.I3(GND),
	.CIN(\core/alu_lts_84 ),
	.COUT(\core/alu_ltu_84 ),
	.SUM(\core/alu_ltu_73_SUM )
);
defparam \core/alu_ltu_s72 .ALU_MODE=1;
ALU \core/alu_lts_s73  (
	.I0(\core/reg_op2 [18]),
	.I1(\core/reg_op1 [18]),
	.I3(GND),
	.CIN(\core/alu_ltu_84 ),
	.COUT(\core/alu_lts_86 ),
	.SUM(\core/alu_lts_74_SUM )
);
defparam \core/alu_lts_s73 .ALU_MODE=1;
ALU \core/alu_ltu_s73  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op1 [19]),
	.I3(GND),
	.CIN(\core/alu_lts_86 ),
	.COUT(\core/alu_ltu_86 ),
	.SUM(\core/alu_ltu_74_SUM )
);
defparam \core/alu_ltu_s73 .ALU_MODE=1;
ALU \core/alu_lts_s74  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op1 [20]),
	.I3(GND),
	.CIN(\core/alu_ltu_86 ),
	.COUT(\core/alu_lts_88 ),
	.SUM(\core/alu_lts_75_SUM )
);
defparam \core/alu_lts_s74 .ALU_MODE=1;
ALU \core/alu_ltu_s74  (
	.I0(\core/reg_op2 [21]),
	.I1(\core/reg_op1 [21]),
	.I3(GND),
	.CIN(\core/alu_lts_88 ),
	.COUT(\core/alu_ltu_88 ),
	.SUM(\core/alu_ltu_75_SUM )
);
defparam \core/alu_ltu_s74 .ALU_MODE=1;
ALU \core/alu_lts_s75  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/reg_op1 [22]),
	.I3(GND),
	.CIN(\core/alu_ltu_88 ),
	.COUT(\core/alu_lts_90 ),
	.SUM(\core/alu_lts_76_SUM )
);
defparam \core/alu_lts_s75 .ALU_MODE=1;
ALU \core/alu_ltu_s75  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op1 [23]),
	.I3(GND),
	.CIN(\core/alu_lts_90 ),
	.COUT(\core/alu_ltu_90 ),
	.SUM(\core/alu_ltu_76_SUM )
);
defparam \core/alu_ltu_s75 .ALU_MODE=1;
ALU \core/alu_lts_s76  (
	.I0(\core/reg_op2 [24]),
	.I1(\core/reg_op1 [24]),
	.I3(GND),
	.CIN(\core/alu_ltu_90 ),
	.COUT(\core/alu_lts_92 ),
	.SUM(\core/alu_lts_77_SUM )
);
defparam \core/alu_lts_s76 .ALU_MODE=1;
ALU \core/alu_ltu_s76  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op1 [25]),
	.I3(GND),
	.CIN(\core/alu_lts_92 ),
	.COUT(\core/alu_ltu_92 ),
	.SUM(\core/alu_ltu_77_SUM )
);
defparam \core/alu_ltu_s76 .ALU_MODE=1;
ALU \core/alu_lts_s77  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op1 [26]),
	.I3(GND),
	.CIN(\core/alu_ltu_92 ),
	.COUT(\core/alu_lts_94 ),
	.SUM(\core/alu_lts_78_SUM )
);
defparam \core/alu_lts_s77 .ALU_MODE=1;
ALU \core/alu_ltu_s77  (
	.I0(\core/reg_op2 [27]),
	.I1(\core/reg_op1 [27]),
	.I3(GND),
	.CIN(\core/alu_lts_94 ),
	.COUT(\core/alu_ltu_94 ),
	.SUM(\core/alu_ltu_78_SUM )
);
defparam \core/alu_ltu_s77 .ALU_MODE=1;
ALU \core/alu_lts_s78  (
	.I0(\core/reg_op2 [28]),
	.I1(\core/reg_op1 [28]),
	.I3(GND),
	.CIN(\core/alu_ltu_94 ),
	.COUT(\core/alu_lts_96 ),
	.SUM(\core/alu_lts_79_SUM )
);
defparam \core/alu_lts_s78 .ALU_MODE=1;
ALU \core/alu_ltu_s78  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op1 [29]),
	.I3(GND),
	.CIN(\core/alu_lts_96 ),
	.COUT(\core/alu_ltu_96 ),
	.SUM(\core/alu_ltu_79_SUM )
);
defparam \core/alu_ltu_s78 .ALU_MODE=1;
ALU \core/alu_add_sub[0]_1_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op2 [0]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/instr_sub ),
	.COUT(\core/alu_add_sub[0]_1_1 ),
	.SUM(\core/alu_add_sub [0])
);
defparam \core/alu_add_sub[0]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[1]_1_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op2 [1]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[0]_1_1 ),
	.COUT(\core/alu_add_sub[1]_1_1 ),
	.SUM(\core/alu_add_sub [1])
);
defparam \core/alu_add_sub[1]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[2]_1_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[1]_1_1 ),
	.COUT(\core/alu_add_sub[2]_1_1 ),
	.SUM(\core/alu_add_sub [2])
);
defparam \core/alu_add_sub[2]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[3]_1_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op2 [3]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[2]_1_1 ),
	.COUT(\core/alu_add_sub[3]_1_1 ),
	.SUM(\core/alu_add_sub [3])
);
defparam \core/alu_add_sub[3]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[4]_1_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op2 [4]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[3]_1_1 ),
	.COUT(\core/alu_add_sub[4]_1_1 ),
	.SUM(\core/alu_add_sub [4])
);
defparam \core/alu_add_sub[4]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[5]_1_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op2 [5]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[4]_1_1 ),
	.COUT(\core/alu_add_sub[5]_1_1 ),
	.SUM(\core/alu_add_sub [5])
);
defparam \core/alu_add_sub[5]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[6]_1_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op2 [6]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[5]_1_1 ),
	.COUT(\core/alu_add_sub[6]_1_1 ),
	.SUM(\core/alu_add_sub [6])
);
defparam \core/alu_add_sub[6]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[7]_1_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op2 [7]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[6]_1_1 ),
	.COUT(\core/alu_add_sub[7]_1_1 ),
	.SUM(\core/alu_add_sub [7])
);
defparam \core/alu_add_sub[7]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[8]_1_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[7]_1_1 ),
	.COUT(\core/alu_add_sub[8]_1_1 ),
	.SUM(\core/alu_add_sub [8])
);
defparam \core/alu_add_sub[8]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[9]_1_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[8]_1_1 ),
	.COUT(\core/alu_add_sub[9]_1_1 ),
	.SUM(\core/alu_add_sub [9])
);
defparam \core/alu_add_sub[9]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[10]_1_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[9]_1_1 ),
	.COUT(\core/alu_add_sub[10]_1_1 ),
	.SUM(\core/alu_add_sub [10])
);
defparam \core/alu_add_sub[10]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[11]_1_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op2 [11]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[10]_1_1 ),
	.COUT(\core/alu_add_sub[11]_1_1 ),
	.SUM(\core/alu_add_sub [11])
);
defparam \core/alu_add_sub[11]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[12]_1_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[11]_1_1 ),
	.COUT(\core/alu_add_sub[12]_1_1 ),
	.SUM(\core/alu_add_sub [12])
);
defparam \core/alu_add_sub[12]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[13]_1_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op2 [13]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[12]_1_1 ),
	.COUT(\core/alu_add_sub[13]_1_1 ),
	.SUM(\core/alu_add_sub [13])
);
defparam \core/alu_add_sub[13]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[14]_1_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[13]_1_1 ),
	.COUT(\core/alu_add_sub[14]_1_1 ),
	.SUM(\core/alu_add_sub [14])
);
defparam \core/alu_add_sub[14]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[15]_1_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[14]_1_1 ),
	.COUT(\core/alu_add_sub[15]_1_1 ),
	.SUM(\core/alu_add_sub [15])
);
defparam \core/alu_add_sub[15]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[16]_1_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[15]_1_1 ),
	.COUT(\core/alu_add_sub[16]_1_1 ),
	.SUM(\core/alu_add_sub [16])
);
defparam \core/alu_add_sub[16]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[17]_1_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op2 [17]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[16]_1_1 ),
	.COUT(\core/alu_add_sub[17]_1_1 ),
	.SUM(\core/alu_add_sub [17])
);
defparam \core/alu_add_sub[17]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[18]_1_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op2 [18]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[17]_1_1 ),
	.COUT(\core/alu_add_sub[18]_1_1 ),
	.SUM(\core/alu_add_sub [18])
);
defparam \core/alu_add_sub[18]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[19]_1_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op2 [19]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[18]_1_1 ),
	.COUT(\core/alu_add_sub[19]_1_1 ),
	.SUM(\core/alu_add_sub [19])
);
defparam \core/alu_add_sub[19]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[20]_1_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[19]_1_1 ),
	.COUT(\core/alu_add_sub[20]_1_1 ),
	.SUM(\core/alu_add_sub [20])
);
defparam \core/alu_add_sub[20]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[21]_1_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op2 [21]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[20]_1_1 ),
	.COUT(\core/alu_add_sub[21]_1_1 ),
	.SUM(\core/alu_add_sub [21])
);
defparam \core/alu_add_sub[21]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[22]_1_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op2 [22]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[21]_1_1 ),
	.COUT(\core/alu_add_sub[22]_1_1 ),
	.SUM(\core/alu_add_sub [22])
);
defparam \core/alu_add_sub[22]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[23]_1_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op2 [23]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[22]_1_1 ),
	.COUT(\core/alu_add_sub[23]_1_1 ),
	.SUM(\core/alu_add_sub [23])
);
defparam \core/alu_add_sub[23]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[24]_1_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[23]_1_1 ),
	.COUT(\core/alu_add_sub[24]_1_1 ),
	.SUM(\core/alu_add_sub [24])
);
defparam \core/alu_add_sub[24]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[25]_1_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[24]_1_1 ),
	.COUT(\core/alu_add_sub[25]_1_1 ),
	.SUM(\core/alu_add_sub [25])
);
defparam \core/alu_add_sub[25]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[26]_1_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[25]_1_1 ),
	.COUT(\core/alu_add_sub[26]_1_1 ),
	.SUM(\core/alu_add_sub [26])
);
defparam \core/alu_add_sub[26]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[27]_1_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[26]_1_1 ),
	.COUT(\core/alu_add_sub[27]_1_1 ),
	.SUM(\core/alu_add_sub [27])
);
defparam \core/alu_add_sub[27]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[28]_1_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op2 [28]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[27]_1_1 ),
	.COUT(\core/alu_add_sub[28]_1_1 ),
	.SUM(\core/alu_add_sub [28])
);
defparam \core/alu_add_sub[28]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[29]_1_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[28]_1_1 ),
	.COUT(\core/alu_add_sub[29]_1_1 ),
	.SUM(\core/alu_add_sub [29])
);
defparam \core/alu_add_sub[29]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[30]_1_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[29]_1_1 ),
	.COUT(\core/alu_add_sub[30]_1_1 ),
	.SUM(\core/alu_add_sub [30])
);
defparam \core/alu_add_sub[30]_1_s .ALU_MODE=2;
ALU \core/alu_add_sub[31]_1_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I3(\core/instr_sub_3_3 ),
	.CIN(\core/alu_add_sub[30]_1_1 ),
	.COUT(\core/alu_add_sub[31]_1_0_COUT ),
	.SUM(\core/alu_add_sub [31])
);
defparam \core/alu_add_sub[31]_1_s .ALU_MODE=2;
ALU \core/n7390_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n7390_2 ),
	.SUM(\core/n7390_1 )
);
defparam \core/n7390_s .ALU_MODE=0;
ALU \core/n7388_s  (
	.I0(GND),
	.I1(\core/reg_pc [3]),
	.I3(GND),
	.CIN(\core/n7389_5 ),
	.COUT(\core/n7388_2 ),
	.SUM(\core/n7388_1 )
);
defparam \core/n7388_s .ALU_MODE=0;
ALU \core/n7387_s  (
	.I0(GND),
	.I1(\core/reg_pc [4]),
	.I3(GND),
	.CIN(\core/n7388_2 ),
	.COUT(\core/n7387_2 ),
	.SUM(\core/n7387_1 )
);
defparam \core/n7387_s .ALU_MODE=0;
ALU \core/n7386_s  (
	.I0(GND),
	.I1(\core/reg_pc [5]),
	.I3(GND),
	.CIN(\core/n7387_2 ),
	.COUT(\core/n7386_2 ),
	.SUM(\core/n7386_1 )
);
defparam \core/n7386_s .ALU_MODE=0;
ALU \core/n7385_s  (
	.I0(GND),
	.I1(\core/reg_pc [6]),
	.I3(GND),
	.CIN(\core/n7386_2 ),
	.COUT(\core/n7385_2 ),
	.SUM(\core/n7385_1 )
);
defparam \core/n7385_s .ALU_MODE=0;
ALU \core/n7384_s  (
	.I0(GND),
	.I1(\core/reg_pc [7]),
	.I3(GND),
	.CIN(\core/n7385_2 ),
	.COUT(\core/n7384_2 ),
	.SUM(\core/n7384_1 )
);
defparam \core/n7384_s .ALU_MODE=0;
ALU \core/n7383_s  (
	.I0(GND),
	.I1(\core/reg_pc [8]),
	.I3(GND),
	.CIN(\core/n7384_2 ),
	.COUT(\core/n7383_2 ),
	.SUM(\core/n7383_1 )
);
defparam \core/n7383_s .ALU_MODE=0;
ALU \core/n7382_s  (
	.I0(GND),
	.I1(\core/reg_pc [9]),
	.I3(GND),
	.CIN(\core/n7383_2 ),
	.COUT(\core/n7382_2 ),
	.SUM(\core/n7382_1 )
);
defparam \core/n7382_s .ALU_MODE=0;
ALU \core/n7381_s  (
	.I0(GND),
	.I1(\core/reg_pc [10]),
	.I3(GND),
	.CIN(\core/n7382_2 ),
	.COUT(\core/n7381_2 ),
	.SUM(\core/n7381_1 )
);
defparam \core/n7381_s .ALU_MODE=0;
ALU \core/n7380_s  (
	.I0(GND),
	.I1(\core/reg_pc [11]),
	.I3(GND),
	.CIN(\core/n7381_2 ),
	.COUT(\core/n7380_2 ),
	.SUM(\core/n7380_1 )
);
defparam \core/n7380_s .ALU_MODE=0;
ALU \core/n7379_s  (
	.I0(GND),
	.I1(\core/reg_pc [12]),
	.I3(GND),
	.CIN(\core/n7380_2 ),
	.COUT(\core/n7379_2 ),
	.SUM(\core/n7379_1 )
);
defparam \core/n7379_s .ALU_MODE=0;
ALU \core/n7378_s  (
	.I0(GND),
	.I1(\core/reg_pc [13]),
	.I3(GND),
	.CIN(\core/n7379_2 ),
	.COUT(\core/n7378_2 ),
	.SUM(\core/n7378_1 )
);
defparam \core/n7378_s .ALU_MODE=0;
ALU \core/n7377_s  (
	.I0(GND),
	.I1(\core/reg_pc [14]),
	.I3(GND),
	.CIN(\core/n7378_2 ),
	.COUT(\core/n7377_2 ),
	.SUM(\core/n7377_1 )
);
defparam \core/n7377_s .ALU_MODE=0;
ALU \core/n7376_s  (
	.I0(GND),
	.I1(\core/reg_pc [15]),
	.I3(GND),
	.CIN(\core/n7377_2 ),
	.COUT(\core/n7376_2 ),
	.SUM(\core/n7376_1 )
);
defparam \core/n7376_s .ALU_MODE=0;
ALU \core/n7375_s  (
	.I0(GND),
	.I1(\core/reg_pc [16]),
	.I3(GND),
	.CIN(\core/n7376_2 ),
	.COUT(\core/n7375_2 ),
	.SUM(\core/n7375_1 )
);
defparam \core/n7375_s .ALU_MODE=0;
ALU \core/n7374_s  (
	.I0(GND),
	.I1(\core/reg_pc [17]),
	.I3(GND),
	.CIN(\core/n7375_2 ),
	.COUT(\core/n7374_2 ),
	.SUM(\core/n7374_1 )
);
defparam \core/n7374_s .ALU_MODE=0;
ALU \core/n7373_s  (
	.I0(GND),
	.I1(\core/reg_pc [18]),
	.I3(GND),
	.CIN(\core/n7374_2 ),
	.COUT(\core/n7373_2 ),
	.SUM(\core/n7373_1 )
);
defparam \core/n7373_s .ALU_MODE=0;
ALU \core/n7372_s  (
	.I0(GND),
	.I1(\core/reg_pc [19]),
	.I3(GND),
	.CIN(\core/n7373_2 ),
	.COUT(\core/n7372_2 ),
	.SUM(\core/n7372_1 )
);
defparam \core/n7372_s .ALU_MODE=0;
ALU \core/n7371_s  (
	.I0(GND),
	.I1(\core/reg_pc [20]),
	.I3(GND),
	.CIN(\core/n7372_2 ),
	.COUT(\core/n7371_2 ),
	.SUM(\core/n7371_1 )
);
defparam \core/n7371_s .ALU_MODE=0;
ALU \core/n7370_s  (
	.I0(GND),
	.I1(\core/reg_pc [21]),
	.I3(GND),
	.CIN(\core/n7371_2 ),
	.COUT(\core/n7370_2 ),
	.SUM(\core/n7370_1 )
);
defparam \core/n7370_s .ALU_MODE=0;
ALU \core/n7369_s  (
	.I0(GND),
	.I1(\core/reg_pc [22]),
	.I3(GND),
	.CIN(\core/n7370_2 ),
	.COUT(\core/n7369_2 ),
	.SUM(\core/n7369_1 )
);
defparam \core/n7369_s .ALU_MODE=0;
ALU \core/n7368_s  (
	.I0(GND),
	.I1(\core/reg_pc [23]),
	.I3(GND),
	.CIN(\core/n7369_2 ),
	.COUT(\core/n7368_2 ),
	.SUM(\core/n7368_1 )
);
defparam \core/n7368_s .ALU_MODE=0;
ALU \core/n7367_s  (
	.I0(GND),
	.I1(\core/reg_pc [24]),
	.I3(GND),
	.CIN(\core/n7368_2 ),
	.COUT(\core/n7367_2 ),
	.SUM(\core/n7367_1 )
);
defparam \core/n7367_s .ALU_MODE=0;
ALU \core/n7366_s  (
	.I0(GND),
	.I1(\core/reg_pc [25]),
	.I3(GND),
	.CIN(\core/n7367_2 ),
	.COUT(\core/n7366_2 ),
	.SUM(\core/n7366_1 )
);
defparam \core/n7366_s .ALU_MODE=0;
ALU \core/n7365_s  (
	.I0(GND),
	.I1(\core/reg_pc [26]),
	.I3(GND),
	.CIN(\core/n7366_2 ),
	.COUT(\core/n7365_2 ),
	.SUM(\core/n7365_1 )
);
defparam \core/n7365_s .ALU_MODE=0;
ALU \core/n7364_s  (
	.I0(GND),
	.I1(\core/reg_pc [27]),
	.I3(GND),
	.CIN(\core/n7365_2 ),
	.COUT(\core/n7364_2 ),
	.SUM(\core/n7364_1 )
);
defparam \core/n7364_s .ALU_MODE=0;
ALU \core/n7363_s  (
	.I0(GND),
	.I1(\core/reg_pc [28]),
	.I3(GND),
	.CIN(\core/n7364_2 ),
	.COUT(\core/n7363_2 ),
	.SUM(\core/n7363_1 )
);
defparam \core/n7363_s .ALU_MODE=0;
ALU \core/n7362_s  (
	.I0(GND),
	.I1(\core/reg_pc [29]),
	.I3(GND),
	.CIN(\core/n7363_2 ),
	.COUT(\core/n7362_2 ),
	.SUM(\core/n7362_1 )
);
defparam \core/n7362_s .ALU_MODE=0;
ALU \core/n7361_s  (
	.I0(GND),
	.I1(\core/reg_pc [30]),
	.I3(GND),
	.CIN(\core/n7362_2 ),
	.COUT(\core/n7361_2 ),
	.SUM(\core/n7361_1 )
);
defparam \core/n7361_s .ALU_MODE=0;
ALU \core/n7360_s  (
	.I0(GND),
	.I1(\core/reg_pc [31]),
	.I3(GND),
	.CIN(\core/n7361_2 ),
	.COUT(\core/n7360_0_COUT ),
	.SUM(\core/n7360_1 )
);
defparam \core/n7360_s .ALU_MODE=0;
ALU \core/n12166_s  (
	.I0(\core/csr_cycle [1]),
	.I1(\core/csr_cycle [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12166_2 ),
	.SUM(\core/n12166_1 )
);
defparam \core/n12166_s .ALU_MODE=0;
ALU \core/n12165_s  (
	.I0(GND),
	.I1(\core/csr_cycle [2]),
	.I3(GND),
	.CIN(\core/n12166_2 ),
	.COUT(\core/n12165_2 ),
	.SUM(\core/n12165_1 )
);
defparam \core/n12165_s .ALU_MODE=0;
ALU \core/n12164_s  (
	.I0(GND),
	.I1(\core/csr_cycle [3]),
	.I3(GND),
	.CIN(\core/n12165_2 ),
	.COUT(\core/n12164_2 ),
	.SUM(\core/n12164_1 )
);
defparam \core/n12164_s .ALU_MODE=0;
ALU \core/n12163_s  (
	.I0(GND),
	.I1(\core/csr_cycle [4]),
	.I3(GND),
	.CIN(\core/n12164_2 ),
	.COUT(\core/n12163_2 ),
	.SUM(\core/n12163_1 )
);
defparam \core/n12163_s .ALU_MODE=0;
ALU \core/n12162_s  (
	.I0(GND),
	.I1(\core/csr_cycle [5]),
	.I3(GND),
	.CIN(\core/n12163_2 ),
	.COUT(\core/n12162_2 ),
	.SUM(\core/n12162_1 )
);
defparam \core/n12162_s .ALU_MODE=0;
ALU \core/n12161_s  (
	.I0(GND),
	.I1(\core/csr_cycle [6]),
	.I3(GND),
	.CIN(\core/n12162_2 ),
	.COUT(\core/n12161_2 ),
	.SUM(\core/n12161_1 )
);
defparam \core/n12161_s .ALU_MODE=0;
ALU \core/n12160_s  (
	.I0(GND),
	.I1(\core/csr_cycle [7]),
	.I3(GND),
	.CIN(\core/n12161_2 ),
	.COUT(\core/n12160_2 ),
	.SUM(\core/n12160_1 )
);
defparam \core/n12160_s .ALU_MODE=0;
ALU \core/n12159_s  (
	.I0(GND),
	.I1(\core/csr_cycle [8]),
	.I3(GND),
	.CIN(\core/n12160_2 ),
	.COUT(\core/n12159_2 ),
	.SUM(\core/n12159_1 )
);
defparam \core/n12159_s .ALU_MODE=0;
ALU \core/n12158_s  (
	.I0(GND),
	.I1(\core/csr_cycle [9]),
	.I3(GND),
	.CIN(\core/n12159_2 ),
	.COUT(\core/n12158_2 ),
	.SUM(\core/n12158_1 )
);
defparam \core/n12158_s .ALU_MODE=0;
ALU \core/n12157_s  (
	.I0(GND),
	.I1(\core/csr_cycle [10]),
	.I3(GND),
	.CIN(\core/n12158_2 ),
	.COUT(\core/n12157_2 ),
	.SUM(\core/n12157_1 )
);
defparam \core/n12157_s .ALU_MODE=0;
ALU \core/n12156_s  (
	.I0(GND),
	.I1(\core/csr_cycle [11]),
	.I3(GND),
	.CIN(\core/n12157_2 ),
	.COUT(\core/n12156_2 ),
	.SUM(\core/n12156_1 )
);
defparam \core/n12156_s .ALU_MODE=0;
ALU \core/n12155_s  (
	.I0(GND),
	.I1(\core/csr_cycle [12]),
	.I3(GND),
	.CIN(\core/n12156_2 ),
	.COUT(\core/n12155_2 ),
	.SUM(\core/n12155_1 )
);
defparam \core/n12155_s .ALU_MODE=0;
ALU \core/n12154_s  (
	.I0(GND),
	.I1(\core/csr_cycle [13]),
	.I3(GND),
	.CIN(\core/n12155_2 ),
	.COUT(\core/n12154_2 ),
	.SUM(\core/n12154_1 )
);
defparam \core/n12154_s .ALU_MODE=0;
ALU \core/n12153_s  (
	.I0(GND),
	.I1(\core/csr_cycle [14]),
	.I3(GND),
	.CIN(\core/n12154_2 ),
	.COUT(\core/n12153_2 ),
	.SUM(\core/n12153_1 )
);
defparam \core/n12153_s .ALU_MODE=0;
ALU \core/n12152_s  (
	.I0(GND),
	.I1(\core/csr_cycle [15]),
	.I3(GND),
	.CIN(\core/n12153_2 ),
	.COUT(\core/n12152_2 ),
	.SUM(\core/n12152_1 )
);
defparam \core/n12152_s .ALU_MODE=0;
ALU \core/n12151_s  (
	.I0(GND),
	.I1(\core/csr_cycle [16]),
	.I3(GND),
	.CIN(\core/n12152_2 ),
	.COUT(\core/n12151_2 ),
	.SUM(\core/n12151_1 )
);
defparam \core/n12151_s .ALU_MODE=0;
ALU \core/n12150_s  (
	.I0(GND),
	.I1(\core/csr_cycle [17]),
	.I3(GND),
	.CIN(\core/n12151_2 ),
	.COUT(\core/n12150_2 ),
	.SUM(\core/n12150_1 )
);
defparam \core/n12150_s .ALU_MODE=0;
ALU \core/n12149_s  (
	.I0(GND),
	.I1(\core/csr_cycle [18]),
	.I3(GND),
	.CIN(\core/n12150_2 ),
	.COUT(\core/n12149_2 ),
	.SUM(\core/n12149_1 )
);
defparam \core/n12149_s .ALU_MODE=0;
ALU \core/n12148_s  (
	.I0(GND),
	.I1(\core/csr_cycle [19]),
	.I3(GND),
	.CIN(\core/n12149_2 ),
	.COUT(\core/n12148_2 ),
	.SUM(\core/n12148_1 )
);
defparam \core/n12148_s .ALU_MODE=0;
ALU \core/n12147_s  (
	.I0(GND),
	.I1(\core/csr_cycle [20]),
	.I3(GND),
	.CIN(\core/n12148_2 ),
	.COUT(\core/n12147_2 ),
	.SUM(\core/n12147_1 )
);
defparam \core/n12147_s .ALU_MODE=0;
ALU \core/n12146_s  (
	.I0(GND),
	.I1(\core/csr_cycle [21]),
	.I3(GND),
	.CIN(\core/n12147_2 ),
	.COUT(\core/n12146_2 ),
	.SUM(\core/n12146_1 )
);
defparam \core/n12146_s .ALU_MODE=0;
ALU \core/n12145_s  (
	.I0(GND),
	.I1(\core/csr_cycle [22]),
	.I3(GND),
	.CIN(\core/n12146_2 ),
	.COUT(\core/n12145_2 ),
	.SUM(\core/n12145_1 )
);
defparam \core/n12145_s .ALU_MODE=0;
ALU \core/n12144_s  (
	.I0(GND),
	.I1(\core/csr_cycle [23]),
	.I3(GND),
	.CIN(\core/n12145_2 ),
	.COUT(\core/n12144_2 ),
	.SUM(\core/n12144_1 )
);
defparam \core/n12144_s .ALU_MODE=0;
ALU \core/n12143_s  (
	.I0(GND),
	.I1(\core/csr_cycle [24]),
	.I3(GND),
	.CIN(\core/n12144_2 ),
	.COUT(\core/n12143_2 ),
	.SUM(\core/n12143_1 )
);
defparam \core/n12143_s .ALU_MODE=0;
ALU \core/n12142_s  (
	.I0(GND),
	.I1(\core/csr_cycle [25]),
	.I3(GND),
	.CIN(\core/n12143_2 ),
	.COUT(\core/n12142_2 ),
	.SUM(\core/n12142_1 )
);
defparam \core/n12142_s .ALU_MODE=0;
ALU \core/n12141_s  (
	.I0(GND),
	.I1(\core/csr_cycle [26]),
	.I3(GND),
	.CIN(\core/n12142_2 ),
	.COUT(\core/n12141_2 ),
	.SUM(\core/n12141_1 )
);
defparam \core/n12141_s .ALU_MODE=0;
ALU \core/n12140_s  (
	.I0(GND),
	.I1(\core/csr_cycle [27]),
	.I3(GND),
	.CIN(\core/n12141_2 ),
	.COUT(\core/n12140_2 ),
	.SUM(\core/n12140_1 )
);
defparam \core/n12140_s .ALU_MODE=0;
ALU \core/n12139_s  (
	.I0(GND),
	.I1(\core/csr_cycle [28]),
	.I3(GND),
	.CIN(\core/n12140_2 ),
	.COUT(\core/n12139_2 ),
	.SUM(\core/n12139_1 )
);
defparam \core/n12139_s .ALU_MODE=0;
ALU \core/n12138_s  (
	.I0(GND),
	.I1(\core/csr_cycle [29]),
	.I3(GND),
	.CIN(\core/n12139_2 ),
	.COUT(\core/n12138_2 ),
	.SUM(\core/n12138_1 )
);
defparam \core/n12138_s .ALU_MODE=0;
ALU \core/n12137_s  (
	.I0(GND),
	.I1(\core/csr_cycle [30]),
	.I3(GND),
	.CIN(\core/n12138_2 ),
	.COUT(\core/n12137_2 ),
	.SUM(\core/n12137_1 )
);
defparam \core/n12137_s .ALU_MODE=0;
ALU \core/n12136_s  (
	.I0(GND),
	.I1(\core/csr_cycle [31]),
	.I3(GND),
	.CIN(\core/n12137_2 ),
	.COUT(\core/n12136_0_COUT ),
	.SUM(\core/n12136_1 )
);
defparam \core/n12136_s .ALU_MODE=0;
ALU \core/n12264_s  (
	.I0(\core/csr_cycleh [1]),
	.I1(\core/csr_cycleh [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12264_2 ),
	.SUM(\core/n12264_1 )
);
defparam \core/n12264_s .ALU_MODE=0;
ALU \core/n12263_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [2]),
	.I3(GND),
	.CIN(\core/n12264_2 ),
	.COUT(\core/n12263_2 ),
	.SUM(\core/n12263_1 )
);
defparam \core/n12263_s .ALU_MODE=0;
ALU \core/n12262_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [3]),
	.I3(GND),
	.CIN(\core/n12263_2 ),
	.COUT(\core/n12262_2 ),
	.SUM(\core/n12262_1 )
);
defparam \core/n12262_s .ALU_MODE=0;
ALU \core/n12261_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [4]),
	.I3(GND),
	.CIN(\core/n12262_2 ),
	.COUT(\core/n12261_2 ),
	.SUM(\core/n12261_1 )
);
defparam \core/n12261_s .ALU_MODE=0;
ALU \core/n12260_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [5]),
	.I3(GND),
	.CIN(\core/n12261_2 ),
	.COUT(\core/n12260_2 ),
	.SUM(\core/n12260_1 )
);
defparam \core/n12260_s .ALU_MODE=0;
ALU \core/n12259_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [6]),
	.I3(GND),
	.CIN(\core/n12260_2 ),
	.COUT(\core/n12259_2 ),
	.SUM(\core/n12259_1 )
);
defparam \core/n12259_s .ALU_MODE=0;
ALU \core/n12258_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [7]),
	.I3(GND),
	.CIN(\core/n12259_2 ),
	.COUT(\core/n12258_2 ),
	.SUM(\core/n12258_1 )
);
defparam \core/n12258_s .ALU_MODE=0;
ALU \core/n12257_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [8]),
	.I3(GND),
	.CIN(\core/n12258_2 ),
	.COUT(\core/n12257_2 ),
	.SUM(\core/n12257_1 )
);
defparam \core/n12257_s .ALU_MODE=0;
ALU \core/n12256_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [9]),
	.I3(GND),
	.CIN(\core/n12257_2 ),
	.COUT(\core/n12256_2 ),
	.SUM(\core/n12256_1 )
);
defparam \core/n12256_s .ALU_MODE=0;
ALU \core/n12255_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [10]),
	.I3(GND),
	.CIN(\core/n12256_2 ),
	.COUT(\core/n12255_2 ),
	.SUM(\core/n12255_1 )
);
defparam \core/n12255_s .ALU_MODE=0;
ALU \core/n12254_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [11]),
	.I3(GND),
	.CIN(\core/n12255_2 ),
	.COUT(\core/n12254_2 ),
	.SUM(\core/n12254_1 )
);
defparam \core/n12254_s .ALU_MODE=0;
ALU \core/n12253_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [12]),
	.I3(GND),
	.CIN(\core/n12254_2 ),
	.COUT(\core/n12253_2 ),
	.SUM(\core/n12253_1 )
);
defparam \core/n12253_s .ALU_MODE=0;
ALU \core/n12252_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [13]),
	.I3(GND),
	.CIN(\core/n12253_2 ),
	.COUT(\core/n12252_2 ),
	.SUM(\core/n12252_1 )
);
defparam \core/n12252_s .ALU_MODE=0;
ALU \core/n12251_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [14]),
	.I3(GND),
	.CIN(\core/n12252_2 ),
	.COUT(\core/n12251_2 ),
	.SUM(\core/n12251_1 )
);
defparam \core/n12251_s .ALU_MODE=0;
ALU \core/n12250_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [15]),
	.I3(GND),
	.CIN(\core/n12251_2 ),
	.COUT(\core/n12250_2 ),
	.SUM(\core/n12250_1 )
);
defparam \core/n12250_s .ALU_MODE=0;
ALU \core/n12249_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [16]),
	.I3(GND),
	.CIN(\core/n12250_2 ),
	.COUT(\core/n12249_2 ),
	.SUM(\core/n12249_1 )
);
defparam \core/n12249_s .ALU_MODE=0;
ALU \core/n12248_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [17]),
	.I3(GND),
	.CIN(\core/n12249_2 ),
	.COUT(\core/n12248_2 ),
	.SUM(\core/n12248_1 )
);
defparam \core/n12248_s .ALU_MODE=0;
ALU \core/n12247_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [18]),
	.I3(GND),
	.CIN(\core/n12248_2 ),
	.COUT(\core/n12247_2 ),
	.SUM(\core/n12247_1 )
);
defparam \core/n12247_s .ALU_MODE=0;
ALU \core/n12246_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [19]),
	.I3(GND),
	.CIN(\core/n12247_2 ),
	.COUT(\core/n12246_2 ),
	.SUM(\core/n12246_1 )
);
defparam \core/n12246_s .ALU_MODE=0;
ALU \core/n12245_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [20]),
	.I3(GND),
	.CIN(\core/n12246_2 ),
	.COUT(\core/n12245_2 ),
	.SUM(\core/n12245_1 )
);
defparam \core/n12245_s .ALU_MODE=0;
ALU \core/n12244_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [21]),
	.I3(GND),
	.CIN(\core/n12245_2 ),
	.COUT(\core/n12244_2 ),
	.SUM(\core/n12244_1 )
);
defparam \core/n12244_s .ALU_MODE=0;
ALU \core/n12243_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [22]),
	.I3(GND),
	.CIN(\core/n12244_2 ),
	.COUT(\core/n12243_2 ),
	.SUM(\core/n12243_1 )
);
defparam \core/n12243_s .ALU_MODE=0;
ALU \core/n12242_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [23]),
	.I3(GND),
	.CIN(\core/n12243_2 ),
	.COUT(\core/n12242_2 ),
	.SUM(\core/n12242_1 )
);
defparam \core/n12242_s .ALU_MODE=0;
ALU \core/n12241_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [24]),
	.I3(GND),
	.CIN(\core/n12242_2 ),
	.COUT(\core/n12241_2 ),
	.SUM(\core/n12241_1 )
);
defparam \core/n12241_s .ALU_MODE=0;
ALU \core/n12240_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [25]),
	.I3(GND),
	.CIN(\core/n12241_2 ),
	.COUT(\core/n12240_2 ),
	.SUM(\core/n12240_1 )
);
defparam \core/n12240_s .ALU_MODE=0;
ALU \core/n12239_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [26]),
	.I3(GND),
	.CIN(\core/n12240_2 ),
	.COUT(\core/n12239_2 ),
	.SUM(\core/n12239_1 )
);
defparam \core/n12239_s .ALU_MODE=0;
ALU \core/n12238_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [27]),
	.I3(GND),
	.CIN(\core/n12239_2 ),
	.COUT(\core/n12238_2 ),
	.SUM(\core/n12238_1 )
);
defparam \core/n12238_s .ALU_MODE=0;
ALU \core/n12237_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [28]),
	.I3(GND),
	.CIN(\core/n12238_2 ),
	.COUT(\core/n12237_2 ),
	.SUM(\core/n12237_1 )
);
defparam \core/n12237_s .ALU_MODE=0;
ALU \core/n12236_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [29]),
	.I3(GND),
	.CIN(\core/n12237_2 ),
	.COUT(\core/n12236_2 ),
	.SUM(\core/n12236_1 )
);
defparam \core/n12236_s .ALU_MODE=0;
ALU \core/n12235_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [30]),
	.I3(GND),
	.CIN(\core/n12236_2 ),
	.COUT(\core/n12235_2 ),
	.SUM(\core/n12235_1 )
);
defparam \core/n12235_s .ALU_MODE=0;
ALU \core/n12234_s  (
	.I0(GND),
	.I1(\core/csr_cycleh [31]),
	.I3(GND),
	.CIN(\core/n12235_2 ),
	.COUT(\core/n12234_0_COUT ),
	.SUM(\core/n12234_1 )
);
defparam \core/n12234_s .ALU_MODE=0;
ALU \core/n12896_s  (
	.I0(\core/n12786_9 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12896_2 ),
	.SUM(\core/n12896_1 )
);
defparam \core/n12896_s .ALU_MODE=0;
ALU \core/n12894_s  (
	.I0(GND),
	.I1(\core/n12782_9 ),
	.I3(GND),
	.CIN(\core/n12895_5 ),
	.COUT(\core/n12894_2 ),
	.SUM(\core/n12894_1 )
);
defparam \core/n12894_s .ALU_MODE=0;
ALU \core/n12893_s  (
	.I0(GND),
	.I1(\core/n12780_9 ),
	.I3(GND),
	.CIN(\core/n12894_2 ),
	.COUT(\core/n12893_2 ),
	.SUM(\core/n12893_1 )
);
defparam \core/n12893_s .ALU_MODE=0;
ALU \core/n12892_s  (
	.I0(GND),
	.I1(\core/n12778_9 ),
	.I3(GND),
	.CIN(\core/n12893_2 ),
	.COUT(\core/n12892_2 ),
	.SUM(\core/n12892_1 )
);
defparam \core/n12892_s .ALU_MODE=0;
ALU \core/n12891_s  (
	.I0(GND),
	.I1(\core/n12776_9 ),
	.I3(GND),
	.CIN(\core/n12892_2 ),
	.COUT(\core/n12891_2 ),
	.SUM(\core/n12891_1 )
);
defparam \core/n12891_s .ALU_MODE=0;
ALU \core/n12890_s  (
	.I0(GND),
	.I1(\core/n12774_9 ),
	.I3(GND),
	.CIN(\core/n12891_2 ),
	.COUT(\core/n12890_2 ),
	.SUM(\core/n12890_1 )
);
defparam \core/n12890_s .ALU_MODE=0;
ALU \core/n12889_s  (
	.I0(GND),
	.I1(\core/n12772_9 ),
	.I3(GND),
	.CIN(\core/n12890_2 ),
	.COUT(\core/n12889_2 ),
	.SUM(\core/n12889_1 )
);
defparam \core/n12889_s .ALU_MODE=0;
ALU \core/n12888_s  (
	.I0(GND),
	.I1(\core/n12770_9 ),
	.I3(GND),
	.CIN(\core/n12889_2 ),
	.COUT(\core/n12888_2 ),
	.SUM(\core/n12888_1 )
);
defparam \core/n12888_s .ALU_MODE=0;
ALU \core/n12887_s  (
	.I0(GND),
	.I1(\core/n12768_9 ),
	.I3(GND),
	.CIN(\core/n12888_2 ),
	.COUT(\core/n12887_2 ),
	.SUM(\core/n12887_1 )
);
defparam \core/n12887_s .ALU_MODE=0;
ALU \core/n12886_s  (
	.I0(GND),
	.I1(\core/n12766_9 ),
	.I3(GND),
	.CIN(\core/n12887_2 ),
	.COUT(\core/n12886_2 ),
	.SUM(\core/n12886_1 )
);
defparam \core/n12886_s .ALU_MODE=0;
ALU \core/n12885_s  (
	.I0(GND),
	.I1(\core/n12764_9 ),
	.I3(GND),
	.CIN(\core/n12886_2 ),
	.COUT(\core/n12885_2 ),
	.SUM(\core/n12885_1 )
);
defparam \core/n12885_s .ALU_MODE=0;
ALU \core/n12884_s  (
	.I0(GND),
	.I1(\core/n12762_9 ),
	.I3(GND),
	.CIN(\core/n12885_2 ),
	.COUT(\core/n12884_2 ),
	.SUM(\core/n12884_1 )
);
defparam \core/n12884_s .ALU_MODE=0;
ALU \core/n12883_s  (
	.I0(GND),
	.I1(\core/n12760_9 ),
	.I3(GND),
	.CIN(\core/n12884_2 ),
	.COUT(\core/n12883_2 ),
	.SUM(\core/n12883_1 )
);
defparam \core/n12883_s .ALU_MODE=0;
ALU \core/n12882_s  (
	.I0(GND),
	.I1(\core/n12758_9 ),
	.I3(GND),
	.CIN(\core/n12883_2 ),
	.COUT(\core/n12882_2 ),
	.SUM(\core/n12882_1 )
);
defparam \core/n12882_s .ALU_MODE=0;
ALU \core/n12881_s  (
	.I0(GND),
	.I1(\core/n12756_9 ),
	.I3(GND),
	.CIN(\core/n12882_2 ),
	.COUT(\core/n12881_2 ),
	.SUM(\core/n12881_1 )
);
defparam \core/n12881_s .ALU_MODE=0;
ALU \core/n12880_s  (
	.I0(GND),
	.I1(\core/n12754_9 ),
	.I3(GND),
	.CIN(\core/n12881_2 ),
	.COUT(\core/n12880_2 ),
	.SUM(\core/n12880_1 )
);
defparam \core/n12880_s .ALU_MODE=0;
ALU \core/n12879_s  (
	.I0(GND),
	.I1(\core/n12752_9 ),
	.I3(GND),
	.CIN(\core/n12880_2 ),
	.COUT(\core/n12879_2 ),
	.SUM(\core/n12879_1 )
);
defparam \core/n12879_s .ALU_MODE=0;
ALU \core/n12878_s  (
	.I0(GND),
	.I1(\core/n12750_9 ),
	.I3(GND),
	.CIN(\core/n12879_2 ),
	.COUT(\core/n12878_2 ),
	.SUM(\core/n12878_1 )
);
defparam \core/n12878_s .ALU_MODE=0;
ALU \core/n12877_s  (
	.I0(GND),
	.I1(\core/n12748_9 ),
	.I3(GND),
	.CIN(\core/n12878_2 ),
	.COUT(\core/n12877_2 ),
	.SUM(\core/n12877_1 )
);
defparam \core/n12877_s .ALU_MODE=0;
ALU \core/n12876_s  (
	.I0(GND),
	.I1(\core/n12746_9 ),
	.I3(GND),
	.CIN(\core/n12877_2 ),
	.COUT(\core/n12876_2 ),
	.SUM(\core/n12876_1 )
);
defparam \core/n12876_s .ALU_MODE=0;
ALU \core/n12875_s  (
	.I0(GND),
	.I1(\core/n12744_9 ),
	.I3(GND),
	.CIN(\core/n12876_2 ),
	.COUT(\core/n12875_2 ),
	.SUM(\core/n12875_1 )
);
defparam \core/n12875_s .ALU_MODE=0;
ALU \core/n12874_s  (
	.I0(GND),
	.I1(\core/n12742_9 ),
	.I3(GND),
	.CIN(\core/n12875_2 ),
	.COUT(\core/n12874_2 ),
	.SUM(\core/n12874_1 )
);
defparam \core/n12874_s .ALU_MODE=0;
ALU \core/n12873_s  (
	.I0(GND),
	.I1(\core/n12740_9 ),
	.I3(GND),
	.CIN(\core/n12874_2 ),
	.COUT(\core/n12873_2 ),
	.SUM(\core/n12873_1 )
);
defparam \core/n12873_s .ALU_MODE=0;
ALU \core/n12872_s  (
	.I0(GND),
	.I1(\core/n12738_9 ),
	.I3(GND),
	.CIN(\core/n12873_2 ),
	.COUT(\core/n12872_2 ),
	.SUM(\core/n12872_1 )
);
defparam \core/n12872_s .ALU_MODE=0;
ALU \core/n12871_s  (
	.I0(GND),
	.I1(\core/n12736_9 ),
	.I3(GND),
	.CIN(\core/n12872_2 ),
	.COUT(\core/n12871_2 ),
	.SUM(\core/n12871_1 )
);
defparam \core/n12871_s .ALU_MODE=0;
ALU \core/n12870_s  (
	.I0(GND),
	.I1(\core/n12734_9 ),
	.I3(GND),
	.CIN(\core/n12871_2 ),
	.COUT(\core/n12870_2 ),
	.SUM(\core/n12870_1 )
);
defparam \core/n12870_s .ALU_MODE=0;
ALU \core/n12869_s  (
	.I0(GND),
	.I1(\core/n12732_9 ),
	.I3(GND),
	.CIN(\core/n12870_2 ),
	.COUT(\core/n12869_2 ),
	.SUM(\core/n12869_1 )
);
defparam \core/n12869_s .ALU_MODE=0;
ALU \core/n12868_s  (
	.I0(GND),
	.I1(\core/n12730_9 ),
	.I3(GND),
	.CIN(\core/n12869_2 ),
	.COUT(\core/n12868_2 ),
	.SUM(\core/n12868_1 )
);
defparam \core/n12868_s .ALU_MODE=0;
ALU \core/n12867_s  (
	.I0(GND),
	.I1(\core/n12728_9 ),
	.I3(GND),
	.CIN(\core/n12868_2 ),
	.COUT(\core/n12867_2 ),
	.SUM(\core/n12867_1 )
);
defparam \core/n12867_s .ALU_MODE=0;
ALU \core/n12996_s  (
	.I0(\core/csr_instret [1]),
	.I1(\core/csr_instret [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n12996_2 ),
	.SUM(\core/n12996_1 )
);
defparam \core/n12996_s .ALU_MODE=0;
ALU \core/n12995_s  (
	.I0(GND),
	.I1(\core/csr_instret [2]),
	.I3(GND),
	.CIN(\core/n12996_2 ),
	.COUT(\core/n12995_2 ),
	.SUM(\core/n12995_1 )
);
defparam \core/n12995_s .ALU_MODE=0;
ALU \core/n12994_s  (
	.I0(GND),
	.I1(\core/csr_instret [3]),
	.I3(GND),
	.CIN(\core/n12995_2 ),
	.COUT(\core/n12994_2 ),
	.SUM(\core/n12994_1 )
);
defparam \core/n12994_s .ALU_MODE=0;
ALU \core/n12993_s  (
	.I0(GND),
	.I1(\core/csr_instret [4]),
	.I3(GND),
	.CIN(\core/n12994_2 ),
	.COUT(\core/n12993_2 ),
	.SUM(\core/n12993_1 )
);
defparam \core/n12993_s .ALU_MODE=0;
ALU \core/n12992_s  (
	.I0(GND),
	.I1(\core/csr_instret [5]),
	.I3(GND),
	.CIN(\core/n12993_2 ),
	.COUT(\core/n12992_2 ),
	.SUM(\core/n12992_1 )
);
defparam \core/n12992_s .ALU_MODE=0;
ALU \core/n12991_s  (
	.I0(GND),
	.I1(\core/csr_instret [6]),
	.I3(GND),
	.CIN(\core/n12992_2 ),
	.COUT(\core/n12991_2 ),
	.SUM(\core/n12991_1 )
);
defparam \core/n12991_s .ALU_MODE=0;
ALU \core/n12990_s  (
	.I0(GND),
	.I1(\core/csr_instret [7]),
	.I3(GND),
	.CIN(\core/n12991_2 ),
	.COUT(\core/n12990_2 ),
	.SUM(\core/n12990_1 )
);
defparam \core/n12990_s .ALU_MODE=0;
ALU \core/n12989_s  (
	.I0(GND),
	.I1(\core/csr_instret [8]),
	.I3(GND),
	.CIN(\core/n12990_2 ),
	.COUT(\core/n12989_2 ),
	.SUM(\core/n12989_1 )
);
defparam \core/n12989_s .ALU_MODE=0;
ALU \core/n12988_s  (
	.I0(GND),
	.I1(\core/csr_instret [9]),
	.I3(GND),
	.CIN(\core/n12989_2 ),
	.COUT(\core/n12988_2 ),
	.SUM(\core/n12988_1 )
);
defparam \core/n12988_s .ALU_MODE=0;
ALU \core/n12987_s  (
	.I0(GND),
	.I1(\core/csr_instret [10]),
	.I3(GND),
	.CIN(\core/n12988_2 ),
	.COUT(\core/n12987_2 ),
	.SUM(\core/n12987_1 )
);
defparam \core/n12987_s .ALU_MODE=0;
ALU \core/n12986_s  (
	.I0(GND),
	.I1(\core/csr_instret [11]),
	.I3(GND),
	.CIN(\core/n12987_2 ),
	.COUT(\core/n12986_2 ),
	.SUM(\core/n12986_1 )
);
defparam \core/n12986_s .ALU_MODE=0;
ALU \core/n12985_s  (
	.I0(GND),
	.I1(\core/csr_instret [12]),
	.I3(GND),
	.CIN(\core/n12986_2 ),
	.COUT(\core/n12985_2 ),
	.SUM(\core/n12985_1 )
);
defparam \core/n12985_s .ALU_MODE=0;
ALU \core/n12984_s  (
	.I0(GND),
	.I1(\core/csr_instret [13]),
	.I3(GND),
	.CIN(\core/n12985_2 ),
	.COUT(\core/n12984_2 ),
	.SUM(\core/n12984_1 )
);
defparam \core/n12984_s .ALU_MODE=0;
ALU \core/n12983_s  (
	.I0(GND),
	.I1(\core/csr_instret [14]),
	.I3(GND),
	.CIN(\core/n12984_2 ),
	.COUT(\core/n12983_2 ),
	.SUM(\core/n12983_1 )
);
defparam \core/n12983_s .ALU_MODE=0;
ALU \core/n12982_s  (
	.I0(GND),
	.I1(\core/csr_instret [15]),
	.I3(GND),
	.CIN(\core/n12983_2 ),
	.COUT(\core/n12982_2 ),
	.SUM(\core/n12982_1 )
);
defparam \core/n12982_s .ALU_MODE=0;
ALU \core/n12981_s  (
	.I0(GND),
	.I1(\core/csr_instret [16]),
	.I3(GND),
	.CIN(\core/n12982_2 ),
	.COUT(\core/n12981_2 ),
	.SUM(\core/n12981_1 )
);
defparam \core/n12981_s .ALU_MODE=0;
ALU \core/n12980_s  (
	.I0(GND),
	.I1(\core/csr_instret [17]),
	.I3(GND),
	.CIN(\core/n12981_2 ),
	.COUT(\core/n12980_2 ),
	.SUM(\core/n12980_1 )
);
defparam \core/n12980_s .ALU_MODE=0;
ALU \core/n12979_s  (
	.I0(GND),
	.I1(\core/csr_instret [18]),
	.I3(GND),
	.CIN(\core/n12980_2 ),
	.COUT(\core/n12979_2 ),
	.SUM(\core/n12979_1 )
);
defparam \core/n12979_s .ALU_MODE=0;
ALU \core/n12978_s  (
	.I0(GND),
	.I1(\core/csr_instret [19]),
	.I3(GND),
	.CIN(\core/n12979_2 ),
	.COUT(\core/n12978_2 ),
	.SUM(\core/n12978_1 )
);
defparam \core/n12978_s .ALU_MODE=0;
ALU \core/n12977_s  (
	.I0(GND),
	.I1(\core/csr_instret [20]),
	.I3(GND),
	.CIN(\core/n12978_2 ),
	.COUT(\core/n12977_2 ),
	.SUM(\core/n12977_1 )
);
defparam \core/n12977_s .ALU_MODE=0;
ALU \core/n12976_s  (
	.I0(GND),
	.I1(\core/csr_instret [21]),
	.I3(GND),
	.CIN(\core/n12977_2 ),
	.COUT(\core/n12976_2 ),
	.SUM(\core/n12976_1 )
);
defparam \core/n12976_s .ALU_MODE=0;
ALU \core/n12975_s  (
	.I0(GND),
	.I1(\core/csr_instret [22]),
	.I3(GND),
	.CIN(\core/n12976_2 ),
	.COUT(\core/n12975_2 ),
	.SUM(\core/n12975_1 )
);
defparam \core/n12975_s .ALU_MODE=0;
ALU \core/n12974_s  (
	.I0(GND),
	.I1(\core/csr_instret [23]),
	.I3(GND),
	.CIN(\core/n12975_2 ),
	.COUT(\core/n12974_2 ),
	.SUM(\core/n12974_1 )
);
defparam \core/n12974_s .ALU_MODE=0;
ALU \core/n12973_s  (
	.I0(GND),
	.I1(\core/csr_instret [24]),
	.I3(GND),
	.CIN(\core/n12974_2 ),
	.COUT(\core/n12973_2 ),
	.SUM(\core/n12973_1 )
);
defparam \core/n12973_s .ALU_MODE=0;
ALU \core/n12972_s  (
	.I0(GND),
	.I1(\core/csr_instret [25]),
	.I3(GND),
	.CIN(\core/n12973_2 ),
	.COUT(\core/n12972_2 ),
	.SUM(\core/n12972_1 )
);
defparam \core/n12972_s .ALU_MODE=0;
ALU \core/n12971_s  (
	.I0(GND),
	.I1(\core/csr_instret [26]),
	.I3(GND),
	.CIN(\core/n12972_2 ),
	.COUT(\core/n12971_2 ),
	.SUM(\core/n12971_1 )
);
defparam \core/n12971_s .ALU_MODE=0;
ALU \core/n12970_s  (
	.I0(GND),
	.I1(\core/csr_instret [27]),
	.I3(GND),
	.CIN(\core/n12971_2 ),
	.COUT(\core/n12970_2 ),
	.SUM(\core/n12970_1 )
);
defparam \core/n12970_s .ALU_MODE=0;
ALU \core/n12969_s  (
	.I0(GND),
	.I1(\core/csr_instret [28]),
	.I3(GND),
	.CIN(\core/n12970_2 ),
	.COUT(\core/n12969_2 ),
	.SUM(\core/n12969_1 )
);
defparam \core/n12969_s .ALU_MODE=0;
ALU \core/n12968_s  (
	.I0(GND),
	.I1(\core/csr_instret [29]),
	.I3(GND),
	.CIN(\core/n12969_2 ),
	.COUT(\core/n12968_2 ),
	.SUM(\core/n12968_1 )
);
defparam \core/n12968_s .ALU_MODE=0;
ALU \core/n12967_s  (
	.I0(GND),
	.I1(\core/csr_instret [30]),
	.I3(GND),
	.CIN(\core/n12968_2 ),
	.COUT(\core/n12967_2 ),
	.SUM(\core/n12967_1 )
);
defparam \core/n12967_s .ALU_MODE=0;
ALU \core/n12966_s  (
	.I0(GND),
	.I1(\core/csr_instret [31]),
	.I3(GND),
	.CIN(\core/n12967_2 ),
	.COUT(\core/n12966_0_COUT ),
	.SUM(\core/n12966_1 )
);
defparam \core/n12966_s .ALU_MODE=0;
ALU \core/n13062_s  (
	.I0(\core/csr_instreth [1]),
	.I1(\core/csr_instreth [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n13062_2 ),
	.SUM(\core/n13062_1 )
);
defparam \core/n13062_s .ALU_MODE=0;
ALU \core/n13061_s  (
	.I0(GND),
	.I1(\core/csr_instreth [2]),
	.I3(GND),
	.CIN(\core/n13062_2 ),
	.COUT(\core/n13061_2 ),
	.SUM(\core/n13061_1 )
);
defparam \core/n13061_s .ALU_MODE=0;
ALU \core/n13060_s  (
	.I0(GND),
	.I1(\core/csr_instreth [3]),
	.I3(GND),
	.CIN(\core/n13061_2 ),
	.COUT(\core/n13060_2 ),
	.SUM(\core/n13060_1 )
);
defparam \core/n13060_s .ALU_MODE=0;
ALU \core/n13059_s  (
	.I0(GND),
	.I1(\core/csr_instreth [4]),
	.I3(GND),
	.CIN(\core/n13060_2 ),
	.COUT(\core/n13059_2 ),
	.SUM(\core/n13059_1 )
);
defparam \core/n13059_s .ALU_MODE=0;
ALU \core/n13058_s  (
	.I0(GND),
	.I1(\core/csr_instreth [5]),
	.I3(GND),
	.CIN(\core/n13059_2 ),
	.COUT(\core/n13058_2 ),
	.SUM(\core/n13058_1 )
);
defparam \core/n13058_s .ALU_MODE=0;
ALU \core/n13057_s  (
	.I0(GND),
	.I1(\core/csr_instreth [6]),
	.I3(GND),
	.CIN(\core/n13058_2 ),
	.COUT(\core/n13057_2 ),
	.SUM(\core/n13057_1 )
);
defparam \core/n13057_s .ALU_MODE=0;
ALU \core/n13056_s  (
	.I0(GND),
	.I1(\core/csr_instreth [7]),
	.I3(GND),
	.CIN(\core/n13057_2 ),
	.COUT(\core/n13056_2 ),
	.SUM(\core/n13056_1 )
);
defparam \core/n13056_s .ALU_MODE=0;
ALU \core/n13055_s  (
	.I0(GND),
	.I1(\core/csr_instreth [8]),
	.I3(GND),
	.CIN(\core/n13056_2 ),
	.COUT(\core/n13055_2 ),
	.SUM(\core/n13055_1 )
);
defparam \core/n13055_s .ALU_MODE=0;
ALU \core/n13054_s  (
	.I0(GND),
	.I1(\core/csr_instreth [9]),
	.I3(GND),
	.CIN(\core/n13055_2 ),
	.COUT(\core/n13054_2 ),
	.SUM(\core/n13054_1 )
);
defparam \core/n13054_s .ALU_MODE=0;
ALU \core/n13053_s  (
	.I0(GND),
	.I1(\core/csr_instreth [10]),
	.I3(GND),
	.CIN(\core/n13054_2 ),
	.COUT(\core/n13053_2 ),
	.SUM(\core/n13053_1 )
);
defparam \core/n13053_s .ALU_MODE=0;
ALU \core/n13052_s  (
	.I0(GND),
	.I1(\core/csr_instreth [11]),
	.I3(GND),
	.CIN(\core/n13053_2 ),
	.COUT(\core/n13052_2 ),
	.SUM(\core/n13052_1 )
);
defparam \core/n13052_s .ALU_MODE=0;
ALU \core/n13051_s  (
	.I0(GND),
	.I1(\core/csr_instreth [12]),
	.I3(GND),
	.CIN(\core/n13052_2 ),
	.COUT(\core/n13051_2 ),
	.SUM(\core/n13051_1 )
);
defparam \core/n13051_s .ALU_MODE=0;
ALU \core/n13050_s  (
	.I0(GND),
	.I1(\core/csr_instreth [13]),
	.I3(GND),
	.CIN(\core/n13051_2 ),
	.COUT(\core/n13050_2 ),
	.SUM(\core/n13050_1 )
);
defparam \core/n13050_s .ALU_MODE=0;
ALU \core/n13049_s  (
	.I0(GND),
	.I1(\core/csr_instreth [14]),
	.I3(GND),
	.CIN(\core/n13050_2 ),
	.COUT(\core/n13049_2 ),
	.SUM(\core/n13049_1 )
);
defparam \core/n13049_s .ALU_MODE=0;
ALU \core/n13048_s  (
	.I0(GND),
	.I1(\core/csr_instreth [15]),
	.I3(GND),
	.CIN(\core/n13049_2 ),
	.COUT(\core/n13048_2 ),
	.SUM(\core/n13048_1 )
);
defparam \core/n13048_s .ALU_MODE=0;
ALU \core/n13047_s  (
	.I0(GND),
	.I1(\core/csr_instreth [16]),
	.I3(GND),
	.CIN(\core/n13048_2 ),
	.COUT(\core/n13047_2 ),
	.SUM(\core/n13047_1 )
);
defparam \core/n13047_s .ALU_MODE=0;
ALU \core/n13046_s  (
	.I0(GND),
	.I1(\core/csr_instreth [17]),
	.I3(GND),
	.CIN(\core/n13047_2 ),
	.COUT(\core/n13046_2 ),
	.SUM(\core/n13046_1 )
);
defparam \core/n13046_s .ALU_MODE=0;
ALU \core/n13045_s  (
	.I0(GND),
	.I1(\core/csr_instreth [18]),
	.I3(GND),
	.CIN(\core/n13046_2 ),
	.COUT(\core/n13045_2 ),
	.SUM(\core/n13045_1 )
);
defparam \core/n13045_s .ALU_MODE=0;
ALU \core/n13044_s  (
	.I0(GND),
	.I1(\core/csr_instreth [19]),
	.I3(GND),
	.CIN(\core/n13045_2 ),
	.COUT(\core/n13044_2 ),
	.SUM(\core/n13044_1 )
);
defparam \core/n13044_s .ALU_MODE=0;
ALU \core/n13043_s  (
	.I0(GND),
	.I1(\core/csr_instreth [20]),
	.I3(GND),
	.CIN(\core/n13044_2 ),
	.COUT(\core/n13043_2 ),
	.SUM(\core/n13043_1 )
);
defparam \core/n13043_s .ALU_MODE=0;
ALU \core/n13042_s  (
	.I0(GND),
	.I1(\core/csr_instreth [21]),
	.I3(GND),
	.CIN(\core/n13043_2 ),
	.COUT(\core/n13042_2 ),
	.SUM(\core/n13042_1 )
);
defparam \core/n13042_s .ALU_MODE=0;
ALU \core/n13041_s  (
	.I0(GND),
	.I1(\core/csr_instreth [22]),
	.I3(GND),
	.CIN(\core/n13042_2 ),
	.COUT(\core/n13041_2 ),
	.SUM(\core/n13041_1 )
);
defparam \core/n13041_s .ALU_MODE=0;
ALU \core/n13040_s  (
	.I0(GND),
	.I1(\core/csr_instreth [23]),
	.I3(GND),
	.CIN(\core/n13041_2 ),
	.COUT(\core/n13040_2 ),
	.SUM(\core/n13040_1 )
);
defparam \core/n13040_s .ALU_MODE=0;
ALU \core/n13039_s  (
	.I0(GND),
	.I1(\core/csr_instreth [24]),
	.I3(GND),
	.CIN(\core/n13040_2 ),
	.COUT(\core/n13039_2 ),
	.SUM(\core/n13039_1 )
);
defparam \core/n13039_s .ALU_MODE=0;
ALU \core/n13038_s  (
	.I0(GND),
	.I1(\core/csr_instreth [25]),
	.I3(GND),
	.CIN(\core/n13039_2 ),
	.COUT(\core/n13038_2 ),
	.SUM(\core/n13038_1 )
);
defparam \core/n13038_s .ALU_MODE=0;
ALU \core/n13037_s  (
	.I0(GND),
	.I1(\core/csr_instreth [26]),
	.I3(GND),
	.CIN(\core/n13038_2 ),
	.COUT(\core/n13037_2 ),
	.SUM(\core/n13037_1 )
);
defparam \core/n13037_s .ALU_MODE=0;
ALU \core/n13036_s  (
	.I0(GND),
	.I1(\core/csr_instreth [27]),
	.I3(GND),
	.CIN(\core/n13037_2 ),
	.COUT(\core/n13036_2 ),
	.SUM(\core/n13036_1 )
);
defparam \core/n13036_s .ALU_MODE=0;
ALU \core/n13035_s  (
	.I0(GND),
	.I1(\core/csr_instreth [28]),
	.I3(GND),
	.CIN(\core/n13036_2 ),
	.COUT(\core/n13035_2 ),
	.SUM(\core/n13035_1 )
);
defparam \core/n13035_s .ALU_MODE=0;
ALU \core/n13034_s  (
	.I0(GND),
	.I1(\core/csr_instreth [29]),
	.I3(GND),
	.CIN(\core/n13035_2 ),
	.COUT(\core/n13034_2 ),
	.SUM(\core/n13034_1 )
);
defparam \core/n13034_s .ALU_MODE=0;
ALU \core/n13033_s  (
	.I0(GND),
	.I1(\core/csr_instreth [30]),
	.I3(GND),
	.CIN(\core/n13034_2 ),
	.COUT(\core/n13033_2 ),
	.SUM(\core/n13033_1 )
);
defparam \core/n13033_s .ALU_MODE=0;
ALU \core/n13032_s  (
	.I0(GND),
	.I1(\core/csr_instreth [31]),
	.I3(GND),
	.CIN(\core/n13033_2 ),
	.COUT(\core/n13032_0_COUT ),
	.SUM(\core/n13032_1 )
);
defparam \core/n13032_s .ALU_MODE=0;
ALU \core/n13127_s  (
	.I0(\core/n12786_9 ),
	.I1(\core/decoded_imm_uj [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n13127_2 ),
	.SUM(\core/n13127_1 )
);
defparam \core/n13127_s .ALU_MODE=0;
ALU \core/n13126_s  (
	.I0(\core/n12784_9 ),
	.I1(\core/decoded_imm_uj [2]),
	.I3(GND),
	.CIN(\core/n13127_2 ),
	.COUT(\core/n13126_2 ),
	.SUM(\core/n13126_1 )
);
defparam \core/n13126_s .ALU_MODE=0;
ALU \core/n13125_s  (
	.I0(\core/n12782_9 ),
	.I1(\core/decoded_imm_uj [3]),
	.I3(GND),
	.CIN(\core/n13126_2 ),
	.COUT(\core/n13125_2 ),
	.SUM(\core/n13125_1 )
);
defparam \core/n13125_s .ALU_MODE=0;
ALU \core/n13124_s  (
	.I0(\core/n12780_9 ),
	.I1(\core/decoded_imm_uj [4]),
	.I3(GND),
	.CIN(\core/n13125_2 ),
	.COUT(\core/n13124_2 ),
	.SUM(\core/n13124_1 )
);
defparam \core/n13124_s .ALU_MODE=0;
ALU \core/n13123_s  (
	.I0(\core/n12778_9 ),
	.I1(\core/decoded_imm_uj [5]),
	.I3(GND),
	.CIN(\core/n13124_2 ),
	.COUT(\core/n13123_2 ),
	.SUM(\core/n13123_1 )
);
defparam \core/n13123_s .ALU_MODE=0;
ALU \core/n13122_s  (
	.I0(\core/n12776_9 ),
	.I1(\core/decoded_imm_uj [6]),
	.I3(GND),
	.CIN(\core/n13123_2 ),
	.COUT(\core/n13122_2 ),
	.SUM(\core/n13122_1 )
);
defparam \core/n13122_s .ALU_MODE=0;
ALU \core/n13121_s  (
	.I0(\core/n12774_9 ),
	.I1(\core/decoded_imm_uj [7]),
	.I3(GND),
	.CIN(\core/n13122_2 ),
	.COUT(\core/n13121_2 ),
	.SUM(\core/n13121_1 )
);
defparam \core/n13121_s .ALU_MODE=0;
ALU \core/n13120_s  (
	.I0(\core/n12772_9 ),
	.I1(\core/decoded_imm_uj [8]),
	.I3(GND),
	.CIN(\core/n13121_2 ),
	.COUT(\core/n13120_2 ),
	.SUM(\core/n13120_1 )
);
defparam \core/n13120_s .ALU_MODE=0;
ALU \core/n13119_s  (
	.I0(\core/n12770_9 ),
	.I1(\core/decoded_imm_uj [9]),
	.I3(GND),
	.CIN(\core/n13120_2 ),
	.COUT(\core/n13119_2 ),
	.SUM(\core/n13119_1 )
);
defparam \core/n13119_s .ALU_MODE=0;
ALU \core/n13118_s  (
	.I0(\core/n12768_9 ),
	.I1(\core/decoded_imm_uj [10]),
	.I3(GND),
	.CIN(\core/n13119_2 ),
	.COUT(\core/n13118_2 ),
	.SUM(\core/n13118_1 )
);
defparam \core/n13118_s .ALU_MODE=0;
ALU \core/n13117_s  (
	.I0(\core/n12766_9 ),
	.I1(\core/decoded_imm_uj [11]),
	.I3(GND),
	.CIN(\core/n13118_2 ),
	.COUT(\core/n13117_2 ),
	.SUM(\core/n13117_1 )
);
defparam \core/n13117_s .ALU_MODE=0;
ALU \core/n13116_s  (
	.I0(\core/n12764_9 ),
	.I1(\core/decoded_imm_uj [12]),
	.I3(GND),
	.CIN(\core/n13117_2 ),
	.COUT(\core/n13116_2 ),
	.SUM(\core/n13116_1 )
);
defparam \core/n13116_s .ALU_MODE=0;
ALU \core/n13115_s  (
	.I0(\core/n12762_9 ),
	.I1(\core/decoded_imm_uj [13]),
	.I3(GND),
	.CIN(\core/n13116_2 ),
	.COUT(\core/n13115_2 ),
	.SUM(\core/n13115_1 )
);
defparam \core/n13115_s .ALU_MODE=0;
ALU \core/n13114_s  (
	.I0(\core/n12760_9 ),
	.I1(\core/decoded_imm_uj [14]),
	.I3(GND),
	.CIN(\core/n13115_2 ),
	.COUT(\core/n13114_2 ),
	.SUM(\core/n13114_1 )
);
defparam \core/n13114_s .ALU_MODE=0;
ALU \core/n13113_s  (
	.I0(\core/n12758_9 ),
	.I1(\core/decoded_imm_uj [15]),
	.I3(GND),
	.CIN(\core/n13114_2 ),
	.COUT(\core/n13113_2 ),
	.SUM(\core/n13113_1 )
);
defparam \core/n13113_s .ALU_MODE=0;
ALU \core/n13112_s  (
	.I0(\core/n12756_9 ),
	.I1(\core/decoded_imm_uj [16]),
	.I3(GND),
	.CIN(\core/n13113_2 ),
	.COUT(\core/n13112_2 ),
	.SUM(\core/n13112_1 )
);
defparam \core/n13112_s .ALU_MODE=0;
ALU \core/n13111_s  (
	.I0(\core/n12754_9 ),
	.I1(\core/decoded_imm_uj [17]),
	.I3(GND),
	.CIN(\core/n13112_2 ),
	.COUT(\core/n13111_2 ),
	.SUM(\core/n13111_1 )
);
defparam \core/n13111_s .ALU_MODE=0;
ALU \core/n13110_s  (
	.I0(\core/n12752_9 ),
	.I1(\core/decoded_imm_uj [18]),
	.I3(GND),
	.CIN(\core/n13111_2 ),
	.COUT(\core/n13110_2 ),
	.SUM(\core/n13110_1 )
);
defparam \core/n13110_s .ALU_MODE=0;
ALU \core/n13109_s  (
	.I0(\core/n12750_9 ),
	.I1(\core/decoded_imm_uj [19]),
	.I3(GND),
	.CIN(\core/n13110_2 ),
	.COUT(\core/n13109_2 ),
	.SUM(\core/n13109_1 )
);
defparam \core/n13109_s .ALU_MODE=0;
ALU \core/n13108_s  (
	.I0(\core/n12748_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13109_2 ),
	.COUT(\core/n13108_2 ),
	.SUM(\core/n13108_1 )
);
defparam \core/n13108_s .ALU_MODE=0;
ALU \core/n13107_s  (
	.I0(\core/n12746_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13108_2 ),
	.COUT(\core/n13107_2 ),
	.SUM(\core/n13107_1 )
);
defparam \core/n13107_s .ALU_MODE=0;
ALU \core/n13106_s  (
	.I0(\core/n12744_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13107_2 ),
	.COUT(\core/n13106_2 ),
	.SUM(\core/n13106_1 )
);
defparam \core/n13106_s .ALU_MODE=0;
ALU \core/n13105_s  (
	.I0(\core/n12742_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13106_2 ),
	.COUT(\core/n13105_2 ),
	.SUM(\core/n13105_1 )
);
defparam \core/n13105_s .ALU_MODE=0;
ALU \core/n13104_s  (
	.I0(\core/n12740_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13105_2 ),
	.COUT(\core/n13104_2 ),
	.SUM(\core/n13104_1 )
);
defparam \core/n13104_s .ALU_MODE=0;
ALU \core/n13103_s  (
	.I0(\core/n12738_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13104_2 ),
	.COUT(\core/n13103_2 ),
	.SUM(\core/n13103_1 )
);
defparam \core/n13103_s .ALU_MODE=0;
ALU \core/n13102_s  (
	.I0(\core/n12736_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13103_2 ),
	.COUT(\core/n13102_2 ),
	.SUM(\core/n13102_1 )
);
defparam \core/n13102_s .ALU_MODE=0;
ALU \core/n13101_s  (
	.I0(\core/n12734_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13102_2 ),
	.COUT(\core/n13101_2 ),
	.SUM(\core/n13101_1 )
);
defparam \core/n13101_s .ALU_MODE=0;
ALU \core/n13100_s  (
	.I0(\core/n12732_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13101_2 ),
	.COUT(\core/n13100_2 ),
	.SUM(\core/n13100_1 )
);
defparam \core/n13100_s .ALU_MODE=0;
ALU \core/n13099_s  (
	.I0(\core/n12730_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13100_2 ),
	.COUT(\core/n13099_2 ),
	.SUM(\core/n13099_1 )
);
defparam \core/n13099_s .ALU_MODE=0;
ALU \core/n13098_s  (
	.I0(\core/n12728_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13099_2 ),
	.COUT(\core/n13098_2 ),
	.SUM(\core/n13098_1 )
);
defparam \core/n13098_s .ALU_MODE=0;
ALU \core/n13097_s  (
	.I0(\core/n12726_9 ),
	.I1(\core/decoded_imm_uj [31]),
	.I3(GND),
	.CIN(\core/n13098_2 ),
	.COUT(\core/n13097_0_COUT ),
	.SUM(\core/n13097_1 )
);
defparam \core/n13097_s .ALU_MODE=0;
ALU \core/n14484_s  (
	.I0(\core/reg_pc [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14484_2 ),
	.SUM(\core/n14484_1 )
);
defparam \core/n14484_s .ALU_MODE=0;
ALU \core/n14483_s  (
	.I0(\core/reg_pc [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14484_2 ),
	.COUT(\core/n14483_2 ),
	.SUM(\core/n14483_1 )
);
defparam \core/n14483_s .ALU_MODE=0;
ALU \core/n14482_s  (
	.I0(\core/reg_pc [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14483_2 ),
	.COUT(\core/n14482_2 ),
	.SUM(\core/n14482_1 )
);
defparam \core/n14482_s .ALU_MODE=0;
ALU \core/n14481_s  (
	.I0(\core/reg_pc [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14482_2 ),
	.COUT(\core/n14481_2 ),
	.SUM(\core/n14481_1 )
);
defparam \core/n14481_s .ALU_MODE=0;
ALU \core/n14480_s  (
	.I0(\core/reg_pc [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14481_2 ),
	.COUT(\core/n14480_2 ),
	.SUM(\core/n14480_1 )
);
defparam \core/n14480_s .ALU_MODE=0;
ALU \core/n14479_s  (
	.I0(\core/reg_pc [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14480_2 ),
	.COUT(\core/n14479_2 ),
	.SUM(\core/n14479_1 )
);
defparam \core/n14479_s .ALU_MODE=0;
ALU \core/n14478_s  (
	.I0(\core/reg_pc [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14479_2 ),
	.COUT(\core/n14478_2 ),
	.SUM(\core/n14478_1 )
);
defparam \core/n14478_s .ALU_MODE=0;
ALU \core/n14477_s  (
	.I0(\core/reg_pc [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14478_2 ),
	.COUT(\core/n14477_2 ),
	.SUM(\core/n14477_1 )
);
defparam \core/n14477_s .ALU_MODE=0;
ALU \core/n14476_s  (
	.I0(\core/reg_pc [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14477_2 ),
	.COUT(\core/n14476_2 ),
	.SUM(\core/n14476_1 )
);
defparam \core/n14476_s .ALU_MODE=0;
ALU \core/n14475_s  (
	.I0(\core/reg_pc [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14476_2 ),
	.COUT(\core/n14475_2 ),
	.SUM(\core/n14475_1 )
);
defparam \core/n14475_s .ALU_MODE=0;
ALU \core/n14474_s  (
	.I0(\core/reg_pc [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14475_2 ),
	.COUT(\core/n14474_2 ),
	.SUM(\core/n14474_1 )
);
defparam \core/n14474_s .ALU_MODE=0;
ALU \core/n14473_s  (
	.I0(\core/reg_pc [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14474_2 ),
	.COUT(\core/n14473_2 ),
	.SUM(\core/n14473_1 )
);
defparam \core/n14473_s .ALU_MODE=0;
ALU \core/n14472_s  (
	.I0(\core/reg_pc [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14473_2 ),
	.COUT(\core/n14472_2 ),
	.SUM(\core/n14472_1 )
);
defparam \core/n14472_s .ALU_MODE=0;
ALU \core/n14471_s  (
	.I0(\core/reg_pc [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14472_2 ),
	.COUT(\core/n14471_2 ),
	.SUM(\core/n14471_1 )
);
defparam \core/n14471_s .ALU_MODE=0;
ALU \core/n14470_s  (
	.I0(\core/reg_pc [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14471_2 ),
	.COUT(\core/n14470_2 ),
	.SUM(\core/n14470_1 )
);
defparam \core/n14470_s .ALU_MODE=0;
ALU \core/n14469_s  (
	.I0(\core/reg_pc [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14470_2 ),
	.COUT(\core/n14469_2 ),
	.SUM(\core/n14469_1 )
);
defparam \core/n14469_s .ALU_MODE=0;
ALU \core/n14468_s  (
	.I0(\core/reg_pc [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14469_2 ),
	.COUT(\core/n14468_2 ),
	.SUM(\core/n14468_1 )
);
defparam \core/n14468_s .ALU_MODE=0;
ALU \core/n14467_s  (
	.I0(\core/reg_pc [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14468_2 ),
	.COUT(\core/n14467_2 ),
	.SUM(\core/n14467_1 )
);
defparam \core/n14467_s .ALU_MODE=0;
ALU \core/n14466_s  (
	.I0(\core/reg_pc [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14467_2 ),
	.COUT(\core/n14466_2 ),
	.SUM(\core/n14466_1 )
);
defparam \core/n14466_s .ALU_MODE=0;
ALU \core/n14465_s  (
	.I0(\core/reg_pc [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14466_2 ),
	.COUT(\core/n14465_2 ),
	.SUM(\core/n14465_1 )
);
defparam \core/n14465_s .ALU_MODE=0;
ALU \core/n14464_s  (
	.I0(\core/reg_pc [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14465_2 ),
	.COUT(\core/n14464_2 ),
	.SUM(\core/n14464_1 )
);
defparam \core/n14464_s .ALU_MODE=0;
ALU \core/n14463_s  (
	.I0(\core/reg_pc [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14464_2 ),
	.COUT(\core/n14463_2 ),
	.SUM(\core/n14463_1 )
);
defparam \core/n14463_s .ALU_MODE=0;
ALU \core/n14462_s  (
	.I0(\core/reg_pc [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14463_2 ),
	.COUT(\core/n14462_2 ),
	.SUM(\core/n14462_1 )
);
defparam \core/n14462_s .ALU_MODE=0;
ALU \core/n14461_s  (
	.I0(\core/reg_pc [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14462_2 ),
	.COUT(\core/n14461_2 ),
	.SUM(\core/n14461_1 )
);
defparam \core/n14461_s .ALU_MODE=0;
ALU \core/n14460_s  (
	.I0(\core/reg_pc [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14461_2 ),
	.COUT(\core/n14460_2 ),
	.SUM(\core/n14460_1 )
);
defparam \core/n14460_s .ALU_MODE=0;
ALU \core/n14459_s  (
	.I0(\core/reg_pc [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14460_2 ),
	.COUT(\core/n14459_2 ),
	.SUM(\core/n14459_1 )
);
defparam \core/n14459_s .ALU_MODE=0;
ALU \core/n14458_s  (
	.I0(\core/reg_pc [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14459_2 ),
	.COUT(\core/n14458_2 ),
	.SUM(\core/n14458_1 )
);
defparam \core/n14458_s .ALU_MODE=0;
ALU \core/n14457_s  (
	.I0(\core/reg_pc [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14458_2 ),
	.COUT(\core/n14457_2 ),
	.SUM(\core/n14457_1 )
);
defparam \core/n14457_s .ALU_MODE=0;
ALU \core/n14456_s  (
	.I0(\core/reg_pc [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14457_2 ),
	.COUT(\core/n14456_2 ),
	.SUM(\core/n14456_1 )
);
defparam \core/n14456_s .ALU_MODE=0;
ALU \core/n14455_s  (
	.I0(\core/reg_pc [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14456_2 ),
	.COUT(\core/n14455_2 ),
	.SUM(\core/n14455_1 )
);
defparam \core/n14455_s .ALU_MODE=0;
ALU \core/n14454_s  (
	.I0(\core/reg_pc [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14455_2 ),
	.COUT(\core/n14454_2 ),
	.SUM(\core/n14454_1 )
);
defparam \core/n14454_s .ALU_MODE=0;
ALU \core/n14453_s  (
	.I0(\core/reg_pc [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14454_2 ),
	.COUT(\core/n14453_0_COUT ),
	.SUM(\core/n14453_1 )
);
defparam \core/n14453_s .ALU_MODE=0;
ALU \core/n14838_s  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/decoded_imm [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n14838_2 ),
	.SUM(\core/n14838_1 )
);
defparam \core/n14838_s .ALU_MODE=0;
ALU \core/n14837_s  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/decoded_imm [1]),
	.I3(GND),
	.CIN(\core/n14838_2 ),
	.COUT(\core/n14837_2 ),
	.SUM(\core/n14837_1 )
);
defparam \core/n14837_s .ALU_MODE=0;
ALU \core/n14836_s  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/decoded_imm [2]),
	.I3(GND),
	.CIN(\core/n14837_2 ),
	.COUT(\core/n14836_2 ),
	.SUM(\core/n14836_1 )
);
defparam \core/n14836_s .ALU_MODE=0;
ALU \core/n14835_s  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/decoded_imm [3]),
	.I3(GND),
	.CIN(\core/n14836_2 ),
	.COUT(\core/n14835_2 ),
	.SUM(\core/n14835_1 )
);
defparam \core/n14835_s .ALU_MODE=0;
ALU \core/n14834_s  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/decoded_imm [4]),
	.I3(GND),
	.CIN(\core/n14835_2 ),
	.COUT(\core/n14834_2 ),
	.SUM(\core/n14834_1 )
);
defparam \core/n14834_s .ALU_MODE=0;
ALU \core/n14833_s  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/decoded_imm [5]),
	.I3(GND),
	.CIN(\core/n14834_2 ),
	.COUT(\core/n14833_2 ),
	.SUM(\core/n14833_1 )
);
defparam \core/n14833_s .ALU_MODE=0;
ALU \core/n14832_s  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/decoded_imm [6]),
	.I3(GND),
	.CIN(\core/n14833_2 ),
	.COUT(\core/n14832_2 ),
	.SUM(\core/n14832_1 )
);
defparam \core/n14832_s .ALU_MODE=0;
ALU \core/n14831_s  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/decoded_imm [7]),
	.I3(GND),
	.CIN(\core/n14832_2 ),
	.COUT(\core/n14831_2 ),
	.SUM(\core/n14831_1 )
);
defparam \core/n14831_s .ALU_MODE=0;
ALU \core/n14830_s  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/decoded_imm [8]),
	.I3(GND),
	.CIN(\core/n14831_2 ),
	.COUT(\core/n14830_2 ),
	.SUM(\core/n14830_1 )
);
defparam \core/n14830_s .ALU_MODE=0;
ALU \core/n14829_s  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/decoded_imm [9]),
	.I3(GND),
	.CIN(\core/n14830_2 ),
	.COUT(\core/n14829_2 ),
	.SUM(\core/n14829_1 )
);
defparam \core/n14829_s .ALU_MODE=0;
ALU \core/n14828_s  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/decoded_imm [10]),
	.I3(GND),
	.CIN(\core/n14829_2 ),
	.COUT(\core/n14828_2 ),
	.SUM(\core/n14828_1 )
);
defparam \core/n14828_s .ALU_MODE=0;
ALU \core/n14827_s  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/decoded_imm [11]),
	.I3(GND),
	.CIN(\core/n14828_2 ),
	.COUT(\core/n14827_2 ),
	.SUM(\core/n14827_1 )
);
defparam \core/n14827_s .ALU_MODE=0;
ALU \core/n14826_s  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/decoded_imm [12]),
	.I3(GND),
	.CIN(\core/n14827_2 ),
	.COUT(\core/n14826_2 ),
	.SUM(\core/n14826_1 )
);
defparam \core/n14826_s .ALU_MODE=0;
ALU \core/n14825_s  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/decoded_imm [13]),
	.I3(GND),
	.CIN(\core/n14826_2 ),
	.COUT(\core/n14825_2 ),
	.SUM(\core/n14825_1 )
);
defparam \core/n14825_s .ALU_MODE=0;
ALU \core/n14824_s  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/decoded_imm [14]),
	.I3(GND),
	.CIN(\core/n14825_2 ),
	.COUT(\core/n14824_2 ),
	.SUM(\core/n14824_1 )
);
defparam \core/n14824_s .ALU_MODE=0;
ALU \core/n14823_s  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/decoded_imm [15]),
	.I3(GND),
	.CIN(\core/n14824_2 ),
	.COUT(\core/n14823_2 ),
	.SUM(\core/n14823_1 )
);
defparam \core/n14823_s .ALU_MODE=0;
ALU \core/n14822_s  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/decoded_imm [16]),
	.I3(GND),
	.CIN(\core/n14823_2 ),
	.COUT(\core/n14822_2 ),
	.SUM(\core/n14822_1 )
);
defparam \core/n14822_s .ALU_MODE=0;
ALU \core/n14821_s  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/decoded_imm [17]),
	.I3(GND),
	.CIN(\core/n14822_2 ),
	.COUT(\core/n14821_2 ),
	.SUM(\core/n14821_1 )
);
defparam \core/n14821_s .ALU_MODE=0;
ALU \core/n14820_s  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/decoded_imm [18]),
	.I3(GND),
	.CIN(\core/n14821_2 ),
	.COUT(\core/n14820_2 ),
	.SUM(\core/n14820_1 )
);
defparam \core/n14820_s .ALU_MODE=0;
ALU \core/n14819_s  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/decoded_imm [19]),
	.I3(GND),
	.CIN(\core/n14820_2 ),
	.COUT(\core/n14819_2 ),
	.SUM(\core/n14819_1 )
);
defparam \core/n14819_s .ALU_MODE=0;
ALU \core/n14818_s  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/decoded_imm [20]),
	.I3(GND),
	.CIN(\core/n14819_2 ),
	.COUT(\core/n14818_2 ),
	.SUM(\core/n14818_1 )
);
defparam \core/n14818_s .ALU_MODE=0;
ALU \core/n14817_s  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/decoded_imm [21]),
	.I3(GND),
	.CIN(\core/n14818_2 ),
	.COUT(\core/n14817_2 ),
	.SUM(\core/n14817_1 )
);
defparam \core/n14817_s .ALU_MODE=0;
ALU \core/n14816_s  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/decoded_imm [22]),
	.I3(GND),
	.CIN(\core/n14817_2 ),
	.COUT(\core/n14816_2 ),
	.SUM(\core/n14816_1 )
);
defparam \core/n14816_s .ALU_MODE=0;
ALU \core/n14815_s  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/decoded_imm [23]),
	.I3(GND),
	.CIN(\core/n14816_2 ),
	.COUT(\core/n14815_2 ),
	.SUM(\core/n14815_1 )
);
defparam \core/n14815_s .ALU_MODE=0;
ALU \core/n14814_s  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/decoded_imm [24]),
	.I3(GND),
	.CIN(\core/n14815_2 ),
	.COUT(\core/n14814_2 ),
	.SUM(\core/n14814_1 )
);
defparam \core/n14814_s .ALU_MODE=0;
ALU \core/n14813_s  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/decoded_imm [25]),
	.I3(GND),
	.CIN(\core/n14814_2 ),
	.COUT(\core/n14813_2 ),
	.SUM(\core/n14813_1 )
);
defparam \core/n14813_s .ALU_MODE=0;
ALU \core/n14812_s  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/decoded_imm [26]),
	.I3(GND),
	.CIN(\core/n14813_2 ),
	.COUT(\core/n14812_2 ),
	.SUM(\core/n14812_1 )
);
defparam \core/n14812_s .ALU_MODE=0;
ALU \core/n14811_s  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/decoded_imm [27]),
	.I3(GND),
	.CIN(\core/n14812_2 ),
	.COUT(\core/n14811_2 ),
	.SUM(\core/n14811_1 )
);
defparam \core/n14811_s .ALU_MODE=0;
ALU \core/n14810_s  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/decoded_imm [28]),
	.I3(GND),
	.CIN(\core/n14811_2 ),
	.COUT(\core/n14810_2 ),
	.SUM(\core/n14810_1 )
);
defparam \core/n14810_s .ALU_MODE=0;
ALU \core/n14809_s  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/decoded_imm [29]),
	.I3(GND),
	.CIN(\core/n14810_2 ),
	.COUT(\core/n14809_2 ),
	.SUM(\core/n14809_1 )
);
defparam \core/n14809_s .ALU_MODE=0;
ALU \core/n14808_s  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/decoded_imm [30]),
	.I3(GND),
	.CIN(\core/n14809_2 ),
	.COUT(\core/n14808_2 ),
	.SUM(\core/n14808_1 )
);
defparam \core/n14808_s .ALU_MODE=0;
ALU \core/n14807_s  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/decoded_imm [31]),
	.I3(GND),
	.CIN(\core/n14808_2 ),
	.COUT(\core/n14807_0_COUT ),
	.SUM(\core/n14807_1 )
);
defparam \core/n14807_s .ALU_MODE=0;
ALU \core/n7389_s1  (
	.I0(\core/reg_pc [2]),
	.I1(\core/latched_compr ),
	.I3(GND),
	.CIN(\core/n7390_2 ),
	.COUT(\core/n7389_5 ),
	.SUM(\core/n7389_6 )
);
defparam \core/n7389_s1 .ALU_MODE=1;
ALU \core/n12895_s1  (
	.I0(\core/n12784_9 ),
	.I1(\core/compressed_instr ),
	.I3(GND),
	.CIN(\core/n12896_2 ),
	.COUT(\core/n12895_5 ),
	.SUM(\core/n12895_6 )
);
defparam \core/n12895_s1 .ALU_MODE=1;
ALU \core/n7093_s0  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\core/n7093_3 ),
	.SUM(\core/n7093_1_SUM )
);
defparam \core/n7093_s0 .ALU_MODE=3;
ALU \core/n7094_s0  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op2 [1]),
	.I3(GND),
	.CIN(\core/n7093_3 ),
	.COUT(\core/n7094_3 ),
	.SUM(\core/n7094_1_SUM )
);
defparam \core/n7094_s0 .ALU_MODE=3;
ALU \core/n7095_s0  (
	.I0(\core/reg_op1 [2]),
	.I1(\core/reg_op2 [2]),
	.I3(GND),
	.CIN(\core/n7094_3 ),
	.COUT(\core/n7095_3 ),
	.SUM(\core/n7095_1_SUM )
);
defparam \core/n7095_s0 .ALU_MODE=3;
ALU \core/n7096_s0  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op2 [3]),
	.I3(GND),
	.CIN(\core/n7095_3 ),
	.COUT(\core/n7096_3 ),
	.SUM(\core/n7096_1_SUM )
);
defparam \core/n7096_s0 .ALU_MODE=3;
ALU \core/n7097_s0  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op2 [4]),
	.I3(GND),
	.CIN(\core/n7096_3 ),
	.COUT(\core/n7097_3 ),
	.SUM(\core/n7097_1_SUM )
);
defparam \core/n7097_s0 .ALU_MODE=3;
ALU \core/n7098_s0  (
	.I0(\core/reg_op1 [5]),
	.I1(\core/reg_op2 [5]),
	.I3(GND),
	.CIN(\core/n7097_3 ),
	.COUT(\core/n7098_3 ),
	.SUM(\core/n7098_1_SUM )
);
defparam \core/n7098_s0 .ALU_MODE=3;
ALU \core/n7099_s0  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op2 [6]),
	.I3(GND),
	.CIN(\core/n7098_3 ),
	.COUT(\core/n7099_3 ),
	.SUM(\core/n7099_1_SUM )
);
defparam \core/n7099_s0 .ALU_MODE=3;
ALU \core/n7100_s0  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op2 [7]),
	.I3(GND),
	.CIN(\core/n7099_3 ),
	.COUT(\core/n7100_3 ),
	.SUM(\core/n7100_1_SUM )
);
defparam \core/n7100_s0 .ALU_MODE=3;
ALU \core/n7101_s0  (
	.I0(\core/reg_op1 [8]),
	.I1(\core/reg_op2 [8]),
	.I3(GND),
	.CIN(\core/n7100_3 ),
	.COUT(\core/n7101_3 ),
	.SUM(\core/n7101_1_SUM )
);
defparam \core/n7101_s0 .ALU_MODE=3;
ALU \core/n7102_s0  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op2 [9]),
	.I3(GND),
	.CIN(\core/n7101_3 ),
	.COUT(\core/n7102_3 ),
	.SUM(\core/n7102_1_SUM )
);
defparam \core/n7102_s0 .ALU_MODE=3;
ALU \core/n7103_s0  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op2 [10]),
	.I3(GND),
	.CIN(\core/n7102_3 ),
	.COUT(\core/n7103_3 ),
	.SUM(\core/n7103_1_SUM )
);
defparam \core/n7103_s0 .ALU_MODE=3;
ALU \core/n7104_s0  (
	.I0(\core/reg_op1 [11]),
	.I1(\core/reg_op2 [11]),
	.I3(GND),
	.CIN(\core/n7103_3 ),
	.COUT(\core/n7104_3 ),
	.SUM(\core/n7104_1_SUM )
);
defparam \core/n7104_s0 .ALU_MODE=3;
ALU \core/n7105_s0  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op2 [12]),
	.I3(GND),
	.CIN(\core/n7104_3 ),
	.COUT(\core/n7105_3 ),
	.SUM(\core/n7105_1_SUM )
);
defparam \core/n7105_s0 .ALU_MODE=3;
ALU \core/n7106_s0  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op2 [13]),
	.I3(GND),
	.CIN(\core/n7105_3 ),
	.COUT(\core/n7106_3 ),
	.SUM(\core/n7106_1_SUM )
);
defparam \core/n7106_s0 .ALU_MODE=3;
ALU \core/n7107_s0  (
	.I0(\core/reg_op1 [14]),
	.I1(\core/reg_op2 [14]),
	.I3(GND),
	.CIN(\core/n7106_3 ),
	.COUT(\core/n7107_3 ),
	.SUM(\core/n7107_1_SUM )
);
defparam \core/n7107_s0 .ALU_MODE=3;
ALU \core/n7108_s0  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op2 [15]),
	.I3(GND),
	.CIN(\core/n7107_3 ),
	.COUT(\core/n7108_3 ),
	.SUM(\core/n7108_1_SUM )
);
defparam \core/n7108_s0 .ALU_MODE=3;
ALU \core/n7109_s0  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op2 [16]),
	.I3(GND),
	.CIN(\core/n7108_3 ),
	.COUT(\core/n7109_3 ),
	.SUM(\core/n7109_1_SUM )
);
defparam \core/n7109_s0 .ALU_MODE=3;
ALU \core/n7110_s0  (
	.I0(\core/reg_op1 [17]),
	.I1(\core/reg_op2 [17]),
	.I3(GND),
	.CIN(\core/n7109_3 ),
	.COUT(\core/n7110_3 ),
	.SUM(\core/n7110_1_SUM )
);
defparam \core/n7110_s0 .ALU_MODE=3;
ALU \core/n7111_s0  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op2 [18]),
	.I3(GND),
	.CIN(\core/n7110_3 ),
	.COUT(\core/n7111_3 ),
	.SUM(\core/n7111_1_SUM )
);
defparam \core/n7111_s0 .ALU_MODE=3;
ALU \core/n7112_s0  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op2 [19]),
	.I3(GND),
	.CIN(\core/n7111_3 ),
	.COUT(\core/n7112_3 ),
	.SUM(\core/n7112_1_SUM )
);
defparam \core/n7112_s0 .ALU_MODE=3;
ALU \core/n7113_s0  (
	.I0(\core/reg_op1 [20]),
	.I1(\core/reg_op2 [20]),
	.I3(GND),
	.CIN(\core/n7112_3 ),
	.COUT(\core/n7113_3 ),
	.SUM(\core/n7113_1_SUM )
);
defparam \core/n7113_s0 .ALU_MODE=3;
ALU \core/n7114_s0  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op2 [21]),
	.I3(GND),
	.CIN(\core/n7113_3 ),
	.COUT(\core/n7114_3 ),
	.SUM(\core/n7114_1_SUM )
);
defparam \core/n7114_s0 .ALU_MODE=3;
ALU \core/n7115_s0  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/reg_op2 [22]),
	.I3(GND),
	.CIN(\core/n7114_3 ),
	.COUT(\core/n7115_3 ),
	.SUM(\core/n7115_1_SUM )
);
defparam \core/n7115_s0 .ALU_MODE=3;
ALU \core/n7116_s0  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op2 [23]),
	.I3(GND),
	.CIN(\core/n7115_3 ),
	.COUT(\core/n7116_3 ),
	.SUM(\core/n7116_1_SUM )
);
defparam \core/n7116_s0 .ALU_MODE=3;
ALU \core/n7117_s0  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op2 [24]),
	.I3(GND),
	.CIN(\core/n7116_3 ),
	.COUT(\core/n7117_3 ),
	.SUM(\core/n7117_1_SUM )
);
defparam \core/n7117_s0 .ALU_MODE=3;
ALU \core/n7118_s0  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op2 [25]),
	.I3(GND),
	.CIN(\core/n7117_3 ),
	.COUT(\core/n7118_3 ),
	.SUM(\core/n7118_1_SUM )
);
defparam \core/n7118_s0 .ALU_MODE=3;
ALU \core/n7119_s0  (
	.I0(\core/reg_op1 [26]),
	.I1(\core/reg_op2 [26]),
	.I3(GND),
	.CIN(\core/n7118_3 ),
	.COUT(\core/n7119_3 ),
	.SUM(\core/n7119_1_SUM )
);
defparam \core/n7119_s0 .ALU_MODE=3;
ALU \core/n7120_s0  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op2 [27]),
	.I3(GND),
	.CIN(\core/n7119_3 ),
	.COUT(\core/n7120_3 ),
	.SUM(\core/n7120_1_SUM )
);
defparam \core/n7120_s0 .ALU_MODE=3;
ALU \core/n7121_s0  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op2 [28]),
	.I3(GND),
	.CIN(\core/n7120_3 ),
	.COUT(\core/n7121_3 ),
	.SUM(\core/n7121_1_SUM )
);
defparam \core/n7121_s0 .ALU_MODE=3;
ALU \core/n7122_s0  (
	.I0(\core/reg_op1 [29]),
	.I1(\core/reg_op2 [29]),
	.I3(GND),
	.CIN(\core/n7121_3 ),
	.COUT(\core/n7122_3 ),
	.SUM(\core/n7122_1_SUM )
);
defparam \core/n7122_s0 .ALU_MODE=3;
ALU \core/n7123_s0  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op2 [30]),
	.I3(GND),
	.CIN(\core/n7122_3 ),
	.COUT(\core/n7123_3 ),
	.SUM(\core/n7123_1_SUM )
);
defparam \core/n7123_s0 .ALU_MODE=3;
ALU \core/n7124_s0  (
	.I0(\core/reg_op1 [31]),
	.I1(\core/reg_op2 [31]),
	.I3(GND),
	.CIN(\core/n7123_3 ),
	.COUT(\core/n7124_3 ),
	.SUM(\core/n7124_1_SUM )
);
defparam \core/n7124_s0 .ALU_MODE=3;
MUX2_LUT5 \core/n14724_s0  (
	.I0(\core/n14632_4 ),
	.I1(\core/n14532_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14724_3 )
);
MUX2_LUT5 \core/n14725_s0  (
	.I0(\core/n14634_4 ),
	.I1(\core/n14534_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14725_3 )
);
MUX2_LUT5 \core/n14726_s0  (
	.I0(\core/n14636_4 ),
	.I1(\core/n14536_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14726_3 )
);
MUX2_LUT5 \core/n14727_s0  (
	.I0(\core/n14638_4 ),
	.I1(\core/n14538_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14727_3 )
);
MUX2_LUT5 \core/n14728_s0  (
	.I0(\core/n14640_4 ),
	.I1(\core/n14540_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14728_3 )
);
MUX2_LUT5 \core/n14729_s0  (
	.I0(\core/n14642_4 ),
	.I1(\core/n14542_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14729_3 )
);
MUX2_LUT5 \core/n14730_s0  (
	.I0(\core/n14644_4 ),
	.I1(\core/n14544_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14730_3 )
);
MUX2_LUT5 \core/n14731_s0  (
	.I0(\core/n14646_4 ),
	.I1(\core/n14546_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14731_3 )
);
MUX2_LUT5 \core/n14732_s0  (
	.I0(\core/n14648_4 ),
	.I1(\core/n14548_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14732_3 )
);
MUX2_LUT5 \core/n14733_s0  (
	.I0(\core/n14650_4 ),
	.I1(\core/n14550_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14733_3 )
);
MUX2_LUT5 \core/n14734_s0  (
	.I0(\core/n14652_4 ),
	.I1(\core/n14552_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14734_3 )
);
MUX2_LUT5 \core/n14735_s0  (
	.I0(\core/n14654_4 ),
	.I1(\core/n14554_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14735_3 )
);
MUX2_LUT5 \core/n14736_s0  (
	.I0(\core/n14656_4 ),
	.I1(\core/n14556_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14736_3 )
);
MUX2_LUT5 \core/n14737_s0  (
	.I0(\core/n14658_4 ),
	.I1(\core/n14558_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14737_3 )
);
MUX2_LUT5 \core/n14738_s0  (
	.I0(\core/n14660_4 ),
	.I1(\core/n14560_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14738_3 )
);
MUX2_LUT5 \core/n14739_s0  (
	.I0(\core/n14662_4 ),
	.I1(\core/n14562_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14739_3 )
);
MUX2_LUT5 \core/n14740_s0  (
	.I0(\core/n14664_4 ),
	.I1(\core/n14564_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14740_3 )
);
MUX2_LUT5 \core/n14741_s0  (
	.I0(\core/n14666_4 ),
	.I1(\core/n14566_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14741_3 )
);
MUX2_LUT5 \core/n14742_s0  (
	.I0(\core/n14668_4 ),
	.I1(\core/n14568_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14742_3 )
);
MUX2_LUT5 \core/n14743_s0  (
	.I0(\core/n14670_4 ),
	.I1(\core/n14570_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14743_3 )
);
MUX2_LUT5 \core/n14744_s0  (
	.I0(\core/n14672_4 ),
	.I1(\core/n14572_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14744_3 )
);
MUX2_LUT5 \core/n14745_s0  (
	.I0(\core/n14674_4 ),
	.I1(\core/n14574_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14745_3 )
);
MUX2_LUT5 \core/n14746_s0  (
	.I0(\core/n14676_4 ),
	.I1(\core/n14576_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14746_3 )
);
MUX2_LUT5 \core/n14747_s0  (
	.I0(\core/n14678_4 ),
	.I1(\core/n14578_4 ),
	.S0(\core/n14520_24 ),
	.O(\core/n14747_3 )
);
MUX2_LUT5 \core/n11918_s133  (
	.I0(\core/n11918_175 ),
	.I1(\core/n11918_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_141 )
);
MUX2_LUT5 \core/n11918_s134  (
	.I0(\core/n11918_124 ),
	.I1(\core/n11918_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_143 )
);
MUX2_LUT5 \core/n11918_s135  (
	.I0(\core/n11918_126 ),
	.I1(\core/n11918_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_145 )
);
MUX2_LUT5 \core/n11918_s136  (
	.I0(\core/n11918_128 ),
	.I1(\core/n11918_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_147 )
);
MUX2_LUT5 \core/n11918_s137  (
	.I0(\core/n11918_130 ),
	.I1(\core/n11918_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_149 )
);
MUX2_LUT5 \core/n11918_s138  (
	.I0(\core/n11918_132 ),
	.I1(\core/n11918_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_151 )
);
MUX2_LUT5 \core/n11918_s139  (
	.I0(\core/n11918_134 ),
	.I1(\core/n11918_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_153 )
);
MUX2_LUT5 \core/n11918_s140  (
	.I0(\core/n11918_136 ),
	.I1(\core/n11918_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_155 )
);
MUX2_LUT5 \core/n11918_s117  (
	.I0(\core/n11918_138 ),
	.I1(\core/n11918_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11918_157 )
);
MUX2_LUT5 \core/n11919_s133  (
	.I0(\core/n11919_175 ),
	.I1(\core/n11919_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_141 )
);
MUX2_LUT5 \core/n11919_s134  (
	.I0(\core/n11919_124 ),
	.I1(\core/n11919_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_143 )
);
MUX2_LUT5 \core/n11919_s135  (
	.I0(\core/n11919_126 ),
	.I1(\core/n11919_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_145 )
);
MUX2_LUT5 \core/n11919_s136  (
	.I0(\core/n11919_128 ),
	.I1(\core/n11919_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_147 )
);
MUX2_LUT5 \core/n11919_s137  (
	.I0(\core/n11919_130 ),
	.I1(\core/n11919_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_149 )
);
MUX2_LUT5 \core/n11919_s138  (
	.I0(\core/n11919_132 ),
	.I1(\core/n11919_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_151 )
);
MUX2_LUT5 \core/n11919_s139  (
	.I0(\core/n11919_134 ),
	.I1(\core/n11919_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_153 )
);
MUX2_LUT5 \core/n11919_s140  (
	.I0(\core/n11919_136 ),
	.I1(\core/n11919_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_155 )
);
MUX2_LUT5 \core/n11919_s117  (
	.I0(\core/n11919_138 ),
	.I1(\core/n11919_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11919_157 )
);
MUX2_LUT5 \core/n11920_s133  (
	.I0(\core/n11920_175 ),
	.I1(\core/n11920_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_141 )
);
MUX2_LUT5 \core/n11920_s134  (
	.I0(\core/n11920_124 ),
	.I1(\core/n11920_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_143 )
);
MUX2_LUT5 \core/n11920_s135  (
	.I0(\core/n11920_126 ),
	.I1(\core/n11920_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_145 )
);
MUX2_LUT5 \core/n11920_s136  (
	.I0(\core/n11920_128 ),
	.I1(\core/n11920_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_147 )
);
MUX2_LUT5 \core/n11920_s137  (
	.I0(\core/n11920_130 ),
	.I1(\core/n11920_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_149 )
);
MUX2_LUT5 \core/n11920_s138  (
	.I0(\core/n11920_132 ),
	.I1(\core/n11920_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_151 )
);
MUX2_LUT5 \core/n11920_s139  (
	.I0(\core/n11920_134 ),
	.I1(\core/n11920_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_153 )
);
MUX2_LUT5 \core/n11920_s140  (
	.I0(\core/n11920_136 ),
	.I1(\core/n11920_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_155 )
);
MUX2_LUT5 \core/n11920_s117  (
	.I0(\core/n11920_138 ),
	.I1(\core/n11920_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11920_157 )
);
MUX2_LUT5 \core/n11921_s133  (
	.I0(\core/n11921_175 ),
	.I1(\core/n11921_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_141 )
);
MUX2_LUT5 \core/n11921_s134  (
	.I0(\core/n11921_124 ),
	.I1(\core/n11921_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_143 )
);
MUX2_LUT5 \core/n11921_s135  (
	.I0(\core/n11921_126 ),
	.I1(\core/n11921_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_145 )
);
MUX2_LUT5 \core/n11921_s136  (
	.I0(\core/n11921_128 ),
	.I1(\core/n11921_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_147 )
);
MUX2_LUT5 \core/n11921_s137  (
	.I0(\core/n11921_130 ),
	.I1(\core/n11921_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_149 )
);
MUX2_LUT5 \core/n11921_s138  (
	.I0(\core/n11921_132 ),
	.I1(\core/n11921_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_151 )
);
MUX2_LUT5 \core/n11921_s139  (
	.I0(\core/n11921_134 ),
	.I1(\core/n11921_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_153 )
);
MUX2_LUT5 \core/n11921_s140  (
	.I0(\core/n11921_136 ),
	.I1(\core/n11921_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_155 )
);
MUX2_LUT5 \core/n11921_s117  (
	.I0(\core/n11921_138 ),
	.I1(\core/n11921_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11921_157 )
);
MUX2_LUT5 \core/n11922_s133  (
	.I0(\core/n11922_175 ),
	.I1(\core/n11922_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_141 )
);
MUX2_LUT5 \core/n11922_s134  (
	.I0(\core/n11922_124 ),
	.I1(\core/n11922_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_143 )
);
MUX2_LUT5 \core/n11922_s135  (
	.I0(\core/n11922_126 ),
	.I1(\core/n11922_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_145 )
);
MUX2_LUT5 \core/n11922_s136  (
	.I0(\core/n11922_128 ),
	.I1(\core/n11922_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_147 )
);
MUX2_LUT5 \core/n11922_s137  (
	.I0(\core/n11922_130 ),
	.I1(\core/n11922_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_149 )
);
MUX2_LUT5 \core/n11922_s138  (
	.I0(\core/n11922_132 ),
	.I1(\core/n11922_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_151 )
);
MUX2_LUT5 \core/n11922_s139  (
	.I0(\core/n11922_134 ),
	.I1(\core/n11922_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_153 )
);
MUX2_LUT5 \core/n11922_s140  (
	.I0(\core/n11922_136 ),
	.I1(\core/n11922_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_155 )
);
MUX2_LUT5 \core/n11922_s117  (
	.I0(\core/n11922_138 ),
	.I1(\core/n11922_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11922_157 )
);
MUX2_LUT5 \core/n11923_s133  (
	.I0(\core/n11923_175 ),
	.I1(\core/n11923_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_141 )
);
MUX2_LUT5 \core/n11923_s134  (
	.I0(\core/n11923_124 ),
	.I1(\core/n11923_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_143 )
);
MUX2_LUT5 \core/n11923_s135  (
	.I0(\core/n11923_126 ),
	.I1(\core/n11923_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_145 )
);
MUX2_LUT5 \core/n11923_s136  (
	.I0(\core/n11923_128 ),
	.I1(\core/n11923_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_147 )
);
MUX2_LUT5 \core/n11923_s137  (
	.I0(\core/n11923_130 ),
	.I1(\core/n11923_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_149 )
);
MUX2_LUT5 \core/n11923_s138  (
	.I0(\core/n11923_132 ),
	.I1(\core/n11923_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_151 )
);
MUX2_LUT5 \core/n11923_s139  (
	.I0(\core/n11923_134 ),
	.I1(\core/n11923_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_153 )
);
MUX2_LUT5 \core/n11923_s140  (
	.I0(\core/n11923_136 ),
	.I1(\core/n11923_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_155 )
);
MUX2_LUT5 \core/n11923_s117  (
	.I0(\core/n11923_138 ),
	.I1(\core/n11923_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11923_157 )
);
MUX2_LUT5 \core/n11924_s133  (
	.I0(\core/n11924_175 ),
	.I1(\core/n11924_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_141 )
);
MUX2_LUT5 \core/n11924_s134  (
	.I0(\core/n11924_124 ),
	.I1(\core/n11924_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_143 )
);
MUX2_LUT5 \core/n11924_s135  (
	.I0(\core/n11924_126 ),
	.I1(\core/n11924_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_145 )
);
MUX2_LUT5 \core/n11924_s136  (
	.I0(\core/n11924_128 ),
	.I1(\core/n11924_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_147 )
);
MUX2_LUT5 \core/n11924_s137  (
	.I0(\core/n11924_130 ),
	.I1(\core/n11924_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_149 )
);
MUX2_LUT5 \core/n11924_s138  (
	.I0(\core/n11924_132 ),
	.I1(\core/n11924_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_151 )
);
MUX2_LUT5 \core/n11924_s139  (
	.I0(\core/n11924_134 ),
	.I1(\core/n11924_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_153 )
);
MUX2_LUT5 \core/n11924_s140  (
	.I0(\core/n11924_136 ),
	.I1(\core/n11924_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_155 )
);
MUX2_LUT5 \core/n11924_s117  (
	.I0(\core/n11924_138 ),
	.I1(\core/n11924_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11924_157 )
);
MUX2_LUT5 \core/n11925_s133  (
	.I0(\core/n11925_175 ),
	.I1(\core/n11925_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_141 )
);
MUX2_LUT5 \core/n11925_s134  (
	.I0(\core/n11925_124 ),
	.I1(\core/n11925_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_143 )
);
MUX2_LUT5 \core/n11925_s135  (
	.I0(\core/n11925_126 ),
	.I1(\core/n11925_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_145 )
);
MUX2_LUT5 \core/n11925_s136  (
	.I0(\core/n11925_128 ),
	.I1(\core/n11925_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_147 )
);
MUX2_LUT5 \core/n11925_s137  (
	.I0(\core/n11925_130 ),
	.I1(\core/n11925_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_149 )
);
MUX2_LUT5 \core/n11925_s138  (
	.I0(\core/n11925_132 ),
	.I1(\core/n11925_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_151 )
);
MUX2_LUT5 \core/n11925_s139  (
	.I0(\core/n11925_134 ),
	.I1(\core/n11925_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_153 )
);
MUX2_LUT5 \core/n11925_s140  (
	.I0(\core/n11925_136 ),
	.I1(\core/n11925_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_155 )
);
MUX2_LUT5 \core/n11925_s117  (
	.I0(\core/n11925_138 ),
	.I1(\core/n11925_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11925_157 )
);
MUX2_LUT5 \core/n11926_s133  (
	.I0(\core/n11926_175 ),
	.I1(\core/n11926_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_141 )
);
MUX2_LUT5 \core/n11926_s134  (
	.I0(\core/n11926_124 ),
	.I1(\core/n11926_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_143 )
);
MUX2_LUT5 \core/n11926_s135  (
	.I0(\core/n11926_126 ),
	.I1(\core/n11926_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_145 )
);
MUX2_LUT5 \core/n11926_s136  (
	.I0(\core/n11926_128 ),
	.I1(\core/n11926_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_147 )
);
MUX2_LUT5 \core/n11926_s137  (
	.I0(\core/n11926_130 ),
	.I1(\core/n11926_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_149 )
);
MUX2_LUT5 \core/n11926_s138  (
	.I0(\core/n11926_132 ),
	.I1(\core/n11926_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_151 )
);
MUX2_LUT5 \core/n11926_s139  (
	.I0(\core/n11926_134 ),
	.I1(\core/n11926_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_153 )
);
MUX2_LUT5 \core/n11926_s140  (
	.I0(\core/n11926_136 ),
	.I1(\core/n11926_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_155 )
);
MUX2_LUT5 \core/n11926_s117  (
	.I0(\core/n11926_138 ),
	.I1(\core/n11926_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11926_157 )
);
MUX2_LUT5 \core/n11927_s133  (
	.I0(\core/n11927_175 ),
	.I1(\core/n11927_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_141 )
);
MUX2_LUT5 \core/n11927_s134  (
	.I0(\core/n11927_124 ),
	.I1(\core/n11927_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_143 )
);
MUX2_LUT5 \core/n11927_s135  (
	.I0(\core/n11927_126 ),
	.I1(\core/n11927_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_145 )
);
MUX2_LUT5 \core/n11927_s136  (
	.I0(\core/n11927_128 ),
	.I1(\core/n11927_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_147 )
);
MUX2_LUT5 \core/n11927_s137  (
	.I0(\core/n11927_130 ),
	.I1(\core/n11927_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_149 )
);
MUX2_LUT5 \core/n11927_s138  (
	.I0(\core/n11927_132 ),
	.I1(\core/n11927_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_151 )
);
MUX2_LUT5 \core/n11927_s139  (
	.I0(\core/n11927_134 ),
	.I1(\core/n11927_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_153 )
);
MUX2_LUT5 \core/n11927_s140  (
	.I0(\core/n11927_136 ),
	.I1(\core/n11927_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_155 )
);
MUX2_LUT5 \core/n11927_s117  (
	.I0(\core/n11927_138 ),
	.I1(\core/n11927_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11927_157 )
);
MUX2_LUT5 \core/n11928_s133  (
	.I0(\core/n11928_175 ),
	.I1(\core/n11928_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_141 )
);
MUX2_LUT5 \core/n11928_s134  (
	.I0(\core/n11928_124 ),
	.I1(\core/n11928_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_143 )
);
MUX2_LUT5 \core/n11928_s135  (
	.I0(\core/n11928_126 ),
	.I1(\core/n11928_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_145 )
);
MUX2_LUT5 \core/n11928_s136  (
	.I0(\core/n11928_128 ),
	.I1(\core/n11928_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_147 )
);
MUX2_LUT5 \core/n11928_s137  (
	.I0(\core/n11928_130 ),
	.I1(\core/n11928_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_149 )
);
MUX2_LUT5 \core/n11928_s138  (
	.I0(\core/n11928_132 ),
	.I1(\core/n11928_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_151 )
);
MUX2_LUT5 \core/n11928_s139  (
	.I0(\core/n11928_134 ),
	.I1(\core/n11928_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_153 )
);
MUX2_LUT5 \core/n11928_s140  (
	.I0(\core/n11928_136 ),
	.I1(\core/n11928_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_155 )
);
MUX2_LUT5 \core/n11928_s117  (
	.I0(\core/n11928_138 ),
	.I1(\core/n11928_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11928_157 )
);
MUX2_LUT5 \core/n11929_s133  (
	.I0(\core/n11929_175 ),
	.I1(\core/n11929_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_141 )
);
MUX2_LUT5 \core/n11929_s134  (
	.I0(\core/n11929_124 ),
	.I1(\core/n11929_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_143 )
);
MUX2_LUT5 \core/n11929_s135  (
	.I0(\core/n11929_126 ),
	.I1(\core/n11929_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_145 )
);
MUX2_LUT5 \core/n11929_s136  (
	.I0(\core/n11929_128 ),
	.I1(\core/n11929_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_147 )
);
MUX2_LUT5 \core/n11929_s137  (
	.I0(\core/n11929_130 ),
	.I1(\core/n11929_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_149 )
);
MUX2_LUT5 \core/n11929_s138  (
	.I0(\core/n11929_132 ),
	.I1(\core/n11929_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_151 )
);
MUX2_LUT5 \core/n11929_s139  (
	.I0(\core/n11929_134 ),
	.I1(\core/n11929_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_153 )
);
MUX2_LUT5 \core/n11929_s140  (
	.I0(\core/n11929_136 ),
	.I1(\core/n11929_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_155 )
);
MUX2_LUT5 \core/n11929_s117  (
	.I0(\core/n11929_138 ),
	.I1(\core/n11929_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11929_157 )
);
MUX2_LUT5 \core/n11930_s133  (
	.I0(\core/n11930_175 ),
	.I1(\core/n11930_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_141 )
);
MUX2_LUT5 \core/n11930_s134  (
	.I0(\core/n11930_124 ),
	.I1(\core/n11930_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_143 )
);
MUX2_LUT5 \core/n11930_s135  (
	.I0(\core/n11930_126 ),
	.I1(\core/n11930_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_145 )
);
MUX2_LUT5 \core/n11930_s136  (
	.I0(\core/n11930_128 ),
	.I1(\core/n11930_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_147 )
);
MUX2_LUT5 \core/n11930_s137  (
	.I0(\core/n11930_130 ),
	.I1(\core/n11930_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_149 )
);
MUX2_LUT5 \core/n11930_s138  (
	.I0(\core/n11930_132 ),
	.I1(\core/n11930_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_151 )
);
MUX2_LUT5 \core/n11930_s139  (
	.I0(\core/n11930_134 ),
	.I1(\core/n11930_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_153 )
);
MUX2_LUT5 \core/n11930_s140  (
	.I0(\core/n11930_136 ),
	.I1(\core/n11930_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_155 )
);
MUX2_LUT5 \core/n11930_s117  (
	.I0(\core/n11930_138 ),
	.I1(\core/n11930_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11930_157 )
);
MUX2_LUT5 \core/n11931_s133  (
	.I0(\core/n11931_175 ),
	.I1(\core/n11931_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_141 )
);
MUX2_LUT5 \core/n11931_s134  (
	.I0(\core/n11931_124 ),
	.I1(\core/n11931_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_143 )
);
MUX2_LUT5 \core/n11931_s135  (
	.I0(\core/n11931_126 ),
	.I1(\core/n11931_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_145 )
);
MUX2_LUT5 \core/n11931_s136  (
	.I0(\core/n11931_128 ),
	.I1(\core/n11931_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_147 )
);
MUX2_LUT5 \core/n11931_s137  (
	.I0(\core/n11931_130 ),
	.I1(\core/n11931_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_149 )
);
MUX2_LUT5 \core/n11931_s138  (
	.I0(\core/n11931_132 ),
	.I1(\core/n11931_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_151 )
);
MUX2_LUT5 \core/n11931_s139  (
	.I0(\core/n11931_134 ),
	.I1(\core/n11931_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_153 )
);
MUX2_LUT5 \core/n11931_s140  (
	.I0(\core/n11931_136 ),
	.I1(\core/n11931_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_155 )
);
MUX2_LUT5 \core/n11931_s117  (
	.I0(\core/n11931_138 ),
	.I1(\core/n11931_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11931_157 )
);
MUX2_LUT5 \core/n11932_s133  (
	.I0(\core/n11932_175 ),
	.I1(\core/n11932_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_141 )
);
MUX2_LUT5 \core/n11932_s134  (
	.I0(\core/n11932_124 ),
	.I1(\core/n11932_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_143 )
);
MUX2_LUT5 \core/n11932_s135  (
	.I0(\core/n11932_126 ),
	.I1(\core/n11932_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_145 )
);
MUX2_LUT5 \core/n11932_s136  (
	.I0(\core/n11932_128 ),
	.I1(\core/n11932_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_147 )
);
MUX2_LUT5 \core/n11932_s137  (
	.I0(\core/n11932_130 ),
	.I1(\core/n11932_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_149 )
);
MUX2_LUT5 \core/n11932_s138  (
	.I0(\core/n11932_132 ),
	.I1(\core/n11932_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_151 )
);
MUX2_LUT5 \core/n11932_s139  (
	.I0(\core/n11932_134 ),
	.I1(\core/n11932_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_153 )
);
MUX2_LUT5 \core/n11932_s140  (
	.I0(\core/n11932_136 ),
	.I1(\core/n11932_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_155 )
);
MUX2_LUT5 \core/n11932_s117  (
	.I0(\core/n11932_138 ),
	.I1(\core/n11932_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11932_157 )
);
MUX2_LUT5 \core/n11933_s133  (
	.I0(\core/n11933_175 ),
	.I1(\core/n11933_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_141 )
);
MUX2_LUT5 \core/n11933_s134  (
	.I0(\core/n11933_124 ),
	.I1(\core/n11933_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_143 )
);
MUX2_LUT5 \core/n11933_s135  (
	.I0(\core/n11933_126 ),
	.I1(\core/n11933_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_145 )
);
MUX2_LUT5 \core/n11933_s136  (
	.I0(\core/n11933_128 ),
	.I1(\core/n11933_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_147 )
);
MUX2_LUT5 \core/n11933_s137  (
	.I0(\core/n11933_130 ),
	.I1(\core/n11933_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_149 )
);
MUX2_LUT5 \core/n11933_s138  (
	.I0(\core/n11933_132 ),
	.I1(\core/n11933_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_151 )
);
MUX2_LUT5 \core/n11933_s139  (
	.I0(\core/n11933_134 ),
	.I1(\core/n11933_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_153 )
);
MUX2_LUT5 \core/n11933_s140  (
	.I0(\core/n11933_136 ),
	.I1(\core/n11933_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_155 )
);
MUX2_LUT5 \core/n11933_s117  (
	.I0(\core/n11933_138 ),
	.I1(\core/n11933_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11933_157 )
);
MUX2_LUT5 \core/n11934_s133  (
	.I0(\core/n11934_175 ),
	.I1(\core/n11934_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_141 )
);
MUX2_LUT5 \core/n11934_s134  (
	.I0(\core/n11934_124 ),
	.I1(\core/n11934_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_143 )
);
MUX2_LUT5 \core/n11934_s135  (
	.I0(\core/n11934_126 ),
	.I1(\core/n11934_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_145 )
);
MUX2_LUT5 \core/n11934_s136  (
	.I0(\core/n11934_128 ),
	.I1(\core/n11934_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_147 )
);
MUX2_LUT5 \core/n11934_s137  (
	.I0(\core/n11934_130 ),
	.I1(\core/n11934_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_149 )
);
MUX2_LUT5 \core/n11934_s138  (
	.I0(\core/n11934_132 ),
	.I1(\core/n11934_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_151 )
);
MUX2_LUT5 \core/n11934_s139  (
	.I0(\core/n11934_134 ),
	.I1(\core/n11934_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_153 )
);
MUX2_LUT5 \core/n11934_s140  (
	.I0(\core/n11934_136 ),
	.I1(\core/n11934_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_155 )
);
MUX2_LUT5 \core/n11934_s117  (
	.I0(\core/n11934_138 ),
	.I1(\core/n11934_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11934_157 )
);
MUX2_LUT5 \core/n11935_s133  (
	.I0(\core/n11935_175 ),
	.I1(\core/n11935_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_141 )
);
MUX2_LUT5 \core/n11935_s134  (
	.I0(\core/n11935_124 ),
	.I1(\core/n11935_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_143 )
);
MUX2_LUT5 \core/n11935_s135  (
	.I0(\core/n11935_126 ),
	.I1(\core/n11935_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_145 )
);
MUX2_LUT5 \core/n11935_s136  (
	.I0(\core/n11935_128 ),
	.I1(\core/n11935_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_147 )
);
MUX2_LUT5 \core/n11935_s137  (
	.I0(\core/n11935_130 ),
	.I1(\core/n11935_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_149 )
);
MUX2_LUT5 \core/n11935_s138  (
	.I0(\core/n11935_132 ),
	.I1(\core/n11935_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_151 )
);
MUX2_LUT5 \core/n11935_s139  (
	.I0(\core/n11935_134 ),
	.I1(\core/n11935_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_153 )
);
MUX2_LUT5 \core/n11935_s140  (
	.I0(\core/n11935_136 ),
	.I1(\core/n11935_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_155 )
);
MUX2_LUT5 \core/n11935_s117  (
	.I0(\core/n11935_138 ),
	.I1(\core/n11935_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11935_157 )
);
MUX2_LUT5 \core/n11936_s133  (
	.I0(\core/n11936_175 ),
	.I1(\core/n11936_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_141 )
);
MUX2_LUT5 \core/n11936_s134  (
	.I0(\core/n11936_124 ),
	.I1(\core/n11936_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_143 )
);
MUX2_LUT5 \core/n11936_s135  (
	.I0(\core/n11936_126 ),
	.I1(\core/n11936_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_145 )
);
MUX2_LUT5 \core/n11936_s136  (
	.I0(\core/n11936_128 ),
	.I1(\core/n11936_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_147 )
);
MUX2_LUT5 \core/n11936_s137  (
	.I0(\core/n11936_130 ),
	.I1(\core/n11936_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_149 )
);
MUX2_LUT5 \core/n11936_s138  (
	.I0(\core/n11936_132 ),
	.I1(\core/n11936_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_151 )
);
MUX2_LUT5 \core/n11936_s139  (
	.I0(\core/n11936_134 ),
	.I1(\core/n11936_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_153 )
);
MUX2_LUT5 \core/n11936_s140  (
	.I0(\core/n11936_136 ),
	.I1(\core/n11936_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_155 )
);
MUX2_LUT5 \core/n11936_s117  (
	.I0(\core/n11936_138 ),
	.I1(\core/n11936_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11936_157 )
);
MUX2_LUT5 \core/n11937_s133  (
	.I0(\core/n11937_175 ),
	.I1(\core/n11937_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_141 )
);
MUX2_LUT5 \core/n11937_s134  (
	.I0(\core/n11937_124 ),
	.I1(\core/n11937_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_143 )
);
MUX2_LUT5 \core/n11937_s135  (
	.I0(\core/n11937_126 ),
	.I1(\core/n11937_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_145 )
);
MUX2_LUT5 \core/n11937_s136  (
	.I0(\core/n11937_128 ),
	.I1(\core/n11937_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_147 )
);
MUX2_LUT5 \core/n11937_s137  (
	.I0(\core/n11937_130 ),
	.I1(\core/n11937_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_149 )
);
MUX2_LUT5 \core/n11937_s138  (
	.I0(\core/n11937_132 ),
	.I1(\core/n11937_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_151 )
);
MUX2_LUT5 \core/n11937_s139  (
	.I0(\core/n11937_134 ),
	.I1(\core/n11937_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_153 )
);
MUX2_LUT5 \core/n11937_s140  (
	.I0(\core/n11937_136 ),
	.I1(\core/n11937_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_155 )
);
MUX2_LUT5 \core/n11937_s117  (
	.I0(\core/n11937_138 ),
	.I1(\core/n11937_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11937_157 )
);
MUX2_LUT5 \core/n11938_s133  (
	.I0(\core/n11938_175 ),
	.I1(\core/n11938_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_141 )
);
MUX2_LUT5 \core/n11938_s134  (
	.I0(\core/n11938_124 ),
	.I1(\core/n11938_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_143 )
);
MUX2_LUT5 \core/n11938_s135  (
	.I0(\core/n11938_126 ),
	.I1(\core/n11938_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_145 )
);
MUX2_LUT5 \core/n11938_s136  (
	.I0(\core/n11938_128 ),
	.I1(\core/n11938_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_147 )
);
MUX2_LUT5 \core/n11938_s137  (
	.I0(\core/n11938_130 ),
	.I1(\core/n11938_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_149 )
);
MUX2_LUT5 \core/n11938_s138  (
	.I0(\core/n11938_132 ),
	.I1(\core/n11938_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_151 )
);
MUX2_LUT5 \core/n11938_s139  (
	.I0(\core/n11938_134 ),
	.I1(\core/n11938_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_153 )
);
MUX2_LUT5 \core/n11938_s140  (
	.I0(\core/n11938_136 ),
	.I1(\core/n11938_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_155 )
);
MUX2_LUT5 \core/n11938_s117  (
	.I0(\core/n11938_138 ),
	.I1(\core/n11938_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11938_157 )
);
MUX2_LUT5 \core/n11939_s133  (
	.I0(\core/n11939_175 ),
	.I1(\core/n11939_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_141 )
);
MUX2_LUT5 \core/n11939_s134  (
	.I0(\core/n11939_124 ),
	.I1(\core/n11939_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_143 )
);
MUX2_LUT5 \core/n11939_s135  (
	.I0(\core/n11939_126 ),
	.I1(\core/n11939_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_145 )
);
MUX2_LUT5 \core/n11939_s136  (
	.I0(\core/n11939_128 ),
	.I1(\core/n11939_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_147 )
);
MUX2_LUT5 \core/n11939_s137  (
	.I0(\core/n11939_130 ),
	.I1(\core/n11939_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_149 )
);
MUX2_LUT5 \core/n11939_s138  (
	.I0(\core/n11939_132 ),
	.I1(\core/n11939_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_151 )
);
MUX2_LUT5 \core/n11939_s139  (
	.I0(\core/n11939_134 ),
	.I1(\core/n11939_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_153 )
);
MUX2_LUT5 \core/n11939_s140  (
	.I0(\core/n11939_136 ),
	.I1(\core/n11939_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_155 )
);
MUX2_LUT5 \core/n11939_s117  (
	.I0(\core/n11939_138 ),
	.I1(\core/n11939_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11939_157 )
);
MUX2_LUT5 \core/n11940_s133  (
	.I0(\core/n11940_175 ),
	.I1(\core/n11940_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_141 )
);
MUX2_LUT5 \core/n11940_s134  (
	.I0(\core/n11940_124 ),
	.I1(\core/n11940_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_143 )
);
MUX2_LUT5 \core/n11940_s135  (
	.I0(\core/n11940_126 ),
	.I1(\core/n11940_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_145 )
);
MUX2_LUT5 \core/n11940_s136  (
	.I0(\core/n11940_128 ),
	.I1(\core/n11940_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_147 )
);
MUX2_LUT5 \core/n11940_s137  (
	.I0(\core/n11940_130 ),
	.I1(\core/n11940_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_149 )
);
MUX2_LUT5 \core/n11940_s138  (
	.I0(\core/n11940_132 ),
	.I1(\core/n11940_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_151 )
);
MUX2_LUT5 \core/n11940_s139  (
	.I0(\core/n11940_134 ),
	.I1(\core/n11940_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_153 )
);
MUX2_LUT5 \core/n11940_s140  (
	.I0(\core/n11940_136 ),
	.I1(\core/n11940_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_155 )
);
MUX2_LUT5 \core/n11940_s117  (
	.I0(\core/n11940_138 ),
	.I1(\core/n11940_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11940_157 )
);
MUX2_LUT5 \core/n11941_s133  (
	.I0(\core/n11941_175 ),
	.I1(\core/n11941_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_141 )
);
MUX2_LUT5 \core/n11941_s134  (
	.I0(\core/n11941_124 ),
	.I1(\core/n11941_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_143 )
);
MUX2_LUT5 \core/n11941_s135  (
	.I0(\core/n11941_126 ),
	.I1(\core/n11941_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_145 )
);
MUX2_LUT5 \core/n11941_s136  (
	.I0(\core/n11941_128 ),
	.I1(\core/n11941_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_147 )
);
MUX2_LUT5 \core/n11941_s137  (
	.I0(\core/n11941_130 ),
	.I1(\core/n11941_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_149 )
);
MUX2_LUT5 \core/n11941_s138  (
	.I0(\core/n11941_132 ),
	.I1(\core/n11941_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_151 )
);
MUX2_LUT5 \core/n11941_s139  (
	.I0(\core/n11941_134 ),
	.I1(\core/n11941_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_153 )
);
MUX2_LUT5 \core/n11941_s140  (
	.I0(\core/n11941_136 ),
	.I1(\core/n11941_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_155 )
);
MUX2_LUT5 \core/n11941_s117  (
	.I0(\core/n11941_138 ),
	.I1(\core/n11941_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11941_157 )
);
MUX2_LUT5 \core/n11942_s133  (
	.I0(\core/n11942_175 ),
	.I1(\core/n11942_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_141 )
);
MUX2_LUT5 \core/n11942_s134  (
	.I0(\core/n11942_124 ),
	.I1(\core/n11942_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_143 )
);
MUX2_LUT5 \core/n11942_s135  (
	.I0(\core/n11942_126 ),
	.I1(\core/n11942_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_145 )
);
MUX2_LUT5 \core/n11942_s136  (
	.I0(\core/n11942_128 ),
	.I1(\core/n11942_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_147 )
);
MUX2_LUT5 \core/n11942_s137  (
	.I0(\core/n11942_130 ),
	.I1(\core/n11942_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_149 )
);
MUX2_LUT5 \core/n11942_s138  (
	.I0(\core/n11942_132 ),
	.I1(\core/n11942_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_151 )
);
MUX2_LUT5 \core/n11942_s139  (
	.I0(\core/n11942_134 ),
	.I1(\core/n11942_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_153 )
);
MUX2_LUT5 \core/n11942_s140  (
	.I0(\core/n11942_136 ),
	.I1(\core/n11942_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_155 )
);
MUX2_LUT5 \core/n11942_s117  (
	.I0(\core/n11942_138 ),
	.I1(\core/n11942_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11942_157 )
);
MUX2_LUT5 \core/n11943_s133  (
	.I0(\core/n11943_175 ),
	.I1(\core/n11943_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_141 )
);
MUX2_LUT5 \core/n11943_s134  (
	.I0(\core/n11943_124 ),
	.I1(\core/n11943_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_143 )
);
MUX2_LUT5 \core/n11943_s135  (
	.I0(\core/n11943_126 ),
	.I1(\core/n11943_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_145 )
);
MUX2_LUT5 \core/n11943_s136  (
	.I0(\core/n11943_128 ),
	.I1(\core/n11943_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_147 )
);
MUX2_LUT5 \core/n11943_s137  (
	.I0(\core/n11943_130 ),
	.I1(\core/n11943_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_149 )
);
MUX2_LUT5 \core/n11943_s138  (
	.I0(\core/n11943_132 ),
	.I1(\core/n11943_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_151 )
);
MUX2_LUT5 \core/n11943_s139  (
	.I0(\core/n11943_134 ),
	.I1(\core/n11943_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_153 )
);
MUX2_LUT5 \core/n11943_s140  (
	.I0(\core/n11943_136 ),
	.I1(\core/n11943_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_155 )
);
MUX2_LUT5 \core/n11943_s117  (
	.I0(\core/n11943_138 ),
	.I1(\core/n11943_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11943_157 )
);
MUX2_LUT5 \core/n11944_s133  (
	.I0(\core/n11944_175 ),
	.I1(\core/n11944_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_141 )
);
MUX2_LUT5 \core/n11944_s134  (
	.I0(\core/n11944_124 ),
	.I1(\core/n11944_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_143 )
);
MUX2_LUT5 \core/n11944_s135  (
	.I0(\core/n11944_126 ),
	.I1(\core/n11944_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_145 )
);
MUX2_LUT5 \core/n11944_s136  (
	.I0(\core/n11944_128 ),
	.I1(\core/n11944_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_147 )
);
MUX2_LUT5 \core/n11944_s137  (
	.I0(\core/n11944_130 ),
	.I1(\core/n11944_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_149 )
);
MUX2_LUT5 \core/n11944_s138  (
	.I0(\core/n11944_132 ),
	.I1(\core/n11944_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_151 )
);
MUX2_LUT5 \core/n11944_s139  (
	.I0(\core/n11944_134 ),
	.I1(\core/n11944_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_153 )
);
MUX2_LUT5 \core/n11944_s140  (
	.I0(\core/n11944_136 ),
	.I1(\core/n11944_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_155 )
);
MUX2_LUT5 \core/n11944_s117  (
	.I0(\core/n11944_138 ),
	.I1(\core/n11944_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11944_157 )
);
MUX2_LUT5 \core/n11945_s133  (
	.I0(\core/n11945_175 ),
	.I1(\core/n11945_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_141 )
);
MUX2_LUT5 \core/n11945_s134  (
	.I0(\core/n11945_124 ),
	.I1(\core/n11945_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_143 )
);
MUX2_LUT5 \core/n11945_s135  (
	.I0(\core/n11945_126 ),
	.I1(\core/n11945_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_145 )
);
MUX2_LUT5 \core/n11945_s136  (
	.I0(\core/n11945_128 ),
	.I1(\core/n11945_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_147 )
);
MUX2_LUT5 \core/n11945_s137  (
	.I0(\core/n11945_130 ),
	.I1(\core/n11945_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_149 )
);
MUX2_LUT5 \core/n11945_s138  (
	.I0(\core/n11945_132 ),
	.I1(\core/n11945_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_151 )
);
MUX2_LUT5 \core/n11945_s139  (
	.I0(\core/n11945_134 ),
	.I1(\core/n11945_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_153 )
);
MUX2_LUT5 \core/n11945_s140  (
	.I0(\core/n11945_136 ),
	.I1(\core/n11945_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_155 )
);
MUX2_LUT5 \core/n11945_s117  (
	.I0(\core/n11945_138 ),
	.I1(\core/n11945_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11945_157 )
);
MUX2_LUT5 \core/n11946_s133  (
	.I0(\core/n11946_175 ),
	.I1(\core/n11946_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_141 )
);
MUX2_LUT5 \core/n11946_s134  (
	.I0(\core/n11946_124 ),
	.I1(\core/n11946_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_143 )
);
MUX2_LUT5 \core/n11946_s135  (
	.I0(\core/n11946_126 ),
	.I1(\core/n11946_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_145 )
);
MUX2_LUT5 \core/n11946_s136  (
	.I0(\core/n11946_128 ),
	.I1(\core/n11946_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_147 )
);
MUX2_LUT5 \core/n11946_s137  (
	.I0(\core/n11946_130 ),
	.I1(\core/n11946_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_149 )
);
MUX2_LUT5 \core/n11946_s138  (
	.I0(\core/n11946_132 ),
	.I1(\core/n11946_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_151 )
);
MUX2_LUT5 \core/n11946_s139  (
	.I0(\core/n11946_134 ),
	.I1(\core/n11946_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_153 )
);
MUX2_LUT5 \core/n11946_s140  (
	.I0(\core/n11946_136 ),
	.I1(\core/n11946_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_155 )
);
MUX2_LUT5 \core/n11946_s117  (
	.I0(\core/n11946_138 ),
	.I1(\core/n11946_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11946_157 )
);
MUX2_LUT5 \core/n11947_s133  (
	.I0(\core/n11947_175 ),
	.I1(\core/n11947_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_141 )
);
MUX2_LUT5 \core/n11947_s134  (
	.I0(\core/n11947_124 ),
	.I1(\core/n11947_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_143 )
);
MUX2_LUT5 \core/n11947_s135  (
	.I0(\core/n11947_126 ),
	.I1(\core/n11947_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_145 )
);
MUX2_LUT5 \core/n11947_s136  (
	.I0(\core/n11947_128 ),
	.I1(\core/n11947_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_147 )
);
MUX2_LUT5 \core/n11947_s137  (
	.I0(\core/n11947_130 ),
	.I1(\core/n11947_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_149 )
);
MUX2_LUT5 \core/n11947_s138  (
	.I0(\core/n11947_132 ),
	.I1(\core/n11947_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_151 )
);
MUX2_LUT5 \core/n11947_s139  (
	.I0(\core/n11947_134 ),
	.I1(\core/n11947_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_153 )
);
MUX2_LUT5 \core/n11947_s140  (
	.I0(\core/n11947_136 ),
	.I1(\core/n11947_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_155 )
);
MUX2_LUT5 \core/n11947_s117  (
	.I0(\core/n11947_138 ),
	.I1(\core/n11947_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11947_157 )
);
MUX2_LUT5 \core/n11948_s133  (
	.I0(\core/n11948_175 ),
	.I1(\core/n11948_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_141 )
);
MUX2_LUT5 \core/n11948_s134  (
	.I0(\core/n11948_124 ),
	.I1(\core/n11948_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_143 )
);
MUX2_LUT5 \core/n11948_s135  (
	.I0(\core/n11948_126 ),
	.I1(\core/n11948_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_145 )
);
MUX2_LUT5 \core/n11948_s136  (
	.I0(\core/n11948_128 ),
	.I1(\core/n11948_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_147 )
);
MUX2_LUT5 \core/n11948_s137  (
	.I0(\core/n11948_130 ),
	.I1(\core/n11948_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_149 )
);
MUX2_LUT5 \core/n11948_s138  (
	.I0(\core/n11948_132 ),
	.I1(\core/n11948_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_151 )
);
MUX2_LUT5 \core/n11948_s139  (
	.I0(\core/n11948_134 ),
	.I1(\core/n11948_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_153 )
);
MUX2_LUT5 \core/n11948_s140  (
	.I0(\core/n11948_136 ),
	.I1(\core/n11948_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_155 )
);
MUX2_LUT5 \core/n11948_s117  (
	.I0(\core/n11948_138 ),
	.I1(\core/n11948_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11948_157 )
);
MUX2_LUT5 \core/n11949_s133  (
	.I0(\core/n11949_175 ),
	.I1(\core/n11949_123 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_141 )
);
MUX2_LUT5 \core/n11949_s134  (
	.I0(\core/n11949_124 ),
	.I1(\core/n11949_125 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_143 )
);
MUX2_LUT5 \core/n11949_s135  (
	.I0(\core/n11949_126 ),
	.I1(\core/n11949_127 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_145 )
);
MUX2_LUT5 \core/n11949_s136  (
	.I0(\core/n11949_128 ),
	.I1(\core/n11949_129 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_147 )
);
MUX2_LUT5 \core/n11949_s137  (
	.I0(\core/n11949_130 ),
	.I1(\core/n11949_131 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_149 )
);
MUX2_LUT5 \core/n11949_s138  (
	.I0(\core/n11949_132 ),
	.I1(\core/n11949_133 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_151 )
);
MUX2_LUT5 \core/n11949_s139  (
	.I0(\core/n11949_134 ),
	.I1(\core/n11949_135 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_153 )
);
MUX2_LUT5 \core/n11949_s140  (
	.I0(\core/n11949_136 ),
	.I1(\core/n11949_137 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_155 )
);
MUX2_LUT5 \core/n11949_s117  (
	.I0(\core/n11949_138 ),
	.I1(\core/n11949_139 ),
	.S0(\core/decoded_rs [1]),
	.O(\core/n11949_157 )
);
MUX2_LUT6 \core/n11918_s129  (
	.I0(\core/n11918_141 ),
	.I1(\core/n11918_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_159 )
);
MUX2_LUT6 \core/n11918_s130  (
	.I0(\core/n11918_145 ),
	.I1(\core/n11918_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_161 )
);
MUX2_LUT6 \core/n11918_s131  (
	.I0(\core/n11918_149 ),
	.I1(\core/n11918_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_163 )
);
MUX2_LUT6 \core/n11918_s132  (
	.I0(\core/n11918_153 ),
	.I1(\core/n11918_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11918_165 )
);
MUX2_LUT6 \core/n11919_s129  (
	.I0(\core/n11919_141 ),
	.I1(\core/n11919_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_159 )
);
MUX2_LUT6 \core/n11919_s130  (
	.I0(\core/n11919_145 ),
	.I1(\core/n11919_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_161 )
);
MUX2_LUT6 \core/n11919_s131  (
	.I0(\core/n11919_149 ),
	.I1(\core/n11919_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_163 )
);
MUX2_LUT6 \core/n11919_s132  (
	.I0(\core/n11919_153 ),
	.I1(\core/n11919_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11919_165 )
);
MUX2_LUT6 \core/n11920_s129  (
	.I0(\core/n11920_141 ),
	.I1(\core/n11920_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_159 )
);
MUX2_LUT6 \core/n11920_s130  (
	.I0(\core/n11920_145 ),
	.I1(\core/n11920_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_161 )
);
MUX2_LUT6 \core/n11920_s131  (
	.I0(\core/n11920_149 ),
	.I1(\core/n11920_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_163 )
);
MUX2_LUT6 \core/n11920_s132  (
	.I0(\core/n11920_153 ),
	.I1(\core/n11920_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11920_165 )
);
MUX2_LUT6 \core/n11921_s129  (
	.I0(\core/n11921_141 ),
	.I1(\core/n11921_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_159 )
);
MUX2_LUT6 \core/n11921_s130  (
	.I0(\core/n11921_145 ),
	.I1(\core/n11921_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_161 )
);
MUX2_LUT6 \core/n11921_s131  (
	.I0(\core/n11921_149 ),
	.I1(\core/n11921_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_163 )
);
MUX2_LUT6 \core/n11921_s132  (
	.I0(\core/n11921_153 ),
	.I1(\core/n11921_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11921_165 )
);
MUX2_LUT6 \core/n11922_s129  (
	.I0(\core/n11922_141 ),
	.I1(\core/n11922_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_159 )
);
MUX2_LUT6 \core/n11922_s130  (
	.I0(\core/n11922_145 ),
	.I1(\core/n11922_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_161 )
);
MUX2_LUT6 \core/n11922_s131  (
	.I0(\core/n11922_149 ),
	.I1(\core/n11922_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_163 )
);
MUX2_LUT6 \core/n11922_s132  (
	.I0(\core/n11922_153 ),
	.I1(\core/n11922_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11922_165 )
);
MUX2_LUT6 \core/n11923_s129  (
	.I0(\core/n11923_141 ),
	.I1(\core/n11923_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_159 )
);
MUX2_LUT6 \core/n11923_s130  (
	.I0(\core/n11923_145 ),
	.I1(\core/n11923_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_161 )
);
MUX2_LUT6 \core/n11923_s131  (
	.I0(\core/n11923_149 ),
	.I1(\core/n11923_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_163 )
);
MUX2_LUT6 \core/n11923_s132  (
	.I0(\core/n11923_153 ),
	.I1(\core/n11923_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11923_165 )
);
MUX2_LUT6 \core/n11924_s129  (
	.I0(\core/n11924_141 ),
	.I1(\core/n11924_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_159 )
);
MUX2_LUT6 \core/n11924_s130  (
	.I0(\core/n11924_145 ),
	.I1(\core/n11924_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_161 )
);
MUX2_LUT6 \core/n11924_s131  (
	.I0(\core/n11924_149 ),
	.I1(\core/n11924_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_163 )
);
MUX2_LUT6 \core/n11924_s132  (
	.I0(\core/n11924_153 ),
	.I1(\core/n11924_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11924_165 )
);
MUX2_LUT6 \core/n11925_s129  (
	.I0(\core/n11925_141 ),
	.I1(\core/n11925_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_159 )
);
MUX2_LUT6 \core/n11925_s130  (
	.I0(\core/n11925_145 ),
	.I1(\core/n11925_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_161 )
);
MUX2_LUT6 \core/n11925_s131  (
	.I0(\core/n11925_149 ),
	.I1(\core/n11925_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_163 )
);
MUX2_LUT6 \core/n11925_s132  (
	.I0(\core/n11925_153 ),
	.I1(\core/n11925_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11925_165 )
);
MUX2_LUT6 \core/n11926_s129  (
	.I0(\core/n11926_141 ),
	.I1(\core/n11926_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_159 )
);
MUX2_LUT6 \core/n11926_s130  (
	.I0(\core/n11926_145 ),
	.I1(\core/n11926_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_161 )
);
MUX2_LUT6 \core/n11926_s131  (
	.I0(\core/n11926_149 ),
	.I1(\core/n11926_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_163 )
);
MUX2_LUT6 \core/n11926_s132  (
	.I0(\core/n11926_153 ),
	.I1(\core/n11926_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11926_165 )
);
MUX2_LUT6 \core/n11927_s129  (
	.I0(\core/n11927_141 ),
	.I1(\core/n11927_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_159 )
);
MUX2_LUT6 \core/n11927_s130  (
	.I0(\core/n11927_145 ),
	.I1(\core/n11927_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_161 )
);
MUX2_LUT6 \core/n11927_s131  (
	.I0(\core/n11927_149 ),
	.I1(\core/n11927_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_163 )
);
MUX2_LUT6 \core/n11927_s132  (
	.I0(\core/n11927_153 ),
	.I1(\core/n11927_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11927_165 )
);
MUX2_LUT6 \core/n11928_s129  (
	.I0(\core/n11928_141 ),
	.I1(\core/n11928_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_159 )
);
MUX2_LUT6 \core/n11928_s130  (
	.I0(\core/n11928_145 ),
	.I1(\core/n11928_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_161 )
);
MUX2_LUT6 \core/n11928_s131  (
	.I0(\core/n11928_149 ),
	.I1(\core/n11928_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_163 )
);
MUX2_LUT6 \core/n11928_s132  (
	.I0(\core/n11928_153 ),
	.I1(\core/n11928_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11928_165 )
);
MUX2_LUT6 \core/n11929_s129  (
	.I0(\core/n11929_141 ),
	.I1(\core/n11929_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_159 )
);
MUX2_LUT6 \core/n11929_s130  (
	.I0(\core/n11929_145 ),
	.I1(\core/n11929_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_161 )
);
MUX2_LUT6 \core/n11929_s131  (
	.I0(\core/n11929_149 ),
	.I1(\core/n11929_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_163 )
);
MUX2_LUT6 \core/n11929_s132  (
	.I0(\core/n11929_153 ),
	.I1(\core/n11929_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11929_165 )
);
MUX2_LUT6 \core/n11930_s129  (
	.I0(\core/n11930_141 ),
	.I1(\core/n11930_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_159 )
);
MUX2_LUT6 \core/n11930_s130  (
	.I0(\core/n11930_145 ),
	.I1(\core/n11930_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_161 )
);
MUX2_LUT6 \core/n11930_s131  (
	.I0(\core/n11930_149 ),
	.I1(\core/n11930_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_163 )
);
MUX2_LUT6 \core/n11930_s132  (
	.I0(\core/n11930_153 ),
	.I1(\core/n11930_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11930_165 )
);
MUX2_LUT6 \core/n11931_s129  (
	.I0(\core/n11931_141 ),
	.I1(\core/n11931_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_159 )
);
MUX2_LUT6 \core/n11931_s130  (
	.I0(\core/n11931_145 ),
	.I1(\core/n11931_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_161 )
);
MUX2_LUT6 \core/n11931_s131  (
	.I0(\core/n11931_149 ),
	.I1(\core/n11931_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_163 )
);
MUX2_LUT6 \core/n11931_s132  (
	.I0(\core/n11931_153 ),
	.I1(\core/n11931_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11931_165 )
);
MUX2_LUT6 \core/n11932_s129  (
	.I0(\core/n11932_141 ),
	.I1(\core/n11932_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_159 )
);
MUX2_LUT6 \core/n11932_s130  (
	.I0(\core/n11932_145 ),
	.I1(\core/n11932_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_161 )
);
MUX2_LUT6 \core/n11932_s131  (
	.I0(\core/n11932_149 ),
	.I1(\core/n11932_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_163 )
);
MUX2_LUT6 \core/n11932_s132  (
	.I0(\core/n11932_153 ),
	.I1(\core/n11932_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11932_165 )
);
MUX2_LUT6 \core/n11933_s129  (
	.I0(\core/n11933_141 ),
	.I1(\core/n11933_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_159 )
);
MUX2_LUT6 \core/n11933_s130  (
	.I0(\core/n11933_145 ),
	.I1(\core/n11933_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_161 )
);
MUX2_LUT6 \core/n11933_s131  (
	.I0(\core/n11933_149 ),
	.I1(\core/n11933_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_163 )
);
MUX2_LUT6 \core/n11933_s132  (
	.I0(\core/n11933_153 ),
	.I1(\core/n11933_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11933_165 )
);
MUX2_LUT6 \core/n11934_s129  (
	.I0(\core/n11934_141 ),
	.I1(\core/n11934_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_159 )
);
MUX2_LUT6 \core/n11934_s130  (
	.I0(\core/n11934_145 ),
	.I1(\core/n11934_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_161 )
);
MUX2_LUT6 \core/n11934_s131  (
	.I0(\core/n11934_149 ),
	.I1(\core/n11934_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_163 )
);
MUX2_LUT6 \core/n11934_s132  (
	.I0(\core/n11934_153 ),
	.I1(\core/n11934_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11934_165 )
);
MUX2_LUT6 \core/n11935_s129  (
	.I0(\core/n11935_141 ),
	.I1(\core/n11935_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_159 )
);
MUX2_LUT6 \core/n11935_s130  (
	.I0(\core/n11935_145 ),
	.I1(\core/n11935_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_161 )
);
MUX2_LUT6 \core/n11935_s131  (
	.I0(\core/n11935_149 ),
	.I1(\core/n11935_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_163 )
);
MUX2_LUT6 \core/n11935_s132  (
	.I0(\core/n11935_153 ),
	.I1(\core/n11935_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11935_165 )
);
MUX2_LUT6 \core/n11936_s129  (
	.I0(\core/n11936_141 ),
	.I1(\core/n11936_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_159 )
);
MUX2_LUT6 \core/n11936_s130  (
	.I0(\core/n11936_145 ),
	.I1(\core/n11936_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_161 )
);
MUX2_LUT6 \core/n11936_s131  (
	.I0(\core/n11936_149 ),
	.I1(\core/n11936_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_163 )
);
MUX2_LUT6 \core/n11936_s132  (
	.I0(\core/n11936_153 ),
	.I1(\core/n11936_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11936_165 )
);
MUX2_LUT6 \core/n11937_s129  (
	.I0(\core/n11937_141 ),
	.I1(\core/n11937_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_159 )
);
MUX2_LUT6 \core/n11937_s130  (
	.I0(\core/n11937_145 ),
	.I1(\core/n11937_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_161 )
);
MUX2_LUT6 \core/n11937_s131  (
	.I0(\core/n11937_149 ),
	.I1(\core/n11937_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_163 )
);
MUX2_LUT6 \core/n11937_s132  (
	.I0(\core/n11937_153 ),
	.I1(\core/n11937_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11937_165 )
);
MUX2_LUT6 \core/n11938_s129  (
	.I0(\core/n11938_141 ),
	.I1(\core/n11938_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_159 )
);
MUX2_LUT6 \core/n11938_s130  (
	.I0(\core/n11938_145 ),
	.I1(\core/n11938_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_161 )
);
MUX2_LUT6 \core/n11938_s131  (
	.I0(\core/n11938_149 ),
	.I1(\core/n11938_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_163 )
);
MUX2_LUT6 \core/n11938_s132  (
	.I0(\core/n11938_153 ),
	.I1(\core/n11938_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11938_165 )
);
MUX2_LUT6 \core/n11939_s129  (
	.I0(\core/n11939_141 ),
	.I1(\core/n11939_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_159 )
);
MUX2_LUT6 \core/n11939_s130  (
	.I0(\core/n11939_145 ),
	.I1(\core/n11939_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_161 )
);
MUX2_LUT6 \core/n11939_s131  (
	.I0(\core/n11939_149 ),
	.I1(\core/n11939_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_163 )
);
MUX2_LUT6 \core/n11939_s132  (
	.I0(\core/n11939_153 ),
	.I1(\core/n11939_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11939_165 )
);
MUX2_LUT6 \core/n11940_s129  (
	.I0(\core/n11940_141 ),
	.I1(\core/n11940_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_159 )
);
MUX2_LUT6 \core/n11940_s130  (
	.I0(\core/n11940_145 ),
	.I1(\core/n11940_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_161 )
);
MUX2_LUT6 \core/n11940_s131  (
	.I0(\core/n11940_149 ),
	.I1(\core/n11940_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_163 )
);
MUX2_LUT6 \core/n11940_s132  (
	.I0(\core/n11940_153 ),
	.I1(\core/n11940_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11940_165 )
);
MUX2_LUT6 \core/n11941_s129  (
	.I0(\core/n11941_141 ),
	.I1(\core/n11941_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_159 )
);
MUX2_LUT6 \core/n11941_s130  (
	.I0(\core/n11941_145 ),
	.I1(\core/n11941_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_161 )
);
MUX2_LUT6 \core/n11941_s131  (
	.I0(\core/n11941_149 ),
	.I1(\core/n11941_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_163 )
);
MUX2_LUT6 \core/n11941_s132  (
	.I0(\core/n11941_153 ),
	.I1(\core/n11941_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11941_165 )
);
MUX2_LUT6 \core/n11942_s129  (
	.I0(\core/n11942_141 ),
	.I1(\core/n11942_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_159 )
);
MUX2_LUT6 \core/n11942_s130  (
	.I0(\core/n11942_145 ),
	.I1(\core/n11942_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_161 )
);
MUX2_LUT6 \core/n11942_s131  (
	.I0(\core/n11942_149 ),
	.I1(\core/n11942_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_163 )
);
MUX2_LUT6 \core/n11942_s132  (
	.I0(\core/n11942_153 ),
	.I1(\core/n11942_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11942_165 )
);
MUX2_LUT6 \core/n11943_s129  (
	.I0(\core/n11943_141 ),
	.I1(\core/n11943_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_159 )
);
MUX2_LUT6 \core/n11943_s130  (
	.I0(\core/n11943_145 ),
	.I1(\core/n11943_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_161 )
);
MUX2_LUT6 \core/n11943_s131  (
	.I0(\core/n11943_149 ),
	.I1(\core/n11943_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_163 )
);
MUX2_LUT6 \core/n11943_s132  (
	.I0(\core/n11943_153 ),
	.I1(\core/n11943_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11943_165 )
);
MUX2_LUT6 \core/n11944_s129  (
	.I0(\core/n11944_141 ),
	.I1(\core/n11944_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_159 )
);
MUX2_LUT6 \core/n11944_s130  (
	.I0(\core/n11944_145 ),
	.I1(\core/n11944_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_161 )
);
MUX2_LUT6 \core/n11944_s131  (
	.I0(\core/n11944_149 ),
	.I1(\core/n11944_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_163 )
);
MUX2_LUT6 \core/n11944_s132  (
	.I0(\core/n11944_153 ),
	.I1(\core/n11944_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11944_165 )
);
MUX2_LUT6 \core/n11945_s129  (
	.I0(\core/n11945_141 ),
	.I1(\core/n11945_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_159 )
);
MUX2_LUT6 \core/n11945_s130  (
	.I0(\core/n11945_145 ),
	.I1(\core/n11945_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_161 )
);
MUX2_LUT6 \core/n11945_s131  (
	.I0(\core/n11945_149 ),
	.I1(\core/n11945_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_163 )
);
MUX2_LUT6 \core/n11945_s132  (
	.I0(\core/n11945_153 ),
	.I1(\core/n11945_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11945_165 )
);
MUX2_LUT6 \core/n11946_s129  (
	.I0(\core/n11946_141 ),
	.I1(\core/n11946_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_159 )
);
MUX2_LUT6 \core/n11946_s130  (
	.I0(\core/n11946_145 ),
	.I1(\core/n11946_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_161 )
);
MUX2_LUT6 \core/n11946_s131  (
	.I0(\core/n11946_149 ),
	.I1(\core/n11946_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_163 )
);
MUX2_LUT6 \core/n11946_s132  (
	.I0(\core/n11946_153 ),
	.I1(\core/n11946_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11946_165 )
);
MUX2_LUT6 \core/n11947_s129  (
	.I0(\core/n11947_141 ),
	.I1(\core/n11947_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_159 )
);
MUX2_LUT6 \core/n11947_s130  (
	.I0(\core/n11947_145 ),
	.I1(\core/n11947_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_161 )
);
MUX2_LUT6 \core/n11947_s131  (
	.I0(\core/n11947_149 ),
	.I1(\core/n11947_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_163 )
);
MUX2_LUT6 \core/n11947_s132  (
	.I0(\core/n11947_153 ),
	.I1(\core/n11947_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11947_165 )
);
MUX2_LUT6 \core/n11948_s129  (
	.I0(\core/n11948_141 ),
	.I1(\core/n11948_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_159 )
);
MUX2_LUT6 \core/n11948_s130  (
	.I0(\core/n11948_145 ),
	.I1(\core/n11948_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_161 )
);
MUX2_LUT6 \core/n11948_s131  (
	.I0(\core/n11948_149 ),
	.I1(\core/n11948_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_163 )
);
MUX2_LUT6 \core/n11948_s132  (
	.I0(\core/n11948_153 ),
	.I1(\core/n11948_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11948_165 )
);
MUX2_LUT6 \core/n11949_s129  (
	.I0(\core/n11949_141 ),
	.I1(\core/n11949_143 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_159 )
);
MUX2_LUT6 \core/n11949_s130  (
	.I0(\core/n11949_145 ),
	.I1(\core/n11949_147 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_161 )
);
MUX2_LUT6 \core/n11949_s131  (
	.I0(\core/n11949_149 ),
	.I1(\core/n11949_151 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_163 )
);
MUX2_LUT6 \core/n11949_s132  (
	.I0(\core/n11949_153 ),
	.I1(\core/n11949_155 ),
	.S0(\core/decoded_rs [2]),
	.O(\core/n11949_165 )
);
MUX2_LUT7 \core/n11918_s127  (
	.I0(\core/n11918_159 ),
	.I1(\core/n11918_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_167 )
);
MUX2_LUT7 \core/n11918_s128  (
	.I0(\core/n11918_163 ),
	.I1(\core/n11918_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11918_169 )
);
MUX2_LUT7 \core/n11919_s127  (
	.I0(\core/n11919_159 ),
	.I1(\core/n11919_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_167 )
);
MUX2_LUT7 \core/n11919_s128  (
	.I0(\core/n11919_163 ),
	.I1(\core/n11919_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11919_169 )
);
MUX2_LUT7 \core/n11920_s127  (
	.I0(\core/n11920_159 ),
	.I1(\core/n11920_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_167 )
);
MUX2_LUT7 \core/n11920_s128  (
	.I0(\core/n11920_163 ),
	.I1(\core/n11920_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11920_169 )
);
MUX2_LUT7 \core/n11921_s127  (
	.I0(\core/n11921_159 ),
	.I1(\core/n11921_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_167 )
);
MUX2_LUT7 \core/n11921_s128  (
	.I0(\core/n11921_163 ),
	.I1(\core/n11921_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11921_169 )
);
MUX2_LUT7 \core/n11922_s127  (
	.I0(\core/n11922_159 ),
	.I1(\core/n11922_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_167 )
);
MUX2_LUT7 \core/n11922_s128  (
	.I0(\core/n11922_163 ),
	.I1(\core/n11922_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11922_169 )
);
MUX2_LUT7 \core/n11923_s127  (
	.I0(\core/n11923_159 ),
	.I1(\core/n11923_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_167 )
);
MUX2_LUT7 \core/n11923_s128  (
	.I0(\core/n11923_163 ),
	.I1(\core/n11923_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11923_169 )
);
MUX2_LUT7 \core/n11924_s127  (
	.I0(\core/n11924_159 ),
	.I1(\core/n11924_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_167 )
);
MUX2_LUT7 \core/n11924_s128  (
	.I0(\core/n11924_163 ),
	.I1(\core/n11924_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11924_169 )
);
MUX2_LUT7 \core/n11925_s127  (
	.I0(\core/n11925_159 ),
	.I1(\core/n11925_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_167 )
);
MUX2_LUT7 \core/n11925_s128  (
	.I0(\core/n11925_163 ),
	.I1(\core/n11925_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11925_169 )
);
MUX2_LUT7 \core/n11926_s127  (
	.I0(\core/n11926_159 ),
	.I1(\core/n11926_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_167 )
);
MUX2_LUT7 \core/n11926_s128  (
	.I0(\core/n11926_163 ),
	.I1(\core/n11926_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11926_169 )
);
MUX2_LUT7 \core/n11927_s127  (
	.I0(\core/n11927_159 ),
	.I1(\core/n11927_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_167 )
);
MUX2_LUT7 \core/n11927_s128  (
	.I0(\core/n11927_163 ),
	.I1(\core/n11927_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11927_169 )
);
MUX2_LUT7 \core/n11928_s127  (
	.I0(\core/n11928_159 ),
	.I1(\core/n11928_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_167 )
);
MUX2_LUT7 \core/n11928_s128  (
	.I0(\core/n11928_163 ),
	.I1(\core/n11928_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11928_169 )
);
MUX2_LUT7 \core/n11929_s127  (
	.I0(\core/n11929_159 ),
	.I1(\core/n11929_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_167 )
);
MUX2_LUT7 \core/n11929_s128  (
	.I0(\core/n11929_163 ),
	.I1(\core/n11929_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11929_169 )
);
MUX2_LUT7 \core/n11930_s127  (
	.I0(\core/n11930_159 ),
	.I1(\core/n11930_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11930_167 )
);
MUX2_LUT7 \core/n11930_s128  (
	.I0(\core/n11930_163 ),
	.I1(\core/n11930_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11930_169 )
);
MUX2_LUT7 \core/n11931_s127  (
	.I0(\core/n11931_159 ),
	.I1(\core/n11931_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11931_167 )
);
MUX2_LUT7 \core/n11931_s128  (
	.I0(\core/n11931_163 ),
	.I1(\core/n11931_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11931_169 )
);
MUX2_LUT7 \core/n11932_s127  (
	.I0(\core/n11932_159 ),
	.I1(\core/n11932_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11932_167 )
);
MUX2_LUT7 \core/n11932_s128  (
	.I0(\core/n11932_163 ),
	.I1(\core/n11932_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11932_169 )
);
MUX2_LUT7 \core/n11933_s127  (
	.I0(\core/n11933_159 ),
	.I1(\core/n11933_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11933_167 )
);
MUX2_LUT7 \core/n11933_s128  (
	.I0(\core/n11933_163 ),
	.I1(\core/n11933_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11933_169 )
);
MUX2_LUT7 \core/n11934_s127  (
	.I0(\core/n11934_159 ),
	.I1(\core/n11934_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11934_167 )
);
MUX2_LUT7 \core/n11934_s128  (
	.I0(\core/n11934_163 ),
	.I1(\core/n11934_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11934_169 )
);
MUX2_LUT7 \core/n11935_s127  (
	.I0(\core/n11935_159 ),
	.I1(\core/n11935_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11935_167 )
);
MUX2_LUT7 \core/n11935_s128  (
	.I0(\core/n11935_163 ),
	.I1(\core/n11935_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11935_169 )
);
MUX2_LUT7 \core/n11936_s127  (
	.I0(\core/n11936_159 ),
	.I1(\core/n11936_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11936_167 )
);
MUX2_LUT7 \core/n11936_s128  (
	.I0(\core/n11936_163 ),
	.I1(\core/n11936_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11936_169 )
);
MUX2_LUT7 \core/n11937_s127  (
	.I0(\core/n11937_159 ),
	.I1(\core/n11937_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11937_167 )
);
MUX2_LUT7 \core/n11937_s128  (
	.I0(\core/n11937_163 ),
	.I1(\core/n11937_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11937_169 )
);
MUX2_LUT7 \core/n11938_s127  (
	.I0(\core/n11938_159 ),
	.I1(\core/n11938_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11938_167 )
);
MUX2_LUT7 \core/n11938_s128  (
	.I0(\core/n11938_163 ),
	.I1(\core/n11938_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11938_169 )
);
MUX2_LUT7 \core/n11939_s127  (
	.I0(\core/n11939_159 ),
	.I1(\core/n11939_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11939_167 )
);
MUX2_LUT7 \core/n11939_s128  (
	.I0(\core/n11939_163 ),
	.I1(\core/n11939_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11939_169 )
);
MUX2_LUT7 \core/n11940_s127  (
	.I0(\core/n11940_159 ),
	.I1(\core/n11940_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11940_167 )
);
MUX2_LUT7 \core/n11940_s128  (
	.I0(\core/n11940_163 ),
	.I1(\core/n11940_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11940_169 )
);
MUX2_LUT7 \core/n11941_s127  (
	.I0(\core/n11941_159 ),
	.I1(\core/n11941_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11941_167 )
);
MUX2_LUT7 \core/n11941_s128  (
	.I0(\core/n11941_163 ),
	.I1(\core/n11941_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11941_169 )
);
MUX2_LUT7 \core/n11942_s127  (
	.I0(\core/n11942_159 ),
	.I1(\core/n11942_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11942_167 )
);
MUX2_LUT7 \core/n11942_s128  (
	.I0(\core/n11942_163 ),
	.I1(\core/n11942_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11942_169 )
);
MUX2_LUT7 \core/n11943_s127  (
	.I0(\core/n11943_159 ),
	.I1(\core/n11943_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11943_167 )
);
MUX2_LUT7 \core/n11943_s128  (
	.I0(\core/n11943_163 ),
	.I1(\core/n11943_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11943_169 )
);
MUX2_LUT7 \core/n11944_s127  (
	.I0(\core/n11944_159 ),
	.I1(\core/n11944_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11944_167 )
);
MUX2_LUT7 \core/n11944_s128  (
	.I0(\core/n11944_163 ),
	.I1(\core/n11944_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11944_169 )
);
MUX2_LUT7 \core/n11945_s127  (
	.I0(\core/n11945_159 ),
	.I1(\core/n11945_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11945_167 )
);
MUX2_LUT7 \core/n11945_s128  (
	.I0(\core/n11945_163 ),
	.I1(\core/n11945_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11945_169 )
);
MUX2_LUT7 \core/n11946_s127  (
	.I0(\core/n11946_159 ),
	.I1(\core/n11946_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11946_167 )
);
MUX2_LUT7 \core/n11946_s128  (
	.I0(\core/n11946_163 ),
	.I1(\core/n11946_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11946_169 )
);
MUX2_LUT7 \core/n11947_s127  (
	.I0(\core/n11947_159 ),
	.I1(\core/n11947_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11947_167 )
);
MUX2_LUT7 \core/n11947_s128  (
	.I0(\core/n11947_163 ),
	.I1(\core/n11947_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11947_169 )
);
MUX2_LUT7 \core/n11948_s127  (
	.I0(\core/n11948_159 ),
	.I1(\core/n11948_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11948_167 )
);
MUX2_LUT7 \core/n11948_s128  (
	.I0(\core/n11948_163 ),
	.I1(\core/n11948_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11948_169 )
);
MUX2_LUT7 \core/n11949_s127  (
	.I0(\core/n11949_159 ),
	.I1(\core/n11949_161 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11949_167 )
);
MUX2_LUT7 \core/n11949_s128  (
	.I0(\core/n11949_163 ),
	.I1(\core/n11949_165 ),
	.S0(\core/decoded_rs [3]),
	.O(\core/n11949_169 )
);
MUX2_LUT8 \core/n11918_s124  (
	.I0(\core/n11918_167 ),
	.I1(\core/n11918_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11918_171 )
);
MUX2_LUT8 \core/n11919_s124  (
	.I0(\core/n11919_167 ),
	.I1(\core/n11919_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11919_171 )
);
MUX2_LUT8 \core/n11920_s124  (
	.I0(\core/n11920_167 ),
	.I1(\core/n11920_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11920_171 )
);
MUX2_LUT8 \core/n11921_s124  (
	.I0(\core/n11921_167 ),
	.I1(\core/n11921_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11921_171 )
);
MUX2_LUT8 \core/n11922_s124  (
	.I0(\core/n11922_167 ),
	.I1(\core/n11922_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11922_171 )
);
MUX2_LUT8 \core/n11923_s124  (
	.I0(\core/n11923_167 ),
	.I1(\core/n11923_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11923_171 )
);
MUX2_LUT8 \core/n11924_s124  (
	.I0(\core/n11924_167 ),
	.I1(\core/n11924_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11924_171 )
);
MUX2_LUT8 \core/n11925_s124  (
	.I0(\core/n11925_167 ),
	.I1(\core/n11925_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11925_171 )
);
MUX2_LUT8 \core/n11926_s124  (
	.I0(\core/n11926_167 ),
	.I1(\core/n11926_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11926_171 )
);
MUX2_LUT8 \core/n11927_s124  (
	.I0(\core/n11927_167 ),
	.I1(\core/n11927_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11927_171 )
);
MUX2_LUT8 \core/n11928_s124  (
	.I0(\core/n11928_167 ),
	.I1(\core/n11928_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11928_171 )
);
MUX2_LUT8 \core/n11929_s124  (
	.I0(\core/n11929_167 ),
	.I1(\core/n11929_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11929_171 )
);
MUX2_LUT8 \core/n11930_s124  (
	.I0(\core/n11930_167 ),
	.I1(\core/n11930_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11930_171 )
);
MUX2_LUT8 \core/n11931_s124  (
	.I0(\core/n11931_167 ),
	.I1(\core/n11931_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11931_171 )
);
MUX2_LUT8 \core/n11932_s124  (
	.I0(\core/n11932_167 ),
	.I1(\core/n11932_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11932_171 )
);
MUX2_LUT8 \core/n11933_s124  (
	.I0(\core/n11933_167 ),
	.I1(\core/n11933_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11933_171 )
);
MUX2_LUT8 \core/n11934_s124  (
	.I0(\core/n11934_167 ),
	.I1(\core/n11934_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11934_171 )
);
MUX2_LUT8 \core/n11935_s124  (
	.I0(\core/n11935_167 ),
	.I1(\core/n11935_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11935_171 )
);
MUX2_LUT8 \core/n11936_s124  (
	.I0(\core/n11936_167 ),
	.I1(\core/n11936_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11936_171 )
);
MUX2_LUT8 \core/n11937_s124  (
	.I0(\core/n11937_167 ),
	.I1(\core/n11937_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11937_171 )
);
MUX2_LUT8 \core/n11938_s124  (
	.I0(\core/n11938_167 ),
	.I1(\core/n11938_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11938_171 )
);
MUX2_LUT8 \core/n11939_s124  (
	.I0(\core/n11939_167 ),
	.I1(\core/n11939_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11939_171 )
);
MUX2_LUT8 \core/n11940_s124  (
	.I0(\core/n11940_167 ),
	.I1(\core/n11940_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11940_171 )
);
MUX2_LUT8 \core/n11941_s124  (
	.I0(\core/n11941_167 ),
	.I1(\core/n11941_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11941_171 )
);
MUX2_LUT8 \core/n11942_s124  (
	.I0(\core/n11942_167 ),
	.I1(\core/n11942_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11942_171 )
);
MUX2_LUT8 \core/n11943_s124  (
	.I0(\core/n11943_167 ),
	.I1(\core/n11943_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11943_171 )
);
MUX2_LUT8 \core/n11944_s124  (
	.I0(\core/n11944_167 ),
	.I1(\core/n11944_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11944_171 )
);
MUX2_LUT8 \core/n11945_s124  (
	.I0(\core/n11945_167 ),
	.I1(\core/n11945_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11945_171 )
);
MUX2_LUT8 \core/n11946_s124  (
	.I0(\core/n11946_167 ),
	.I1(\core/n11946_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11946_171 )
);
MUX2_LUT8 \core/n11947_s124  (
	.I0(\core/n11947_167 ),
	.I1(\core/n11947_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11947_171 )
);
MUX2_LUT8 \core/n11948_s124  (
	.I0(\core/n11948_167 ),
	.I1(\core/n11948_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11948_171 )
);
MUX2_LUT8 \core/n11949_s124  (
	.I0(\core/n11949_167 ),
	.I1(\core/n11949_169 ),
	.S0(\core/decoded_rs [4]),
	.O(\core/n11949_171 )
);
INV \core/clear_prefetched_high_word_q_s3  (
	.I(\core/prefetched_high_word ),
	.O(\core/clear_prefetched_high_word_q_7 )
);
INV \core/mem_la_firstword_reg_s3  (
	.I(\core/last_mem_valid ),
	.O(\core/mem_la_firstword_reg_7 )
);
INV \core/instr_sub_3_s1  (
	.I(\core/instr_sub ),
	.O(\core/instr_sub_3_3 )
);
LUT1 \core/n12167_s2  (
	.I0(\core/csr_cycle [0]),
	.F(\core/n12167_6 )
);
defparam \core/n12167_s2 .INIT=2'h1;
LUT1 \core/n12265_s2  (
	.I0(\core/csr_cycleh [0]),
	.F(\core/n12265_6 )
);
defparam \core/n12265_s2 .INIT=2'h1;
LUT1 \core/n12997_s2  (
	.I0(\core/csr_instret [0]),
	.F(\core/n12997_6 )
);
defparam \core/n12997_s2 .INIT=2'h1;
LUT3 \core/pcpi_mul/n300_s1  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_mul/n299_5 ),
	.F(\core/pcpi_mul/n300_4 )
);
defparam \core/pcpi_mul/n300_s1 .INIT=8'h90;
LUT3 \core/pcpi_mul/n301_s1  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_mul/n299_5 ),
	.F(\core/pcpi_mul/n301_4 )
);
defparam \core/pcpi_mul/n301_s1 .INIT=8'hB0;
LUT4 \core/pcpi_mul/n299_s1  (
	.I0(\core/pcpi_mul_ready ),
	.I1(\core/pcpi_mul/active [0]),
	.I2(\core/pcpi_insn [14]),
	.I3(\core/n38_5 ),
	.F(\core/pcpi_mul/n299_5 )
);
defparam \core/pcpi_mul/n299_s1 .INIT=16'h0100;
LUT4 \core/pcpi_mul/instr_any_mulh_s2  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.I3(\core/n38_5 ),
	.F(\core/pcpi_mul/instr_any_mulh )
);
defparam \core/pcpi_mul/instr_any_mulh_s2 .INIT=16'h0E00;
DFFRE \core/pcpi_mul/rs1_32_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.RESET(\core/pcpi_mul/n300_4 ),
	.Q(\core/pcpi_mul/rs1 [32])
);
defparam \core/pcpi_mul/rs1_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_31_s0  (
	.D(\core/reg_op1 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [31])
);
defparam \core/pcpi_mul/rs1_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_30_s0  (
	.D(\core/reg_op1 [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [30])
);
defparam \core/pcpi_mul/rs1_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_29_s0  (
	.D(\core/reg_op1 [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [29])
);
defparam \core/pcpi_mul/rs1_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_28_s0  (
	.D(\core/reg_op1 [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [28])
);
defparam \core/pcpi_mul/rs1_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_27_s0  (
	.D(\core/reg_op1 [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [27])
);
defparam \core/pcpi_mul/rs1_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_26_s0  (
	.D(\core/reg_op1 [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [26])
);
defparam \core/pcpi_mul/rs1_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_25_s0  (
	.D(\core/reg_op1 [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [25])
);
defparam \core/pcpi_mul/rs1_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_24_s0  (
	.D(\core/reg_op1 [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [24])
);
defparam \core/pcpi_mul/rs1_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_23_s0  (
	.D(\core/reg_op1 [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [23])
);
defparam \core/pcpi_mul/rs1_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_22_s0  (
	.D(\core/reg_op1 [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [22])
);
defparam \core/pcpi_mul/rs1_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_21_s0  (
	.D(\core/reg_op1 [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [21])
);
defparam \core/pcpi_mul/rs1_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_20_s0  (
	.D(\core/reg_op1 [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [20])
);
defparam \core/pcpi_mul/rs1_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_19_s0  (
	.D(\core/reg_op1 [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [19])
);
defparam \core/pcpi_mul/rs1_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_18_s0  (
	.D(\core/reg_op1 [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [18])
);
defparam \core/pcpi_mul/rs1_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_17_s0  (
	.D(\core/reg_op1 [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [17])
);
defparam \core/pcpi_mul/rs1_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_16_s0  (
	.D(\core/reg_op1 [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [16])
);
defparam \core/pcpi_mul/rs1_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_15_s0  (
	.D(\core/reg_op1 [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [15])
);
defparam \core/pcpi_mul/rs1_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_14_s0  (
	.D(\core/reg_op1 [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [14])
);
defparam \core/pcpi_mul/rs1_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_13_s0  (
	.D(\core/reg_op1 [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [13])
);
defparam \core/pcpi_mul/rs1_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_12_s0  (
	.D(\core/reg_op1 [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [12])
);
defparam \core/pcpi_mul/rs1_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_11_s0  (
	.D(\core/reg_op1 [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [11])
);
defparam \core/pcpi_mul/rs1_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_10_s0  (
	.D(\core/reg_op1 [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [10])
);
defparam \core/pcpi_mul/rs1_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_9_s0  (
	.D(\core/reg_op1 [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [9])
);
defparam \core/pcpi_mul/rs1_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_8_s0  (
	.D(\core/reg_op1 [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [8])
);
defparam \core/pcpi_mul/rs1_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_7_s0  (
	.D(\core/reg_op1 [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [7])
);
defparam \core/pcpi_mul/rs1_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_6_s0  (
	.D(\core/reg_op1 [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [6])
);
defparam \core/pcpi_mul/rs1_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_5_s0  (
	.D(\core/reg_op1 [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [5])
);
defparam \core/pcpi_mul/rs1_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_4_s0  (
	.D(\core/reg_op1 [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [4])
);
defparam \core/pcpi_mul/rs1_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_3_s0  (
	.D(\core/reg_op1 [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [3])
);
defparam \core/pcpi_mul/rs1_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_2_s0  (
	.D(\core/reg_op1 [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [2])
);
defparam \core/pcpi_mul/rs1_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_1_s0  (
	.D(\core/reg_op1 [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [1])
);
defparam \core/pcpi_mul/rs1_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs1_0_s0  (
	.D(\core/reg_op1 [0]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs1 [0])
);
defparam \core/pcpi_mul/rs1_0_s0 .INIT=1'b0;
DFFRE \core/pcpi_mul/rs2_32_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.RESET(\core/pcpi_mul/n301_4 ),
	.Q(\core/pcpi_mul/rs2 [32])
);
defparam \core/pcpi_mul/rs2_32_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_31_s0  (
	.D(\core/reg_op2 [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [31])
);
defparam \core/pcpi_mul/rs2_31_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_30_s0  (
	.D(\core/reg_op2 [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [30])
);
defparam \core/pcpi_mul/rs2_30_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_29_s0  (
	.D(\core/reg_op2 [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [29])
);
defparam \core/pcpi_mul/rs2_29_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_28_s0  (
	.D(\core/reg_op2 [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [28])
);
defparam \core/pcpi_mul/rs2_28_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_27_s0  (
	.D(\core/reg_op2 [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [27])
);
defparam \core/pcpi_mul/rs2_27_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_26_s0  (
	.D(\core/reg_op2 [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [26])
);
defparam \core/pcpi_mul/rs2_26_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_25_s0  (
	.D(\core/reg_op2 [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [25])
);
defparam \core/pcpi_mul/rs2_25_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_24_s0  (
	.D(\core/reg_op2 [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [24])
);
defparam \core/pcpi_mul/rs2_24_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_23_s0  (
	.D(\core/reg_op2 [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [23])
);
defparam \core/pcpi_mul/rs2_23_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_22_s0  (
	.D(\core/reg_op2 [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [22])
);
defparam \core/pcpi_mul/rs2_22_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_21_s0  (
	.D(\core/reg_op2 [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [21])
);
defparam \core/pcpi_mul/rs2_21_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_20_s0  (
	.D(\core/reg_op2 [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [20])
);
defparam \core/pcpi_mul/rs2_20_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_19_s0  (
	.D(\core/reg_op2 [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [19])
);
defparam \core/pcpi_mul/rs2_19_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_18_s0  (
	.D(\core/reg_op2 [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [18])
);
defparam \core/pcpi_mul/rs2_18_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_17_s0  (
	.D(\core/reg_op2 [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [17])
);
defparam \core/pcpi_mul/rs2_17_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_16_s0  (
	.D(\core/reg_op2 [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [16])
);
defparam \core/pcpi_mul/rs2_16_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_15_s0  (
	.D(\core/reg_op2 [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [15])
);
defparam \core/pcpi_mul/rs2_15_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_14_s0  (
	.D(\core/reg_op2 [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [14])
);
defparam \core/pcpi_mul/rs2_14_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_13_s0  (
	.D(\core/reg_op2 [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [13])
);
defparam \core/pcpi_mul/rs2_13_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_12_s0  (
	.D(\core/reg_op2 [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [12])
);
defparam \core/pcpi_mul/rs2_12_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_11_s0  (
	.D(\core/reg_op2 [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [11])
);
defparam \core/pcpi_mul/rs2_11_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_10_s0  (
	.D(\core/reg_op2 [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [10])
);
defparam \core/pcpi_mul/rs2_10_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_9_s0  (
	.D(\core/reg_op2 [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [9])
);
defparam \core/pcpi_mul/rs2_9_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_8_s0  (
	.D(\core/reg_op2 [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [8])
);
defparam \core/pcpi_mul/rs2_8_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_7_s0  (
	.D(\core/reg_op2 [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [7])
);
defparam \core/pcpi_mul/rs2_7_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_6_s0  (
	.D(\core/reg_op2 [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [6])
);
defparam \core/pcpi_mul/rs2_6_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_5_s0  (
	.D(\core/reg_op2 [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [5])
);
defparam \core/pcpi_mul/rs2_5_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_4_s0  (
	.D(\core/reg_op2 [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [4])
);
defparam \core/pcpi_mul/rs2_4_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_3_s0  (
	.D(\core/reg_op2 [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [3])
);
defparam \core/pcpi_mul/rs2_3_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_2_s0  (
	.D(\core/reg_op2 [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [2])
);
defparam \core/pcpi_mul/rs2_2_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_1_s0  (
	.D(\core/reg_op2 [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [1])
);
defparam \core/pcpi_mul/rs2_1_s0 .INIT=1'b0;
DFFE \core/pcpi_mul/rs2_0_s0  (
	.D(\core/reg_op2 [0]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_mul/n299_5 ),
	.Q(\core/pcpi_mul/rs2 [0])
);
defparam \core/pcpi_mul/rs2_0_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_1_s0  (
	.D(\core/pcpi_mul/active [0]),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_mul_ready )
);
defparam \core/pcpi_mul/active_1_s0 .INIT=1'b0;
DFFR \core/pcpi_mul/active_0_s0  (
	.D(\core/pcpi_mul/n299_5 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_mul/active [0])
);
defparam \core/pcpi_mul/active_0_s0 .INIT=1'b0;
DFF \core/pcpi_mul/shift_out_s0  (
	.D(\core/pcpi_mul/instr_any_mulh ),
	.CLK(clk_in_d),
	.Q(\core/shift_out )
);
defparam \core/pcpi_mul/shift_out_s0 .INIT=1'b0;
MULT36X36 \core/pcpi_mul/mult_35_s2  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(VCC),
	.CLK(clk_in_d),
	.RESET(GND),
	.A({\core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32], \core/pcpi_mul/rs1 [32:0]}),
	.B({\core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32], \core/pcpi_mul/rs2 [32:0]}),
	.DOUT({\core/pcpi_mul/DOUT [71:64], \core/rd [63:0]})
);
defparam \core/pcpi_mul/mult_35_s2 .AREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BREG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .OUT0_REG=1'b1;
defparam \core/pcpi_mul/mult_35_s2 .PIPE_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .ASIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .BSIGN_REG=1'b0;
defparam \core/pcpi_mul/mult_35_s2 .MULT_RESET_MODE="SYNC";
LUT3 \core/pcpi_div/n33_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n33_3 )
);
defparam \core/pcpi_div/n33_s0 .INIT=8'h10;
LUT3 \core/pcpi_div/n34_s0  (
	.I0(\core/pcpi_insn [13]),
	.I1(\core/pcpi_insn [12]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n34_3 )
);
defparam \core/pcpi_div/n34_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n35_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n35_3 )
);
defparam \core/pcpi_div/n35_s0 .INIT=8'h40;
LUT3 \core/pcpi_div/n36_s0  (
	.I0(\core/pcpi_insn [12]),
	.I1(\core/pcpi_insn [13]),
	.I2(\core/pcpi_insn [14]),
	.F(\core/pcpi_div/n36_3 )
);
defparam \core/pcpi_div/n36_s0 .INIT=8'h80;
LUT4 \core/pcpi_div/n316_s0  (
	.I0(\core/pcpi_div/n316_4 ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/pcpi_div/n316_5 ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n316_3 )
);
defparam \core/pcpi_div/n316_s0 .INIT=16'hCDF0;
LUT4 \core/pcpi_div/n318_s0  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/quotient_msk [23]),
	.I2(\core/pcpi_div/n318_4 ),
	.I3(\core/pcpi_div/n318_5 ),
	.F(\core/pcpi_div/n318_3 )
);
defparam \core/pcpi_div/n318_s0 .INIT=16'h1000;
LUT4 \core/pcpi_div/n514_s0  (
	.I0(\core/pcpi_div/n514_8 ),
	.I1(\core/pcpi_div/dividend [31]),
	.I2(\core/pcpi_div/n514_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n514_3 )
);
defparam \core/pcpi_div/n514_s0 .INIT=16'hC3AA;
LUT4 \core/pcpi_div/n515_s0  (
	.I0(\core/pcpi_div/n515_4 ),
	.I1(\core/pcpi_div/quotient [30]),
	.I2(\core/pcpi_div/n515_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n515_3 )
);
defparam \core/pcpi_div/n515_s0 .INIT=16'h55C3;
LUT4 \core/pcpi_div/n516_s0  (
	.I0(\core/pcpi_div/n516_4 ),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/n516_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n516_3 )
);
defparam \core/pcpi_div/n516_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n517_s0  (
	.I0(\core/pcpi_div/n517_4 ),
	.I1(\core/pcpi_div/quotient [28]),
	.I2(\core/pcpi_div/n517_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n517_3 )
);
defparam \core/pcpi_div/n517_s0 .INIT=16'hAA3C;
LUT4 \core/pcpi_div/n518_s0  (
	.I0(\core/pcpi_div/n518_14 ),
	.I1(\core/pcpi_div/n518_5 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n518_6 ),
	.F(\core/pcpi_div/n518_3 )
);
defparam \core/pcpi_div/n518_s0 .INIT=16'h001F;
LUT4 \core/pcpi_div/n519_s0  (
	.I0(\core/pcpi_div/n519_4 ),
	.I1(\core/pcpi_div/dividend [26]),
	.I2(\core/pcpi_div/n519_5_0 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n519_3 )
);
defparam \core/pcpi_div/n519_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n520_s0  (
	.I0(\core/pcpi_div/quotient [25]),
	.I1(\core/pcpi_div/dividend [25]),
	.I2(\core/pcpi_div/n520_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n520_3 )
);
defparam \core/pcpi_div/n520_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n521_s0  (
	.I0(\core/pcpi_div/n521_4 ),
	.I1(\core/pcpi_div/dividend [24]),
	.I2(\core/pcpi_div/n521_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n521_3 )
);
defparam \core/pcpi_div/n521_s0 .INIT=16'h3C55;
LUT4 \core/pcpi_div/n522_s0  (
	.I0(\core/pcpi_div/n522_4 ),
	.I1(\core/pcpi_div/n522_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/dividend [23]),
	.F(\core/pcpi_div/n522_3 )
);
defparam \core/pcpi_div/n522_s0 .INIT=16'hE313;
LUT4 \core/pcpi_div/n523_s0  (
	.I0(\core/pcpi_div/n523_4 ),
	.I1(\core/pcpi_div/n523_5 ),
	.I2(\core/pcpi_div/n523_6 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n523_3 )
);
defparam \core/pcpi_div/n523_s0 .INIT=16'h0C05;
LUT4 \core/pcpi_div/n524_s0  (
	.I0(\core/pcpi_div/n524_7 ),
	.I1(\core/pcpi_div/n524_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/dividend [21]),
	.F(\core/pcpi_div/n524_3 )
);
defparam \core/pcpi_div/n524_s0 .INIT=16'hE313;
LUT4 \core/pcpi_div/n525_s0  (
	.I0(\core/pcpi_div/n525_4 ),
	.I1(\core/pcpi_div/n525_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/dividend [20]),
	.F(\core/pcpi_div/n525_3 )
);
defparam \core/pcpi_div/n525_s0 .INIT=16'hE313;
LUT4 \core/pcpi_div/n526_s0  (
	.I0(\core/pcpi_div/n526_4 ),
	.I1(\core/pcpi_div/n526_5 ),
	.I2(\core/pcpi_div/quotient [19]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n526_3 )
);
defparam \core/pcpi_div/n526_s0 .INIT=16'h553C;
LUT4 \core/pcpi_div/n527_s0  (
	.I0(\core/pcpi_div/n527_4 ),
	.I1(\core/pcpi_div/n527_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/dividend [18]),
	.F(\core/pcpi_div/n527_3 )
);
defparam \core/pcpi_div/n527_s0 .INIT=16'hBC4C;
LUT4 \core/pcpi_div/n528_s0  (
	.I0(\core/pcpi_div/n528_4 ),
	.I1(\core/pcpi_div/n528_5 ),
	.I2(\core/pcpi_div/dividend [17]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n528_3 )
);
defparam \core/pcpi_div/n528_s0 .INIT=16'hB433;
LUT4 \core/pcpi_div/n529_s0  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/quotient [16]),
	.I2(\core/pcpi_div/n529_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n529_3 )
);
defparam \core/pcpi_div/n529_s0 .INIT=16'h5A3C;
LUT4 \core/pcpi_div/n530_s0  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/quotient [15]),
	.I2(\core/pcpi_div/n530_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n530_3 )
);
defparam \core/pcpi_div/n530_s0 .INIT=16'h5A3C;
LUT4 \core/pcpi_div/n531_s0  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/quotient [14]),
	.I2(\core/pcpi_div/n531_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n531_3 )
);
defparam \core/pcpi_div/n531_s0 .INIT=16'h5A3C;
LUT4 \core/pcpi_div/n532_s0  (
	.I0(\core/pcpi_div/n532_4 ),
	.I1(\core/pcpi_div/instr_any_div_rem_4 ),
	.I2(\core/pcpi_div/n532_5 ),
	.I3(\core/pcpi_div/quotient [13]),
	.F(\core/pcpi_div/n532_3 )
);
defparam \core/pcpi_div/n532_s0 .INIT=16'hABBA;
LUT4 \core/pcpi_div/n533_s0  (
	.I0(\core/pcpi_div/n533_4 ),
	.I1(\core/pcpi_div/dividend [12]),
	.I2(\core/pcpi_div/n533_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n533_3 )
);
defparam \core/pcpi_div/n533_s0 .INIT=16'hC9FA;
LUT4 \core/pcpi_div/n534_s0  (
	.I0(\core/pcpi_div/n534_4 ),
	.I1(\core/pcpi_div/n534_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/dividend [11]),
	.F(\core/pcpi_div/n534_3 )
);
defparam \core/pcpi_div/n534_s0 .INIT=16'h7888;
LUT4 \core/pcpi_div/n535_s0  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/quotient [10]),
	.I2(\core/pcpi_div/n535_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n535_3 )
);
defparam \core/pcpi_div/n535_s0 .INIT=16'h5AC3;
LUT4 \core/pcpi_div/n536_s0  (
	.I0(\core/pcpi_div/quotient [9]),
	.I1(\core/pcpi_div/dividend [9]),
	.I2(\core/pcpi_div/n536_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n536_3 )
);
defparam \core/pcpi_div/n536_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n537_s0  (
	.I0(\core/pcpi_div/quotient [8]),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/n537_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n537_3 )
);
defparam \core/pcpi_div/n537_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n538_s0  (
	.I0(\core/pcpi_div/n538_4 ),
	.I1(\core/pcpi_div/n538_5 ),
	.I2(\core/pcpi_div/n538_6 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n538_3 )
);
defparam \core/pcpi_div/n538_s0 .INIT=16'hF044;
LUT4 \core/pcpi_div/n539_s0  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/n539_4 ),
	.I2(\core/pcpi_div/n539_5 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n539_3 )
);
defparam \core/pcpi_div/n539_s0 .INIT=16'h6AC3;
LUT2 \core/pcpi_div/n540_s0  (
	.I0(\core/pcpi_div/n540_4 ),
	.I1(\core/pcpi_div/n540_5 ),
	.F(\core/pcpi_div/n540_3 )
);
defparam \core/pcpi_div/n540_s0 .INIT=4'h1;
LUT4 \core/pcpi_div/n541_s0  (
	.I0(\core/pcpi_div/quotient [4]),
	.I1(\core/pcpi_div/dividend [4]),
	.I2(\core/pcpi_div/n541_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n541_3 )
);
defparam \core/pcpi_div/n541_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n542_s0  (
	.I0(\core/pcpi_div/quotient [3]),
	.I1(\core/pcpi_div/dividend [3]),
	.I2(\core/pcpi_div/n542_4 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n542_3 )
);
defparam \core/pcpi_div/n542_s0 .INIT=16'h3C5A;
LUT4 \core/pcpi_div/n543_s0  (
	.I0(\core/pcpi_div/n543_4 ),
	.I1(\core/pcpi_div/n543_5 ),
	.I2(\core/pcpi_div/quotient [2]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n543_3 )
);
defparam \core/pcpi_div/n543_s0 .INIT=16'h553C;
LUT3 \core/pcpi_div/n544_s0  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/n545_5 ),
	.I2(\core/pcpi_div/n544_6 ),
	.F(\core/pcpi_div/n544_3 )
);
defparam \core/pcpi_div/n544_s0 .INIT=8'h78;
LUT4 \core/pcpi_div/n773_s0  (
	.I0(\core/pcpi_div/n773_4 ),
	.I1(\core/reg_op1 [31]),
	.I2(\core/pcpi_div/n642_3 ),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n773_3 )
);
defparam \core/pcpi_div/n773_s0 .INIT=16'h44F0;
LUT4 \core/pcpi_div/n774_s0  (
	.I0(\core/pcpi_div/n643_3 ),
	.I1(\core/pcpi_div/n774_4 ),
	.I2(\core/reg_op1 [30]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n774_3 )
);
defparam \core/pcpi_div/n774_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n775_s0  (
	.I0(\core/pcpi_div/n644_3 ),
	.I1(\core/pcpi_div/n775_6 ),
	.I2(\core/reg_op1 [29]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n775_3 )
);
defparam \core/pcpi_div/n775_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n776_s0  (
	.I0(\core/pcpi_div/n645_3 ),
	.I1(\core/pcpi_div/n776_4 ),
	.I2(\core/reg_op1 [28]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n776_3 )
);
defparam \core/pcpi_div/n776_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n777_s0  (
	.I0(\core/pcpi_div/n646_3 ),
	.I1(\core/pcpi_div/n777_4 ),
	.I2(\core/reg_op1 [27]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n777_3 )
);
defparam \core/pcpi_div/n777_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n778_s0  (
	.I0(\core/pcpi_div/n647_3 ),
	.I1(\core/pcpi_div/n778_4 ),
	.I2(\core/reg_op1 [26]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n778_3 )
);
defparam \core/pcpi_div/n778_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n779_s0  (
	.I0(\core/pcpi_div/n648_3 ),
	.I1(\core/pcpi_div/n779_6 ),
	.I2(\core/reg_op1 [25]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n779_3 )
);
defparam \core/pcpi_div/n779_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n780_s0  (
	.I0(\core/pcpi_div/n649_3 ),
	.I1(\core/pcpi_div/n780_7 ),
	.I2(\core/reg_op1 [24]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n780_3 )
);
defparam \core/pcpi_div/n780_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n781_s0  (
	.I0(\core/pcpi_div/n650_3 ),
	.I1(\core/pcpi_div/n781_6 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n781_3 )
);
defparam \core/pcpi_div/n781_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n782_s0  (
	.I0(\core/pcpi_div/n651_3 ),
	.I1(\core/pcpi_div/n782_7 ),
	.I2(\core/reg_op1 [22]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n782_3 )
);
defparam \core/pcpi_div/n782_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n783_s0  (
	.I0(\core/pcpi_div/n652_3 ),
	.I1(\core/pcpi_div/n783_4 ),
	.I2(\core/reg_op1 [21]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n783_3 )
);
defparam \core/pcpi_div/n783_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n784_s0  (
	.I0(\core/pcpi_div/n653_3 ),
	.I1(\core/pcpi_div/n784_4 ),
	.I2(\core/reg_op1 [20]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n784_3 )
);
defparam \core/pcpi_div/n784_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n785_s0  (
	.I0(\core/pcpi_div/n654_3 ),
	.I1(\core/pcpi_div/n785_6 ),
	.I2(\core/reg_op1 [19]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n785_3 )
);
defparam \core/pcpi_div/n785_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n786_s0  (
	.I0(\core/pcpi_div/n655_3 ),
	.I1(\core/pcpi_div/n786_4 ),
	.I2(\core/reg_op1 [18]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n786_3 )
);
defparam \core/pcpi_div/n786_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n787_s0  (
	.I0(\core/pcpi_div/n656_3 ),
	.I1(\core/pcpi_div/n787_4 ),
	.I2(\core/reg_op1 [17]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n787_3 )
);
defparam \core/pcpi_div/n787_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n788_s0  (
	.I0(\core/pcpi_div/n657_3 ),
	.I1(\core/pcpi_div/n788_6 ),
	.I2(\core/reg_op1 [16]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n788_3 )
);
defparam \core/pcpi_div/n788_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n789_s0  (
	.I0(\core/pcpi_div/n658_3 ),
	.I1(\core/pcpi_div/n789_4 ),
	.I2(\core/reg_op1 [15]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n789_3 )
);
defparam \core/pcpi_div/n789_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n790_s0  (
	.I0(\core/pcpi_div/n659_3 ),
	.I1(\core/pcpi_div/n790_4 ),
	.I2(\core/reg_op1 [14]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n790_3 )
);
defparam \core/pcpi_div/n790_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n791_s0  (
	.I0(\core/pcpi_div/n660_3 ),
	.I1(\core/pcpi_div/n791_6 ),
	.I2(\core/reg_op1 [13]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n791_3 )
);
defparam \core/pcpi_div/n791_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n792_s0  (
	.I0(\core/pcpi_div/n661_3 ),
	.I1(\core/pcpi_div/n792_4 ),
	.I2(\core/reg_op1 [12]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n792_3 )
);
defparam \core/pcpi_div/n792_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n793_s0  (
	.I0(\core/pcpi_div/n662_3 ),
	.I1(\core/pcpi_div/n793_4 ),
	.I2(\core/reg_op1 [11]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n793_3 )
);
defparam \core/pcpi_div/n793_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n794_s0  (
	.I0(\core/pcpi_div/n663_3 ),
	.I1(\core/pcpi_div/n794_6 ),
	.I2(\core/reg_op1 [10]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n794_3 )
);
defparam \core/pcpi_div/n794_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n795_s0  (
	.I0(\core/pcpi_div/n664_3 ),
	.I1(\core/pcpi_div/n795_4 ),
	.I2(\core/reg_op1 [9]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n795_3 )
);
defparam \core/pcpi_div/n795_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n796_s0  (
	.I0(\core/pcpi_div/n665_3 ),
	.I1(\core/pcpi_div/n796_4 ),
	.I2(\core/reg_op1 [8]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n796_3 )
);
defparam \core/pcpi_div/n796_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n797_s0  (
	.I0(\core/pcpi_div/n666_3 ),
	.I1(\core/pcpi_div/n797_6 ),
	.I2(\core/reg_op1 [7]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n797_3 )
);
defparam \core/pcpi_div/n797_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n798_s0  (
	.I0(\core/pcpi_div/n667_3 ),
	.I1(\core/pcpi_div/n798_4 ),
	.I2(\core/reg_op1 [6]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n798_3 )
);
defparam \core/pcpi_div/n798_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n799_s0  (
	.I0(\core/pcpi_div/n668_3 ),
	.I1(\core/pcpi_div/n799_4 ),
	.I2(\core/reg_op1 [5]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n799_3 )
);
defparam \core/pcpi_div/n799_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n800_s0  (
	.I0(\core/pcpi_div/n669_3 ),
	.I1(\core/pcpi_div/n800_6 ),
	.I2(\core/reg_op1 [4]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n800_3 )
);
defparam \core/pcpi_div/n800_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n801_s0  (
	.I0(\core/pcpi_div/n670_3 ),
	.I1(\core/pcpi_div/n801_4 ),
	.I2(\core/reg_op1 [3]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n801_3 )
);
defparam \core/pcpi_div/n801_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n802_s0  (
	.I0(\core/pcpi_div/n671_3 ),
	.I1(\core/pcpi_div/n802_4 ),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n802_3 )
);
defparam \core/pcpi_div/n802_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n803_s0  (
	.I0(\core/pcpi_div/n672_3 ),
	.I1(\core/pcpi_div/n803_6 ),
	.I2(\core/reg_op1 [1]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n803_3 )
);
defparam \core/pcpi_div/n803_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n838_s0  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/pcpi_div/n838_4 ),
	.I2(\core/reg_op2 [30]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n838_3 )
);
defparam \core/pcpi_div/n838_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n839_s0  (
	.I0(\core/pcpi_div/divisor [61]),
	.I1(\core/pcpi_div/n839_6 ),
	.I2(\core/reg_op2 [29]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n839_3 )
);
defparam \core/pcpi_div/n839_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n840_s0  (
	.I0(\core/pcpi_div/divisor [60]),
	.I1(\core/pcpi_div/n840_4 ),
	.I2(\core/reg_op2 [28]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n840_3 )
);
defparam \core/pcpi_div/n840_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n841_s0  (
	.I0(\core/pcpi_div/divisor [59]),
	.I1(\core/pcpi_div/n841_4 ),
	.I2(\core/reg_op2 [27]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n841_3 )
);
defparam \core/pcpi_div/n841_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n842_s0  (
	.I0(\core/pcpi_div/divisor [58]),
	.I1(\core/pcpi_div/n842_4 ),
	.I2(\core/reg_op2 [26]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n842_3 )
);
defparam \core/pcpi_div/n842_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n843_s0  (
	.I0(\core/pcpi_div/divisor [57]),
	.I1(\core/pcpi_div/n843_6 ),
	.I2(\core/reg_op2 [25]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n843_3 )
);
defparam \core/pcpi_div/n843_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n844_s0  (
	.I0(\core/pcpi_div/divisor [56]),
	.I1(\core/pcpi_div/n844_6 ),
	.I2(\core/reg_op2 [24]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n844_3 )
);
defparam \core/pcpi_div/n844_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n845_s0  (
	.I0(\core/pcpi_div/divisor [55]),
	.I1(\core/pcpi_div/n845_6 ),
	.I2(\core/reg_op2 [23]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n845_3 )
);
defparam \core/pcpi_div/n845_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n846_s0  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/pcpi_div/n846_7 ),
	.I2(\core/reg_op2 [22]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n846_3 )
);
defparam \core/pcpi_div/n846_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n847_s0  (
	.I0(\core/pcpi_div/divisor [53]),
	.I1(\core/pcpi_div/n847_4 ),
	.I2(\core/reg_op2 [21]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n847_3 )
);
defparam \core/pcpi_div/n847_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n848_s0  (
	.I0(\core/pcpi_div/divisor [52]),
	.I1(\core/pcpi_div/n848_4 ),
	.I2(\core/reg_op2 [20]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n848_3 )
);
defparam \core/pcpi_div/n848_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n849_s0  (
	.I0(\core/pcpi_div/divisor [51]),
	.I1(\core/pcpi_div/n849_6 ),
	.I2(\core/reg_op2 [19]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n849_3 )
);
defparam \core/pcpi_div/n849_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n850_s0  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/pcpi_div/n850_4 ),
	.I2(\core/reg_op2 [18]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n850_3 )
);
defparam \core/pcpi_div/n850_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n851_s0  (
	.I0(\core/pcpi_div/divisor [49]),
	.I1(\core/pcpi_div/n851_4 ),
	.I2(\core/reg_op2 [17]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n851_3 )
);
defparam \core/pcpi_div/n851_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n852_s0  (
	.I0(\core/pcpi_div/divisor [48]),
	.I1(\core/pcpi_div/n852_6 ),
	.I2(\core/reg_op2 [16]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n852_3 )
);
defparam \core/pcpi_div/n852_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n853_s0  (
	.I0(\core/pcpi_div/divisor [47]),
	.I1(\core/pcpi_div/n853_4 ),
	.I2(\core/reg_op2 [15]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n853_3 )
);
defparam \core/pcpi_div/n853_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n854_s0  (
	.I0(\core/pcpi_div/divisor [46]),
	.I1(\core/pcpi_div/n854_4 ),
	.I2(\core/reg_op2 [14]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n854_3 )
);
defparam \core/pcpi_div/n854_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n855_s0  (
	.I0(\core/pcpi_div/divisor [45]),
	.I1(\core/pcpi_div/n855_6 ),
	.I2(\core/reg_op2 [13]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n855_3 )
);
defparam \core/pcpi_div/n855_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n856_s0  (
	.I0(\core/pcpi_div/divisor [44]),
	.I1(\core/pcpi_div/n856_4 ),
	.I2(\core/reg_op2 [12]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n856_3 )
);
defparam \core/pcpi_div/n856_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n857_s0  (
	.I0(\core/pcpi_div/divisor [43]),
	.I1(\core/pcpi_div/n857_4 ),
	.I2(\core/reg_op2 [11]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n857_3 )
);
defparam \core/pcpi_div/n857_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n858_s0  (
	.I0(\core/pcpi_div/divisor [42]),
	.I1(\core/pcpi_div/n858_6 ),
	.I2(\core/reg_op2 [10]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n858_3 )
);
defparam \core/pcpi_div/n858_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n859_s0  (
	.I0(\core/pcpi_div/divisor [41]),
	.I1(\core/pcpi_div/n859_4 ),
	.I2(\core/reg_op2 [9]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n859_3 )
);
defparam \core/pcpi_div/n859_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n860_s0  (
	.I0(\core/pcpi_div/divisor [40]),
	.I1(\core/pcpi_div/n860_4 ),
	.I2(\core/reg_op2 [8]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n860_3 )
);
defparam \core/pcpi_div/n860_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n861_s0  (
	.I0(\core/pcpi_div/divisor [39]),
	.I1(\core/pcpi_div/n861_6 ),
	.I2(\core/reg_op2 [7]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n861_3 )
);
defparam \core/pcpi_div/n861_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n862_s0  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/pcpi_div/n862_4 ),
	.I2(\core/reg_op2 [6]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n862_3 )
);
defparam \core/pcpi_div/n862_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n863_s0  (
	.I0(\core/pcpi_div/divisor [37]),
	.I1(\core/pcpi_div/n863_4 ),
	.I2(\core/reg_op2 [5]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n863_3 )
);
defparam \core/pcpi_div/n863_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n864_s0  (
	.I0(\core/pcpi_div/divisor [36]),
	.I1(\core/pcpi_div/n864_6 ),
	.I2(\core/reg_op2 [4]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n864_3 )
);
defparam \core/pcpi_div/n864_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n865_s0  (
	.I0(\core/pcpi_div/divisor [35]),
	.I1(\core/pcpi_div/n865_4 ),
	.I2(\core/reg_op2 [3]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n865_3 )
);
defparam \core/pcpi_div/n865_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n866_s0  (
	.I0(\core/pcpi_div/divisor [34]),
	.I1(\core/pcpi_div/n866_4 ),
	.I2(\core/reg_op2 [2]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n866_3 )
);
defparam \core/pcpi_div/n866_s0 .INIT=16'h3CAA;
LUT4 \core/pcpi_div/n867_s0  (
	.I0(\core/pcpi_div/divisor [33]),
	.I1(\core/pcpi_div/n867_6 ),
	.I2(\core/reg_op2 [1]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n867_3 )
);
defparam \core/pcpi_div/n867_s0 .INIT=16'h3CAA;
LUT2 \core/pcpi_div/n38_s1  (
	.I0(\core/pcpi_div_ready ),
	.I1(\core/n38_5 ),
	.F(\core/pcpi_div/n38_4 )
);
defparam \core/pcpi_div/n38_s1 .INIT=4'hB;
LUT4 \core/pcpi_div/n837_s1  (
	.I0(\core/pcpi_div/n837_6 ),
	.I1(\core/pcpi_div/n316_4 ),
	.I2(\core/reg_op2 [31]),
	.I3(\core/pcpi_div/start ),
	.F(\core/pcpi_div/n837_5 )
);
defparam \core/pcpi_div/n837_s1 .INIT=16'hD000;
LUT2 \core/pcpi_div/instr_any_div_rem_s1  (
	.I0(\core/pcpi_div/instr_divu ),
	.I1(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem_4 )
);
defparam \core/pcpi_div/instr_any_div_rem_s1 .INIT=4'h1;
LUT4 \core/pcpi_div/n316_s1  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/reg_op2 [30]),
	.I2(\core/pcpi_div/n316_6 ),
	.I3(\core/pcpi_div/n316_7 ),
	.F(\core/pcpi_div/n316_4 )
);
defparam \core/pcpi_div/n316_s1 .INIT=16'h1000;
LUT3 \core/pcpi_div/n316_s2  (
	.I0(\core/reg_op2 [31]),
	.I1(\core/reg_op1 [31]),
	.I2(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n316_5 )
);
defparam \core/pcpi_div/n316_s2 .INIT=8'hAC;
LUT3 \core/pcpi_div/n318_s1  (
	.I0(\core/pcpi_div/quotient_msk [24]),
	.I1(\core/pcpi_div/quotient_msk [25]),
	.I2(\core/pcpi_div/n318_6 ),
	.F(\core/pcpi_div/n318_4 )
);
defparam \core/pcpi_div/n318_s1 .INIT=8'h10;
LUT4 \core/pcpi_div/n318_s2  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/quotient_msk [1]),
	.I2(\core/pcpi_div/n318_7 ),
	.I3(\core/pcpi_div/n318_8 ),
	.F(\core/pcpi_div/n318_5 )
);
defparam \core/pcpi_div/n318_s2 .INIT=16'h1000;
LUT4 \core/pcpi_div/n514_s2  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n516_5 ),
	.F(\core/pcpi_div/n514_5 )
);
defparam \core/pcpi_div/n514_s2 .INIT=16'h001F;
LUT4 \core/pcpi_div/n515_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [29]),
	.I2(\core/pcpi_div/n516_5 ),
	.I3(\core/pcpi_div/dividend [30]),
	.F(\core/pcpi_div/n515_4 )
);
defparam \core/pcpi_div/n515_s1 .INIT=16'hF807;
LUT4 \core/pcpi_div/n515_s2  (
	.I0(\core/pcpi_div/quotient [29]),
	.I1(\core/pcpi_div/quotient [28]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/n517_5 ),
	.F(\core/pcpi_div/n515_5 )
);
defparam \core/pcpi_div/n515_s2 .INIT=16'h001F;
LUT4 \core/pcpi_div/n516_s1  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/quotient [28]),
	.I2(\core/pcpi_div/n517_5 ),
	.I3(\core/pcpi_div/quotient [29]),
	.F(\core/pcpi_div/n516_4 )
);
defparam \core/pcpi_div/n516_s1 .INIT=16'h07F8;
LUT4 \core/pcpi_div/n516_s2  (
	.I0(\core/pcpi_div/n516_6 ),
	.I1(\core/pcpi_div/n527_4 ),
	.I2(\core/pcpi_div/n516_7 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n516_5 )
);
defparam \core/pcpi_div/n516_s2 .INIT=16'h7F00;
LUT3 \core/pcpi_div/n517_s1  (
	.I0(\core/pcpi_div/n517_6 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/dividend [28]),
	.F(\core/pcpi_div/n517_4 )
);
defparam \core/pcpi_div/n517_s1 .INIT=8'hB4;
LUT2 \core/pcpi_div/n517_s2  (
	.I0(\core/pcpi_div/n517_7 ),
	.I1(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n517_5 )
);
defparam \core/pcpi_div/n517_s2 .INIT=4'h4;
LUT4 \core/pcpi_div/n518_s2  (
	.I0(\core/pcpi_div/n518_8 ),
	.I1(\core/pcpi_div/n527_4 ),
	.I2(\core/pcpi_div/n516_7 ),
	.I3(\core/pcpi_div/n518_12 ),
	.F(\core/pcpi_div/n518_5 )
);
defparam \core/pcpi_div/n518_s2 .INIT=16'h7F00;
LUT4 \core/pcpi_div/n518_s3  (
	.I0(\core/pcpi_div/quotient [27]),
	.I1(\core/pcpi_div/n517_6 ),
	.I2(\core/pcpi_div/n518_10 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n518_6 )
);
defparam \core/pcpi_div/n518_s3 .INIT=16'hFC50;
LUT4 \core/pcpi_div/n519_s1  (
	.I0(\core/pcpi_div/quotient [25]),
	.I1(\core/pcpi_div/n519_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [26]),
	.F(\core/pcpi_div/n519_4 )
);
defparam \core/pcpi_div/n519_s1 .INIT=16'hB04F;
LUT4 \core/pcpi_div/n519_s2  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/n518_8 ),
	.I2(\core/pcpi_div/n527_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n519_5_0 )
);
defparam \core/pcpi_div/n519_s2 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n520_s1  (
	.I0(\core/pcpi_div/n519_6 ),
	.I1(\core/pcpi_div/n520_7 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n520_4 )
);
defparam \core/pcpi_div/n520_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n521_s1  (
	.I0(\core/pcpi_div/quotient [23]),
	.I1(\core/pcpi_div/n523_4 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [24]),
	.F(\core/pcpi_div/n521_4 )
);
defparam \core/pcpi_div/n521_s1 .INIT=16'hB04F;
LUT4 \core/pcpi_div/n521_s2  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/n521_6 ),
	.I2(\core/pcpi_div/n527_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n521_5 )
);
defparam \core/pcpi_div/n521_s2 .INIT=16'hBF00;
LUT4 \core/pcpi_div/n522_s1  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n522_6 ),
	.I3(\core/pcpi_div/n527_4 ),
	.F(\core/pcpi_div/n522_4 )
);
defparam \core/pcpi_div/n522_s1 .INIT=16'h1000;
LUT4 \core/pcpi_div/n522_s2  (
	.I0(\core/pcpi_div/instr_any_div_rem_4 ),
	.I1(\core/pcpi_div/n523_4 ),
	.I2(\core/pcpi_div/quotient [23]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n522_5 )
);
defparam \core/pcpi_div/n522_s2 .INIT=16'h14AF;
LUT3 \core/pcpi_div/n523_s1  (
	.I0(\core/pcpi_div/quotient [22]),
	.I1(\core/pcpi_div/quotient [21]),
	.I2(\core/pcpi_div/n523_7 ),
	.F(\core/pcpi_div/n523_4 )
);
defparam \core/pcpi_div/n523_s1 .INIT=8'h10;
LUT3 \core/pcpi_div/n523_s2  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/n523_8 ),
	.I2(\core/pcpi_div/dividend [22]),
	.F(\core/pcpi_div/n523_5 )
);
defparam \core/pcpi_div/n523_s2 .INIT=8'hD3;
LUT4 \core/pcpi_div/n523_s3  (
	.I0(\core/pcpi_div/n523_7 ),
	.I1(\core/pcpi_div/quotient [21]),
	.I2(\core/pcpi_div/n523_9 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n523_6 )
);
defparam \core/pcpi_div/n523_s3 .INIT=16'h0DF0;
LUT4 \core/pcpi_div/n524_s2  (
	.I0(\core/pcpi_div/instr_any_div_rem_4 ),
	.I1(\core/pcpi_div/n523_7 ),
	.I2(\core/pcpi_div/quotient [21]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n524_5 )
);
defparam \core/pcpi_div/n524_s2 .INIT=16'h14AF;
LUT3 \core/pcpi_div/n525_s1  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n527_4 ),
	.F(\core/pcpi_div/n525_4 )
);
defparam \core/pcpi_div/n525_s1 .INIT=8'h10;
LUT4 \core/pcpi_div/n525_s2  (
	.I0(\core/pcpi_div/instr_any_div_rem_4 ),
	.I1(\core/pcpi_div/n525_6 ),
	.I2(\core/pcpi_div/quotient [20]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n525_5 )
);
defparam \core/pcpi_div/n525_s2 .INIT=16'h14AF;
LUT4 \core/pcpi_div/n526_s1  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/n527_4 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [19]),
	.F(\core/pcpi_div/n526_4 )
);
defparam \core/pcpi_div/n526_s1 .INIT=16'hB04F;
LUT3 \core/pcpi_div/n526_s2  (
	.I0(\core/pcpi_div/n526_8 ),
	.I1(\core/pcpi_div/quotient [18]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n526_5 )
);
defparam \core/pcpi_div/n526_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n527_s1  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/dividend [16]),
	.I2(\core/pcpi_div/dividend [15]),
	.I3(\core/pcpi_div/n527_8 ),
	.F(\core/pcpi_div/n527_4 )
);
defparam \core/pcpi_div/n527_s1 .INIT=16'h0100;
LUT4 \core/pcpi_div/n527_s2  (
	.I0(\core/pcpi_div/n526_8 ),
	.I1(\core/pcpi_div/instr_any_div_rem_4 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/quotient [18]),
	.F(\core/pcpi_div/n527_5 )
);
defparam \core/pcpi_div/n527_s2 .INIT=16'hE3D0;
LUT3 \core/pcpi_div/n528_s1  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/dividend [15]),
	.I2(\core/pcpi_div/n527_8 ),
	.F(\core/pcpi_div/n528_4 )
);
defparam \core/pcpi_div/n528_s1 .INIT=8'h10;
LUT4 \core/pcpi_div/n528_s2  (
	.I0(\core/pcpi_div/n528_6 ),
	.I1(\core/pcpi_div/instr_any_div_rem_4 ),
	.I2(\core/pcpi_div/quotient [17]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n528_5 )
);
defparam \core/pcpi_div/n528_s2 .INIT=16'hDE03;
LUT4 \core/pcpi_div/n529_s1  (
	.I0(\core/pcpi_div/n529_5 ),
	.I1(\core/pcpi_div/n529_8 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n529_4 )
);
defparam \core/pcpi_div/n529_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n530_s1  (
	.I0(\core/pcpi_div/n530_7 ),
	.I1(\core/pcpi_div/n527_8 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n530_4 )
);
defparam \core/pcpi_div/n530_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n531_s1  (
	.I0(\core/pcpi_div/n531_5 ),
	.I1(\core/pcpi_div/n531_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n531_4 )
);
defparam \core/pcpi_div/n531_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n532_s1  (
	.I0(\core/pcpi_div/n532_6 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/dividend [13]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n532_4 )
);
defparam \core/pcpi_div/n532_s1 .INIT=16'hB400;
LUT3 \core/pcpi_div/n532_s2  (
	.I0(\core/pcpi_div/n532_7 ),
	.I1(\core/pcpi_div/quotient [12]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n532_5 )
);
defparam \core/pcpi_div/n532_s2 .INIT=8'hD0;
LUT4 \core/pcpi_div/n533_s1  (
	.I0(\core/pcpi_div/instr_any_div_rem_4 ),
	.I1(\core/pcpi_div/n532_7 ),
	.I2(\core/pcpi_div/quotient [12]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n533_4 )
);
defparam \core/pcpi_div/n533_s1 .INIT=16'h41FA;
LUT4 \core/pcpi_div/n533_s2  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/dividend [10]),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/n533_6 ),
	.F(\core/pcpi_div/n533_5 )
);
defparam \core/pcpi_div/n533_s2 .INIT=16'h1000;
LUT4 \core/pcpi_div/n534_s1  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/n533_6 ),
	.I2(\core/pcpi_div/n532_7 ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n534_4 )
);
defparam \core/pcpi_div/n534_s1 .INIT=16'hBB0F;
LUT4 \core/pcpi_div/n534_s2  (
	.I0(\core/pcpi_div/n534_6 ),
	.I1(\core/pcpi_div/instr_any_div_rem_4 ),
	.I2(\core/pcpi_div/quotient [11]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n534_5 )
);
defparam \core/pcpi_div/n534_s2 .INIT=16'hEF30;
LUT4 \core/pcpi_div/n535_s1  (
	.I0(\core/pcpi_div/n535_7 ),
	.I1(\core/pcpi_div/n533_6 ),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n535_4 )
);
defparam \core/pcpi_div/n535_s1 .INIT=16'h30AF;
LUT4 \core/pcpi_div/n536_s1  (
	.I0(\core/pcpi_div/n536_5 ),
	.I1(\core/pcpi_div/n536_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n536_4 )
);
defparam \core/pcpi_div/n536_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n537_s1  (
	.I0(\core/pcpi_div/n538_4 ),
	.I1(\core/pcpi_div/n537_7 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n537_4 )
);
defparam \core/pcpi_div/n537_s1 .INIT=16'h3500;
LUT2 \core/pcpi_div/n538_s1  (
	.I0(\core/pcpi_div/quotient [7]),
	.I1(\core/pcpi_div/n538_7 ),
	.F(\core/pcpi_div/n538_4 )
);
defparam \core/pcpi_div/n538_s1 .INIT=4'h4;
LUT4 \core/pcpi_div/n538_s2  (
	.I0(\core/pcpi_div/n538_7 ),
	.I1(\core/pcpi_div/instr_any_div_rem_4 ),
	.I2(\core/pcpi_div/quotient [7]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n538_5 )
);
defparam \core/pcpi_div/n538_s2 .INIT=16'h23FC;
LUT4 \core/pcpi_div/n538_s3  (
	.I0(\core/pcpi_div/n538_8 ),
	.I1(\core/pcpi_div/n538_9 ),
	.I2(\core/pcpi_div/n538_5 ),
	.I3(\core/pcpi_div/dividend [7]),
	.F(\core/pcpi_div/n538_6 )
);
defparam \core/pcpi_div/n538_s3 .INIT=16'hF807;
LUT4 \core/pcpi_div/n539_s1  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/n538_8 ),
	.I2(\core/pcpi_div/quotient [6]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n539_4 )
);
defparam \core/pcpi_div/n539_s1 .INIT=16'hBB0F;
LUT2 \core/pcpi_div/n539_s2  (
	.I0(\core/pcpi_div/n540_4 ),
	.I1(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n539_5 )
);
defparam \core/pcpi_div/n539_s2 .INIT=4'h4;
LUT4 \core/pcpi_div/n540_s1  (
	.I0(\core/pcpi_div/quotient [5]),
	.I1(\core/pcpi_div/quotient [4]),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/n540_6 ),
	.F(\core/pcpi_div/n540_4 )
);
defparam \core/pcpi_div/n540_s1 .INIT=16'h0100;
LUT4 \core/pcpi_div/n540_s2  (
	.I0(\core/pcpi_div/quotient [5]),
	.I1(\core/pcpi_div/n540_7 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/n540_8 ),
	.F(\core/pcpi_div/n540_5 )
);
defparam \core/pcpi_div/n540_s2 .INIT=16'h0CF5;
LUT4 \core/pcpi_div/n541_s1  (
	.I0(\core/pcpi_div/n540_6 ),
	.I1(\core/pcpi_div/n541_5 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n541_4 )
);
defparam \core/pcpi_div/n541_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n542_s1  (
	.I0(\core/pcpi_div/n542_5 ),
	.I1(\core/pcpi_div/n542_6 ),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n542_4 )
);
defparam \core/pcpi_div/n542_s1 .INIT=16'h3500;
LUT4 \core/pcpi_div/n543_s1  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/outsign ),
	.I3(\core/pcpi_div/dividend [2]),
	.F(\core/pcpi_div/n543_4 )
);
defparam \core/pcpi_div/n543_s1 .INIT=16'hE01F;
LUT3 \core/pcpi_div/n543_s2  (
	.I0(\core/pcpi_div/quotient [0]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n543_5 )
);
defparam \core/pcpi_div/n543_s2 .INIT=8'hE0;
LUT4 \core/pcpi_div/n773_s1  (
	.I0(\core/reg_op1 [30]),
	.I1(\core/reg_op1 [29]),
	.I2(\core/pcpi_div/n773_5 ),
	.I3(\core/pcpi_div/n773_6 ),
	.F(\core/pcpi_div/n773_4 )
);
defparam \core/pcpi_div/n773_s1 .INIT=16'h00EF;
LUT3 \core/pcpi_div/n774_s1  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/reg_op1 [29]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n774_4 )
);
defparam \core/pcpi_div/n774_s1 .INIT=8'hD0;
LUT3 \core/pcpi_div/n776_s1  (
	.I0(\core/pcpi_div/n776_8 ),
	.I1(\core/pcpi_div/n776_6 ),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n776_4 )
);
defparam \core/pcpi_div/n776_s1 .INIT=8'h70;
LUT4 \core/pcpi_div/n777_s1  (
	.I0(\core/reg_op1 [25]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/pcpi_div/n776_8 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n777_4 )
);
defparam \core/pcpi_div/n777_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n778_s1  (
	.I0(\core/pcpi_div/n776_8 ),
	.I1(\core/reg_op1 [25]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n778_4 )
);
defparam \core/pcpi_div/n778_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n783_s1  (
	.I0(\core/reg_op1 [19]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/pcpi_div/n783_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n783_4 )
);
defparam \core/pcpi_div/n783_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n784_s1  (
	.I0(\core/pcpi_div/n783_5 ),
	.I1(\core/reg_op1 [19]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n784_4 )
);
defparam \core/pcpi_div/n784_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n786_s1  (
	.I0(\core/reg_op1 [16]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/pcpi_div/n786_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n786_4 )
);
defparam \core/pcpi_div/n786_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n787_s1  (
	.I0(\core/pcpi_div/n786_5 ),
	.I1(\core/reg_op1 [16]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n787_4 )
);
defparam \core/pcpi_div/n787_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n789_s1  (
	.I0(\core/reg_op1 [13]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/pcpi_div/n789_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n789_4 )
);
defparam \core/pcpi_div/n789_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n790_s1  (
	.I0(\core/pcpi_div/n789_5 ),
	.I1(\core/reg_op1 [13]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n790_4 )
);
defparam \core/pcpi_div/n790_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n792_s1  (
	.I0(\core/reg_op1 [10]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/pcpi_div/n792_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n792_4 )
);
defparam \core/pcpi_div/n792_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n793_s1  (
	.I0(\core/pcpi_div/n792_5 ),
	.I1(\core/reg_op1 [10]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n793_4 )
);
defparam \core/pcpi_div/n793_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n795_s1  (
	.I0(\core/reg_op1 [7]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/pcpi_div/n795_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n795_4 )
);
defparam \core/pcpi_div/n795_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n796_s1  (
	.I0(\core/pcpi_div/n795_5 ),
	.I1(\core/reg_op1 [7]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n796_4 )
);
defparam \core/pcpi_div/n796_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n798_s1  (
	.I0(\core/reg_op1 [4]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/pcpi_div/n798_5 ),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n798_4 )
);
defparam \core/pcpi_div/n798_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n799_s1  (
	.I0(\core/pcpi_div/n798_5 ),
	.I1(\core/reg_op1 [4]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n799_4 )
);
defparam \core/pcpi_div/n799_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n801_s1  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/reg_op1 [1]),
	.I2(\core/reg_op1 [2]),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n801_4 )
);
defparam \core/pcpi_div/n801_s1 .INIT=16'hFE00;
LUT3 \core/pcpi_div/n802_s1  (
	.I0(\core/reg_op1 [1]),
	.I1(\core/reg_op1 [0]),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n802_4 )
);
defparam \core/pcpi_div/n802_s1 .INIT=8'hE0;
LUT4 \core/pcpi_div/n838_s1  (
	.I0(\core/reg_op2 [29]),
	.I1(\core/pcpi_div/n316_7 ),
	.I2(\core/pcpi_div/n316_6 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n838_4 )
);
defparam \core/pcpi_div/n838_s1 .INIT=16'hBF00;
LUT3 \core/pcpi_div/n840_s1  (
	.I0(\core/pcpi_div/n840_8 ),
	.I1(\core/pcpi_div/n840_6 ),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n840_4 )
);
defparam \core/pcpi_div/n840_s1 .INIT=8'h70;
LUT4 \core/pcpi_div/n841_s1  (
	.I0(\core/reg_op2 [26]),
	.I1(\core/reg_op2 [25]),
	.I2(\core/pcpi_div/n840_8 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n841_4 )
);
defparam \core/pcpi_div/n841_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n842_s1  (
	.I0(\core/pcpi_div/n840_8 ),
	.I1(\core/reg_op2 [25]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n842_4 )
);
defparam \core/pcpi_div/n842_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n847_s1  (
	.I0(\core/reg_op2 [20]),
	.I1(\core/reg_op2 [19]),
	.I2(\core/pcpi_div/n847_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n847_4 )
);
defparam \core/pcpi_div/n847_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n848_s1  (
	.I0(\core/pcpi_div/n847_5 ),
	.I1(\core/reg_op2 [19]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n848_4 )
);
defparam \core/pcpi_div/n848_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n850_s1  (
	.I0(\core/reg_op2 [17]),
	.I1(\core/reg_op2 [16]),
	.I2(\core/pcpi_div/n850_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n850_4 )
);
defparam \core/pcpi_div/n850_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n851_s1  (
	.I0(\core/pcpi_div/n850_5 ),
	.I1(\core/reg_op2 [16]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n851_4 )
);
defparam \core/pcpi_div/n851_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n853_s1  (
	.I0(\core/reg_op2 [13]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/pcpi_div/n853_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n853_4 )
);
defparam \core/pcpi_div/n853_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n854_s1  (
	.I0(\core/pcpi_div/n853_5 ),
	.I1(\core/reg_op2 [13]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n854_4 )
);
defparam \core/pcpi_div/n854_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n856_s1  (
	.I0(\core/reg_op2 [10]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/pcpi_div/n856_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n856_4 )
);
defparam \core/pcpi_div/n856_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n857_s1  (
	.I0(\core/pcpi_div/n856_5 ),
	.I1(\core/reg_op2 [10]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n857_4 )
);
defparam \core/pcpi_div/n857_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n859_s1  (
	.I0(\core/reg_op2 [8]),
	.I1(\core/reg_op2 [7]),
	.I2(\core/pcpi_div/n859_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n859_4 )
);
defparam \core/pcpi_div/n859_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n860_s1  (
	.I0(\core/pcpi_div/n859_5 ),
	.I1(\core/reg_op2 [7]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n860_4 )
);
defparam \core/pcpi_div/n860_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n862_s1  (
	.I0(\core/reg_op2 [4]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/pcpi_div/n862_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n862_4 )
);
defparam \core/pcpi_div/n862_s1 .INIT=16'hEF00;
LUT3 \core/pcpi_div/n863_s1  (
	.I0(\core/pcpi_div/n862_5 ),
	.I1(\core/reg_op2 [4]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n863_4 )
);
defparam \core/pcpi_div/n863_s1 .INIT=8'hD0;
LUT4 \core/pcpi_div/n865_s1  (
	.I0(\core/reg_op2 [1]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/reg_op2 [2]),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n865_4 )
);
defparam \core/pcpi_div/n865_s1 .INIT=16'hFE00;
LUT3 \core/pcpi_div/n866_s1  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/reg_op2 [1]),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n866_4 )
);
defparam \core/pcpi_div/n866_s1 .INIT=8'hE0;
LUT4 \core/pcpi_div/n38_s2  (
	.I0(\core/pcpi_insn [28]),
	.I1(\core/pcpi_insn [29]),
	.I2(\core/pcpi_div/n38_6 ),
	.I3(\core/pcpi_div/n38_7 ),
	.F(\core/n38_5 )
);
defparam \core/pcpi_div/n38_s2 .INIT=16'h1000;
LUT3 \core/pcpi_div/n837_s2  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n837_6 )
);
defparam \core/pcpi_div/n837_s2 .INIT=8'hE0;
LUT2 \core/pcpi_div/n316_s3  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/pcpi_div/n846_5 ),
	.F(\core/pcpi_div/n316_6 )
);
defparam \core/pcpi_div/n316_s3 .INIT=4'h4;
LUT4 \core/pcpi_div/n316_s4  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op2 [28]),
	.I3(\core/pcpi_div/n840_6 ),
	.F(\core/pcpi_div/n316_7 )
);
defparam \core/pcpi_div/n316_s4 .INIT=16'h0100;
LUT4 \core/pcpi_div/n318_s3  (
	.I0(\core/pcpi_div/n318_9 ),
	.I1(\core/pcpi_div/n318_10 ),
	.I2(\core/pcpi_div/n318_11 ),
	.I3(\core/pcpi_div/n318_12 ),
	.F(\core/pcpi_div/n318_6 )
);
defparam \core/pcpi_div/n318_s3 .INIT=16'h8000;
LUT4 \core/pcpi_div/n318_s4  (
	.I0(\core/pcpi_div/quotient_msk [2]),
	.I1(\core/pcpi_div/quotient_msk [3]),
	.I2(\core/pcpi_div/quotient_msk [4]),
	.I3(\core/pcpi_div/quotient_msk [5]),
	.F(\core/pcpi_div/n318_7 )
);
defparam \core/pcpi_div/n318_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s5  (
	.I0(\core/pcpi_div/quotient_msk [26]),
	.I1(\core/pcpi_div/quotient_msk [27]),
	.I2(\core/pcpi_div/quotient_msk [28]),
	.I3(\core/pcpi_div/n318_13 ),
	.F(\core/pcpi_div/n318_8 )
);
defparam \core/pcpi_div/n318_s5 .INIT=16'h0100;
LUT4 \core/pcpi_div/n514_s3  (
	.I0(\core/pcpi_div/quotient [30]),
	.I1(\core/pcpi_div/quotient [29]),
	.I2(\core/pcpi_div/quotient [28]),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n514_6 )
);
defparam \core/pcpi_div/n514_s3 .INIT=16'hFE00;
LUT3 \core/pcpi_div/n516_s3  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/dividend [27]),
	.I2(\core/pcpi_div/n518_8 ),
	.F(\core/pcpi_div/n516_6 )
);
defparam \core/pcpi_div/n516_s3 .INIT=8'h10;
LUT2 \core/pcpi_div/n516_s4  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/dividend [25]),
	.F(\core/pcpi_div/n516_7 )
);
defparam \core/pcpi_div/n516_s4 .INIT=4'h1;
LUT4 \core/pcpi_div/n517_s3  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/n518_8 ),
	.I2(\core/pcpi_div/n527_4 ),
	.I3(\core/pcpi_div/n516_7 ),
	.F(\core/pcpi_div/n517_6 )
);
defparam \core/pcpi_div/n517_s3 .INIT=16'h4000;
LUT4 \core/pcpi_div/n517_s4  (
	.I0(\core/pcpi_div/quotient [27]),
	.I1(\core/pcpi_div/quotient [26]),
	.I2(\core/pcpi_div/quotient [25]),
	.I3(\core/pcpi_div/n519_6 ),
	.F(\core/pcpi_div/n517_7 )
);
defparam \core/pcpi_div/n517_s4 .INIT=16'h0100;
LUT3 \core/pcpi_div/n518_s4  (
	.I0(\core/pcpi_div/quotient [26]),
	.I1(\core/pcpi_div/quotient [25]),
	.I2(\core/pcpi_div/n519_6 ),
	.F(\core/pcpi_div/n518_7 )
);
defparam \core/pcpi_div/n518_s4 .INIT=8'h10;
LUT3 \core/pcpi_div/n518_s5  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n521_6 ),
	.F(\core/pcpi_div/n518_8 )
);
defparam \core/pcpi_div/n518_s5 .INIT=8'h10;
LUT4 \core/pcpi_div/n518_s7  (
	.I0(\core/pcpi_div/n518_7 ),
	.I1(\core/pcpi_div/dividend [27]),
	.I2(\core/pcpi_div/instr_any_div_rem_4 ),
	.I3(\core/pcpi_div/outsign ),
	.F(\core/pcpi_div/n518_10 )
);
defparam \core/pcpi_div/n518_s7 .INIT=16'h0A3F;
LUT3 \core/pcpi_div/n519_s3  (
	.I0(\core/pcpi_div/quotient [24]),
	.I1(\core/pcpi_div/quotient [23]),
	.I2(\core/pcpi_div/n523_4 ),
	.F(\core/pcpi_div/n519_6 )
);
defparam \core/pcpi_div/n519_s3 .INIT=8'h10;
LUT3 \core/pcpi_div/n521_s3  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/n522_6 ),
	.F(\core/pcpi_div/n521_6 )
);
defparam \core/pcpi_div/n521_s3 .INIT=8'h10;
LUT3 \core/pcpi_div/n522_s3  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/dividend [20]),
	.I2(\core/pcpi_div/dividend [19]),
	.F(\core/pcpi_div/n522_6 )
);
defparam \core/pcpi_div/n522_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n523_s4  (
	.I0(\core/pcpi_div/quotient [20]),
	.I1(\core/pcpi_div/quotient [12]),
	.I2(\core/pcpi_div/n532_7 ),
	.I3(\core/pcpi_div/n523_10 ),
	.F(\core/pcpi_div/n523_7 )
);
defparam \core/pcpi_div/n523_s4 .INIT=16'h1000;
LUT3 \core/pcpi_div/n523_s5  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/n522_6 ),
	.I2(\core/pcpi_div/n527_4 ),
	.F(\core/pcpi_div/n523_8 )
);
defparam \core/pcpi_div/n523_s5 .INIT=8'h40;
LUT4 \core/pcpi_div/n523_s6  (
	.I0(\core/pcpi_div/outsign ),
	.I1(\core/pcpi_div/dividend [22]),
	.I2(\core/pcpi_div/quotient [22]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n523_9 )
);
defparam \core/pcpi_div/n523_s6 .INIT=16'hBB0F;
LUT3 \core/pcpi_div/n525_s3  (
	.I0(\core/pcpi_div/quotient [12]),
	.I1(\core/pcpi_div/n532_7 ),
	.I2(\core/pcpi_div/n523_10 ),
	.F(\core/pcpi_div/n525_6 )
);
defparam \core/pcpi_div/n525_s3 .INIT=8'h40;
LUT3 \core/pcpi_div/n528_s3  (
	.I0(\core/pcpi_div/quotient [12]),
	.I1(\core/pcpi_div/n532_7 ),
	.I2(\core/pcpi_div/n528_7 ),
	.F(\core/pcpi_div/n528_6 )
);
defparam \core/pcpi_div/n528_s3 .INIT=8'h40;
LUT2 \core/pcpi_div/n529_s2  (
	.I0(\core/pcpi_div/quotient [15]),
	.I1(\core/pcpi_div/n530_7 ),
	.F(\core/pcpi_div/n529_5 )
);
defparam \core/pcpi_div/n529_s2 .INIT=4'h4;
LUT3 \core/pcpi_div/n531_s2  (
	.I0(\core/pcpi_div/quotient [13]),
	.I1(\core/pcpi_div/quotient [12]),
	.I2(\core/pcpi_div/n532_7 ),
	.F(\core/pcpi_div/n531_5 )
);
defparam \core/pcpi_div/n531_s2 .INIT=8'h10;
LUT2 \core/pcpi_div/n531_s3  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/n532_6 ),
	.F(\core/pcpi_div/n531_6 )
);
defparam \core/pcpi_div/n531_s3 .INIT=4'h4;
LUT4 \core/pcpi_div/n532_s3  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/dividend [11]),
	.I2(\core/pcpi_div/dividend [10]),
	.I3(\core/pcpi_div/n533_6 ),
	.F(\core/pcpi_div/n532_6 )
);
defparam \core/pcpi_div/n532_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n532_s4  (
	.I0(\core/pcpi_div/quotient [11]),
	.I1(\core/pcpi_div/quotient [10]),
	.I2(\core/pcpi_div/quotient [9]),
	.I3(\core/pcpi_div/n536_5 ),
	.F(\core/pcpi_div/n532_7 )
);
defparam \core/pcpi_div/n532_s4 .INIT=16'h0100;
LUT3 \core/pcpi_div/n533_s3  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/dividend [8]),
	.I2(\core/pcpi_div/n537_7 ),
	.F(\core/pcpi_div/n533_6 )
);
defparam \core/pcpi_div/n533_s3 .INIT=8'h10;
LUT3 \core/pcpi_div/n534_s3  (
	.I0(\core/pcpi_div/quotient [10]),
	.I1(\core/pcpi_div/quotient [9]),
	.I2(\core/pcpi_div/n536_5 ),
	.F(\core/pcpi_div/n534_6 )
);
defparam \core/pcpi_div/n534_s3 .INIT=8'h10;
LUT3 \core/pcpi_div/n536_s2  (
	.I0(\core/pcpi_div/quotient [8]),
	.I1(\core/pcpi_div/quotient [7]),
	.I2(\core/pcpi_div/n538_7 ),
	.F(\core/pcpi_div/n536_5 )
);
defparam \core/pcpi_div/n536_s2 .INIT=8'h10;
LUT2 \core/pcpi_div/n536_s3  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/n537_7 ),
	.F(\core/pcpi_div/n536_6 )
);
defparam \core/pcpi_div/n536_s3 .INIT=4'h4;
LUT4 \core/pcpi_div/n538_s4  (
	.I0(\core/pcpi_div/quotient [6]),
	.I1(\core/pcpi_div/quotient [5]),
	.I2(\core/pcpi_div/quotient [4]),
	.I3(\core/pcpi_div/n540_6 ),
	.F(\core/pcpi_div/n538_7 )
);
defparam \core/pcpi_div/n538_s4 .INIT=16'h0100;
LUT2 \core/pcpi_div/n538_s5  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/n541_5 ),
	.F(\core/pcpi_div/n538_8 )
);
defparam \core/pcpi_div/n538_s5 .INIT=4'h4;
LUT2 \core/pcpi_div/n538_s6  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/dividend [5]),
	.F(\core/pcpi_div/n538_9 )
);
defparam \core/pcpi_div/n538_s6 .INIT=4'h1;
LUT4 \core/pcpi_div/n540_s3  (
	.I0(\core/pcpi_div/quotient [3]),
	.I1(\core/pcpi_div/quotient [2]),
	.I2(\core/pcpi_div/quotient [1]),
	.I3(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n540_6 )
);
defparam \core/pcpi_div/n540_s3 .INIT=16'h0001;
LUT3 \core/pcpi_div/n540_s4  (
	.I0(\core/pcpi_div/n540_6 ),
	.I1(\core/pcpi_div/quotient [4]),
	.I2(\core/pcpi_div/quotient [5]),
	.F(\core/pcpi_div/n540_7 )
);
defparam \core/pcpi_div/n540_s4 .INIT=8'hD0;
LUT4 \core/pcpi_div/n540_s5  (
	.I0(\core/pcpi_div/n538_8 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/dividend [5]),
	.I3(\core/pcpi_div/instr_any_div_rem_4 ),
	.F(\core/pcpi_div/n540_8 )
);
defparam \core/pcpi_div/n540_s5 .INIT=16'hB4CC;
LUT4 \core/pcpi_div/n541_s2  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/dividend [2]),
	.I2(\core/pcpi_div/dividend [1]),
	.I3(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n541_5 )
);
defparam \core/pcpi_div/n541_s2 .INIT=16'h0001;
LUT3 \core/pcpi_div/n542_s2  (
	.I0(\core/pcpi_div/quotient [2]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/quotient [0]),
	.F(\core/pcpi_div/n542_5 )
);
defparam \core/pcpi_div/n542_s2 .INIT=8'h01;
LUT3 \core/pcpi_div/n542_s3  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/dividend [1]),
	.I2(\core/pcpi_div/dividend [0]),
	.F(\core/pcpi_div/n542_6 )
);
defparam \core/pcpi_div/n542_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n773_s2  (
	.I0(\core/reg_op1 [28]),
	.I1(\core/reg_op1 [24]),
	.I2(\core/pcpi_div/n773_9 ),
	.I3(\core/pcpi_div/n780_5 ),
	.F(\core/pcpi_div/n773_5 )
);
defparam \core/pcpi_div/n773_s2 .INIT=16'h1000;
LUT2 \core/pcpi_div/n773_s3  (
	.I0(\core/pcpi_div/instr_rem ),
	.I1(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n773_6 )
);
defparam \core/pcpi_div/n773_s3 .INIT=4'h1;
LUT3 \core/pcpi_div/n774_s2  (
	.I0(\core/pcpi_div/instr_div ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n774_5 )
);
defparam \core/pcpi_div/n774_s2 .INIT=8'hE0;
LUT3 \core/pcpi_div/n776_s3  (
	.I0(\core/reg_op1 [27]),
	.I1(\core/reg_op1 [26]),
	.I2(\core/reg_op1 [25]),
	.F(\core/pcpi_div/n776_6 )
);
defparam \core/pcpi_div/n776_s3 .INIT=8'h01;
LUT2 \core/pcpi_div/n780_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/pcpi_div/n782_5 ),
	.F(\core/pcpi_div/n780_5 )
);
defparam \core/pcpi_div/n780_s2 .INIT=4'h4;
LUT4 \core/pcpi_div/n782_s2  (
	.I0(\core/reg_op1 [21]),
	.I1(\core/reg_op1 [20]),
	.I2(\core/reg_op1 [19]),
	.I3(\core/pcpi_div/n783_5 ),
	.F(\core/pcpi_div/n782_5 )
);
defparam \core/pcpi_div/n782_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n783_s2  (
	.I0(\core/reg_op1 [18]),
	.I1(\core/reg_op1 [17]),
	.I2(\core/reg_op1 [16]),
	.I3(\core/pcpi_div/n786_5 ),
	.F(\core/pcpi_div/n783_5 )
);
defparam \core/pcpi_div/n783_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n786_s2  (
	.I0(\core/reg_op1 [15]),
	.I1(\core/reg_op1 [14]),
	.I2(\core/reg_op1 [13]),
	.I3(\core/pcpi_div/n789_5 ),
	.F(\core/pcpi_div/n786_5 )
);
defparam \core/pcpi_div/n786_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n789_s2  (
	.I0(\core/reg_op1 [12]),
	.I1(\core/reg_op1 [11]),
	.I2(\core/reg_op1 [10]),
	.I3(\core/pcpi_div/n792_5 ),
	.F(\core/pcpi_div/n789_5 )
);
defparam \core/pcpi_div/n789_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n792_s2  (
	.I0(\core/reg_op1 [9]),
	.I1(\core/reg_op1 [8]),
	.I2(\core/reg_op1 [7]),
	.I3(\core/pcpi_div/n795_5 ),
	.F(\core/pcpi_div/n792_5 )
);
defparam \core/pcpi_div/n792_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n795_s2  (
	.I0(\core/reg_op1 [6]),
	.I1(\core/reg_op1 [5]),
	.I2(\core/reg_op1 [4]),
	.I3(\core/pcpi_div/n798_5 ),
	.F(\core/pcpi_div/n795_5 )
);
defparam \core/pcpi_div/n795_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n798_s2  (
	.I0(\core/reg_op1 [3]),
	.I1(\core/reg_op1 [2]),
	.I2(\core/reg_op1 [0]),
	.I3(\core/reg_op1 [1]),
	.F(\core/pcpi_div/n798_5 )
);
defparam \core/pcpi_div/n798_s2 .INIT=16'h0001;
LUT3 \core/pcpi_div/n840_s3  (
	.I0(\core/reg_op2 [25]),
	.I1(\core/reg_op2 [26]),
	.I2(\core/reg_op2 [27]),
	.F(\core/pcpi_div/n840_6 )
);
defparam \core/pcpi_div/n840_s3 .INIT=8'h01;
LUT4 \core/pcpi_div/n846_s2  (
	.I0(\core/reg_op2 [19]),
	.I1(\core/reg_op2 [20]),
	.I2(\core/reg_op2 [21]),
	.I3(\core/pcpi_div/n847_5 ),
	.F(\core/pcpi_div/n846_5 )
);
defparam \core/pcpi_div/n846_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n847_s2  (
	.I0(\core/reg_op2 [16]),
	.I1(\core/reg_op2 [17]),
	.I2(\core/reg_op2 [18]),
	.I3(\core/pcpi_div/n850_5 ),
	.F(\core/pcpi_div/n847_5 )
);
defparam \core/pcpi_div/n847_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n850_s2  (
	.I0(\core/reg_op2 [15]),
	.I1(\core/reg_op2 [14]),
	.I2(\core/reg_op2 [13]),
	.I3(\core/pcpi_div/n853_5 ),
	.F(\core/pcpi_div/n850_5 )
);
defparam \core/pcpi_div/n850_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n853_s2  (
	.I0(\core/reg_op2 [12]),
	.I1(\core/reg_op2 [11]),
	.I2(\core/reg_op2 [10]),
	.I3(\core/pcpi_div/n856_5 ),
	.F(\core/pcpi_div/n853_5 )
);
defparam \core/pcpi_div/n853_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n856_s2  (
	.I0(\core/reg_op2 [7]),
	.I1(\core/reg_op2 [9]),
	.I2(\core/reg_op2 [8]),
	.I3(\core/pcpi_div/n859_5 ),
	.F(\core/pcpi_div/n856_5 )
);
defparam \core/pcpi_div/n856_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n859_s2  (
	.I0(\core/reg_op2 [6]),
	.I1(\core/reg_op2 [5]),
	.I2(\core/reg_op2 [4]),
	.I3(\core/pcpi_div/n862_5 ),
	.F(\core/pcpi_div/n859_5 )
);
defparam \core/pcpi_div/n859_s2 .INIT=16'h0100;
LUT4 \core/pcpi_div/n862_s2  (
	.I0(\core/reg_op2 [3]),
	.I1(\core/reg_op2 [2]),
	.I2(\core/reg_op2 [1]),
	.I3(\core/reg_op2 [0]),
	.F(\core/pcpi_div/n862_5 )
);
defparam \core/pcpi_div/n862_s2 .INIT=16'h0001;
LUT2 \core/pcpi_div/n38_s3  (
	.I0(\core/pcpi_insn [30]),
	.I1(\core/pcpi_insn [31]),
	.F(\core/pcpi_div/n38_6 )
);
defparam \core/pcpi_div/n38_s3 .INIT=4'h1;
LUT4 \core/pcpi_div/n38_s4  (
	.I0(\core/pcpi_div/n38_8 ),
	.I1(\core/pcpi_insn [0]),
	.I2(\core/pcpi_insn [1]),
	.I3(\core/pcpi_div/n38_9 ),
	.F(\core/pcpi_div/n38_7 )
);
defparam \core/pcpi_div/n38_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s4  (
	.I0(\core/pcpi_div/dividend_31_10 ),
	.I1(\core/pcpi_div/dividend_31_11 ),
	.I2(\core/pcpi_div/dividend_31_12 ),
	.I3(\core/pcpi_div/dividend_31_13 ),
	.F(\core/pcpi_div/dividend_31_8 )
);
defparam \core/pcpi_div/dividend_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s5  (
	.I0(\core/pcpi_div/dividend_31_14 ),
	.I1(\core/pcpi_div/dividend_31_15 ),
	.I2(\core/pcpi_div/dividend_31_16 ),
	.I3(\core/pcpi_div/dividend_31_17 ),
	.F(\core/pcpi_div/dividend_31_9 )
);
defparam \core/pcpi_div/dividend_31_s5 .INIT=16'h8000;
LUT4 \core/pcpi_div/n318_s6  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/quotient_msk [7]),
	.I2(\core/pcpi_div/quotient_msk [8]),
	.I3(\core/pcpi_div/quotient_msk [9]),
	.F(\core/pcpi_div/n318_9 )
);
defparam \core/pcpi_div/n318_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s7  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/quotient_msk [15]),
	.I2(\core/pcpi_div/quotient_msk [16]),
	.I3(\core/pcpi_div/quotient_msk [17]),
	.F(\core/pcpi_div/n318_10 )
);
defparam \core/pcpi_div/n318_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s8  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/quotient_msk [11]),
	.I2(\core/pcpi_div/quotient_msk [12]),
	.I3(\core/pcpi_div/quotient_msk [13]),
	.F(\core/pcpi_div/n318_11 )
);
defparam \core/pcpi_div/n318_s8 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s9  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/quotient_msk [19]),
	.I2(\core/pcpi_div/quotient_msk [20]),
	.I3(\core/pcpi_div/quotient_msk [21]),
	.F(\core/pcpi_div/n318_12 )
);
defparam \core/pcpi_div/n318_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/n318_s10  (
	.I0(\core/pcpi_div/quotient_msk [29]),
	.I1(\core/pcpi_div/quotient_msk [30]),
	.I2(\core/pcpi_div/quotient_msk [31]),
	.I3(\core/pcpi_div/running ),
	.F(\core/pcpi_div/n318_13 )
);
defparam \core/pcpi_div/n318_s10 .INIT=16'h0100;
LUT4 \core/pcpi_div/n523_s7  (
	.I0(\core/pcpi_div/quotient [19]),
	.I1(\core/pcpi_div/quotient [18]),
	.I2(\core/pcpi_div/quotient [17]),
	.I3(\core/pcpi_div/n528_7 ),
	.F(\core/pcpi_div/n523_10 )
);
defparam \core/pcpi_div/n523_s7 .INIT=16'h0100;
LUT4 \core/pcpi_div/n528_s4  (
	.I0(\core/pcpi_div/quotient [16]),
	.I1(\core/pcpi_div/quotient [15]),
	.I2(\core/pcpi_div/quotient [14]),
	.I3(\core/pcpi_div/quotient [13]),
	.F(\core/pcpi_div/n528_7 )
);
defparam \core/pcpi_div/n528_s4 .INIT=16'h0001;
LUT4 \core/pcpi_div/n38_s5  (
	.I0(\core/pcpi_insn [2]),
	.I1(\core/pcpi_insn [3]),
	.I2(\core/pcpi_insn [4]),
	.I3(\core/pcpi_insn [5]),
	.F(\core/pcpi_div/n38_8 )
);
defparam \core/pcpi_div/n38_s5 .INIT=16'h1000;
LUT4 \core/pcpi_div/n38_s6  (
	.I0(\core/pcpi_insn [6]),
	.I1(n519_5),
	.I2(\core/pcpi_div/n38_10 ),
	.I3(\core/pcpi_valid ),
	.F(\core/pcpi_div/n38_9 )
);
defparam \core/pcpi_div/n38_s6 .INIT=16'h1000;
LUT4 \core/pcpi_div/dividend_31_s6  (
	.I0(\core/pcpi_div/divisor [54]),
	.I1(\core/pcpi_div/divisor [53]),
	.I2(\core/pcpi_div/divisor [52]),
	.I3(\core/pcpi_div/divisor [51]),
	.F(\core/pcpi_div/dividend_31_10 )
);
defparam \core/pcpi_div/dividend_31_s6 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s7  (
	.I0(\core/pcpi_div/divisor [62]),
	.I1(\core/pcpi_div/divisor [61]),
	.I2(\core/pcpi_div/divisor [60]),
	.I3(\core/pcpi_div/divisor [59]),
	.F(\core/pcpi_div/dividend_31_11 )
);
defparam \core/pcpi_div/dividend_31_s7 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s8  (
	.I0(\core/pcpi_div/divisor [50]),
	.I1(\core/pcpi_div/divisor [49]),
	.I2(\core/pcpi_div/divisor [48]),
	.I3(\core/pcpi_div/divisor [47]),
	.F(\core/pcpi_div/dividend_31_12 )
);
defparam \core/pcpi_div/dividend_31_s8 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s9  (
	.I0(\core/pcpi_div/divisor [58]),
	.I1(\core/pcpi_div/divisor [57]),
	.I2(\core/pcpi_div/divisor [56]),
	.I3(\core/pcpi_div/divisor [55]),
	.F(\core/pcpi_div/dividend_31_13 )
);
defparam \core/pcpi_div/dividend_31_s9 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s10  (
	.I0(\core/pcpi_div/divisor [38]),
	.I1(\core/pcpi_div/divisor [37]),
	.I2(\core/pcpi_div/divisor [36]),
	.I3(\core/pcpi_div/divisor [35]),
	.F(\core/pcpi_div/dividend_31_14 )
);
defparam \core/pcpi_div/dividend_31_s10 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s11  (
	.I0(\core/pcpi_div/divisor [42]),
	.I1(\core/pcpi_div/divisor [41]),
	.I2(\core/pcpi_div/divisor [40]),
	.I3(\core/pcpi_div/divisor [39]),
	.F(\core/pcpi_div/dividend_31_15 )
);
defparam \core/pcpi_div/dividend_31_s11 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s12  (
	.I0(\core/pcpi_div/divisor [46]),
	.I1(\core/pcpi_div/divisor [45]),
	.I2(\core/pcpi_div/divisor [44]),
	.I3(\core/pcpi_div/divisor [43]),
	.F(\core/pcpi_div/dividend_31_16 )
);
defparam \core/pcpi_div/dividend_31_s12 .INIT=16'h0001;
LUT4 \core/pcpi_div/dividend_31_s13  (
	.I0(\core/pcpi_div/divisor [34]),
	.I1(\core/pcpi_div/divisor [33]),
	.I2(\core/pcpi_div/divisor [32]),
	.I3(\core/pcpi_div/n546_192 ),
	.F(\core/pcpi_div/dividend_31_17 )
);
defparam \core/pcpi_div/dividend_31_s13 .INIT=16'h0100;
LUT3 \core/pcpi_div/n38_s7  (
	.I0(\core/pcpi_insn [26]),
	.I1(\core/pcpi_insn [27]),
	.I2(\core/pcpi_insn [25]),
	.F(\core/pcpi_div/n38_10 )
);
defparam \core/pcpi_div/n38_s7 .INIT=8'h10;
LUT4 \core/pcpi_div/n524_s3  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/dividend [19]),
	.I2(\core/pcpi_div/dividend [18]),
	.I3(\core/pcpi_div/n527_4 ),
	.F(\core/pcpi_div/n524_7 )
);
defparam \core/pcpi_div/n524_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n526_s4  (
	.I0(\core/pcpi_div/quotient [17]),
	.I1(\core/pcpi_div/quotient [12]),
	.I2(\core/pcpi_div/n532_7 ),
	.I3(\core/pcpi_div/n528_7 ),
	.F(\core/pcpi_div/n526_8 )
);
defparam \core/pcpi_div/n526_s4 .INIT=16'h1000;
LUT4 \core/pcpi_div/n530_s3  (
	.I0(\core/pcpi_div/quotient [14]),
	.I1(\core/pcpi_div/quotient [13]),
	.I2(\core/pcpi_div/quotient [12]),
	.I3(\core/pcpi_div/n532_7 ),
	.F(\core/pcpi_div/n530_7 )
);
defparam \core/pcpi_div/n530_s3 .INIT=16'h0100;
LUT3 \core/pcpi_div/n527_s4  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/dividend [13]),
	.I2(\core/pcpi_div/n532_6 ),
	.F(\core/pcpi_div/n527_8 )
);
defparam \core/pcpi_div/n527_s4 .INIT=8'h10;
LUT4 \core/pcpi_div/n537_s3  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/n538_8 ),
	.I2(\core/pcpi_div/dividend [6]),
	.I3(\core/pcpi_div/dividend [5]),
	.F(\core/pcpi_div/n537_7 )
);
defparam \core/pcpi_div/n537_s3 .INIT=16'h0004;
LUT4 \core/pcpi_div/n773_s5  (
	.I0(\core/reg_op1 [23]),
	.I1(\core/reg_op1 [27]),
	.I2(\core/reg_op1 [26]),
	.I3(\core/reg_op1 [25]),
	.F(\core/pcpi_div/n773_9 )
);
defparam \core/pcpi_div/n773_s5 .INIT=16'h0001;
LUT4 \core/pcpi_div/n514_s4  (
	.I0(\core/pcpi_div/n517_7 ),
	.I1(\core/pcpi_div/outsign ),
	.I2(\core/pcpi_div/n514_6 ),
	.I3(\core/pcpi_div/quotient [31]),
	.F(\core/pcpi_div/n514_8 )
);
defparam \core/pcpi_div/n514_s4 .INIT=16'h0BF4;
LUT4 \core/pcpi_div/n535_s3  (
	.I0(\core/pcpi_div/quotient [9]),
	.I1(\core/pcpi_div/quotient [8]),
	.I2(\core/pcpi_div/quotient [7]),
	.I3(\core/pcpi_div/n538_7 ),
	.F(\core/pcpi_div/n535_7 )
);
defparam \core/pcpi_div/n535_s3 .INIT=16'h0100;
LUT4 \core/pcpi_div/n776_s4  (
	.I0(\core/reg_op1 [24]),
	.I1(\core/reg_op1 [23]),
	.I2(\core/reg_op1 [22]),
	.I3(\core/pcpi_div/n782_5 ),
	.F(\core/pcpi_div/n776_8 )
);
defparam \core/pcpi_div/n776_s4 .INIT=16'h0100;
LUT3 \core/pcpi_div/n781_s2  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/pcpi_div/n782_5 ),
	.I2(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n781_6 )
);
defparam \core/pcpi_div/n781_s2 .INIT=8'hB0;
LUT4 \core/pcpi_div/n780_s3  (
	.I0(\core/reg_op1 [22]),
	.I1(\core/pcpi_div/n782_5 ),
	.I2(\core/reg_op1 [23]),
	.I3(\core/pcpi_div/n774_5 ),
	.F(\core/pcpi_div/n780_7 )
);
defparam \core/pcpi_div/n780_s3 .INIT=16'hFB00;
LUT4 \core/pcpi_div/n520_s3  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/dividend [18]),
	.I2(\core/pcpi_div/n521_6 ),
	.I3(\core/pcpi_div/n527_4 ),
	.F(\core/pcpi_div/n520_7 )
);
defparam \core/pcpi_div/n520_s3 .INIT=16'h1000;
LUT4 \core/pcpi_div/n840_s4  (
	.I0(\core/reg_op2 [23]),
	.I1(\core/reg_op2 [24]),
	.I2(\core/reg_op2 [22]),
	.I3(\core/pcpi_div/n846_5 ),
	.F(\core/pcpi_div/n840_8 )
);
defparam \core/pcpi_div/n840_s4 .INIT=16'h0100;
LUT3 \core/pcpi_div/n845_s2  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/pcpi_div/n846_5 ),
	.I2(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n845_6 )
);
defparam \core/pcpi_div/n845_s2 .INIT=8'hB0;
LUT4 \core/pcpi_div/n844_s2  (
	.I0(\core/reg_op2 [22]),
	.I1(\core/pcpi_div/n846_5 ),
	.I2(\core/reg_op2 [23]),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n844_6 )
);
defparam \core/pcpi_div/n844_s2 .INIT=16'hFB00;
LUT4 \core/pcpi_div/n839_s2  (
	.I0(\core/pcpi_div/n316_7 ),
	.I1(\core/reg_op2 [22]),
	.I2(\core/pcpi_div/n846_5 ),
	.I3(\core/pcpi_div/n837_6 ),
	.F(\core/pcpi_div/n839_6 )
);
defparam \core/pcpi_div/n839_s2 .INIT=16'hDF00;
LUT4 \core/pcpi_div/n803_s2  (
	.I0(\core/reg_op1 [0]),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n803_6 )
);
defparam \core/pcpi_div/n803_s2 .INIT=16'hA800;
LUT4 \core/pcpi_div/n800_s2  (
	.I0(\core/pcpi_div/n798_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n800_6 )
);
defparam \core/pcpi_div/n800_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n797_s2  (
	.I0(\core/pcpi_div/n795_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n797_6 )
);
defparam \core/pcpi_div/n797_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n794_s2  (
	.I0(\core/pcpi_div/n792_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n794_6 )
);
defparam \core/pcpi_div/n794_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n791_s2  (
	.I0(\core/pcpi_div/n789_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n791_6 )
);
defparam \core/pcpi_div/n791_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n788_s2  (
	.I0(\core/pcpi_div/n786_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n788_6 )
);
defparam \core/pcpi_div/n788_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n785_s2  (
	.I0(\core/pcpi_div/n783_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n785_6 )
);
defparam \core/pcpi_div/n785_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n782_s3  (
	.I0(\core/pcpi_div/n782_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n782_7 )
);
defparam \core/pcpi_div/n782_s3 .INIT=16'h5400;
LUT4 \core/pcpi_div/n779_s2  (
	.I0(\core/pcpi_div/n776_8 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n779_6 )
);
defparam \core/pcpi_div/n779_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n775_s2  (
	.I0(\core/pcpi_div/n773_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op1 [31]),
	.F(\core/pcpi_div/n775_6 )
);
defparam \core/pcpi_div/n775_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n867_s2  (
	.I0(\core/reg_op2 [0]),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n867_6 )
);
defparam \core/pcpi_div/n867_s2 .INIT=16'hA800;
LUT4 \core/pcpi_div/n864_s2  (
	.I0(\core/pcpi_div/n862_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n864_6 )
);
defparam \core/pcpi_div/n864_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n861_s2  (
	.I0(\core/pcpi_div/n859_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n861_6 )
);
defparam \core/pcpi_div/n861_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n858_s2  (
	.I0(\core/pcpi_div/n856_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n858_6 )
);
defparam \core/pcpi_div/n858_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n855_s2  (
	.I0(\core/pcpi_div/n853_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n855_6 )
);
defparam \core/pcpi_div/n855_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n852_s2  (
	.I0(\core/pcpi_div/n850_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n852_6 )
);
defparam \core/pcpi_div/n852_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n849_s2  (
	.I0(\core/pcpi_div/n847_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n849_6 )
);
defparam \core/pcpi_div/n849_s2 .INIT=16'h5400;
LUT4 \core/pcpi_div/n846_s3  (
	.I0(\core/pcpi_div/n846_5 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n846_7 )
);
defparam \core/pcpi_div/n846_s3 .INIT=16'h5400;
LUT4 \core/pcpi_div/n843_s2  (
	.I0(\core/pcpi_div/n840_8 ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/instr_rem ),
	.I3(\core/reg_op2 [31]),
	.F(\core/pcpi_div/n843_6 )
);
defparam \core/pcpi_div/n843_s2 .INIT=16'h5400;
LUT3 \core/pcpi_div/n518_s8  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/instr_divu ),
	.I2(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n518_12 )
);
defparam \core/pcpi_div/n518_s8 .INIT=8'h02;
LUT4 \core/pcpi_div/n544_s2  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/quotient [1]),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n544_6 )
);
defparam \core/pcpi_div/n544_s2 .INIT=16'hCCCA;
LUT4 \core/pcpi_div/n518_s9  (
	.I0(\core/pcpi_div/instr_divu ),
	.I1(\core/pcpi_div/instr_div ),
	.I2(\core/pcpi_div/n518_7 ),
	.I3(\core/pcpi_div/quotient [27]),
	.F(\core/pcpi_div/n518_14 )
);
defparam \core/pcpi_div/n518_s9 .INIT=16'h0E00;
LUT4 \core/pcpi_div/n545_s1  (
	.I0(\core/pcpi_div/quotient [0]),
	.I1(\core/pcpi_div/dividend [0]),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/n545_5 )
);
defparam \core/pcpi_div/n545_s1 .INIT=16'hAAAC;
LUT4 \core/pcpi_div/instr_any_div_rem_s2  (
	.I0(\core/pcpi_div/instr_remu ),
	.I1(\core/pcpi_div/instr_rem ),
	.I2(\core/pcpi_div/instr_divu ),
	.I3(\core/pcpi_div/instr_div ),
	.F(\core/pcpi_div/instr_any_div_rem )
);
defparam \core/pcpi_div/instr_any_div_rem_s2 .INIT=16'hFFFE;
LUT4 \core/pcpi_div/n868_s1  (
	.I0(\core/pcpi_div/divisor [32]),
	.I1(\core/reg_op2 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n868_5 )
);
defparam \core/pcpi_div/n868_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n804_s1  (
	.I0(\core/pcpi_div/n673_3 ),
	.I1(\core/reg_op1 [0]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n804_5 )
);
defparam \core/pcpi_div/n804_s1 .INIT=16'hACAA;
LUT4 \core/pcpi_div/n1784_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n1784_7 )
);
defparam \core/pcpi_div/n1784_s2 .INIT=16'h7F77;
LUT4 \core/pcpi_div/n1783_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/pcpi_wait_q ),
	.I3(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/n1783_7 )
);
defparam \core/pcpi_div/n1783_s2 .INIT=16'h0800;
LUT3 \core/pcpi_div/divisor_30_s3  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_30_8 )
);
defparam \core/pcpi_div/divisor_30_s3 .INIT=8'h08;
LUT4 \core/pcpi_div/start_s2  (
	.I0(\core/pcpi_div/running ),
	.I1(\core/pcpi_div/pcpi_wait_q ),
	.I2(\core/pcpi_div_wait ),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/start_6 )
);
defparam \core/pcpi_div/start_s2 .INIT=16'h30BA;
LUT2 \core/pcpi_div/start_s3  (
	.I0(\core/pcpi_div/pcpi_wait_q ),
	.I1(\core/pcpi_div_wait ),
	.F(\core/pcpi_div/start )
);
defparam \core/pcpi_div/start_s3 .INIT=4'h4;
LUT4 \core/pcpi_div/n529_s4  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/dividend [14]),
	.I2(\core/pcpi_div/dividend [13]),
	.I3(\core/pcpi_div/n532_6 ),
	.F(\core/pcpi_div/n529_8 )
);
defparam \core/pcpi_div/n529_s4 .INIT=16'h0100;
LUT4 \core/pcpi_div/quotient_0_s4  (
	.I0(\core/pcpi_div/quotient_msk [0]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_0_9 )
);
defparam \core/pcpi_div/quotient_0_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_1_s4  (
	.I0(\core/pcpi_div/quotient_msk [1]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_1_9 )
);
defparam \core/pcpi_div/quotient_1_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_2_s4  (
	.I0(\core/pcpi_div/quotient_msk [2]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_2_9 )
);
defparam \core/pcpi_div/quotient_2_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_3_s4  (
	.I0(\core/pcpi_div/quotient_msk [3]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_3_9 )
);
defparam \core/pcpi_div/quotient_3_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_4_s4  (
	.I0(\core/pcpi_div/quotient_msk [4]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_4_9 )
);
defparam \core/pcpi_div/quotient_4_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_5_s4  (
	.I0(\core/pcpi_div/quotient_msk [5]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_5_9 )
);
defparam \core/pcpi_div/quotient_5_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_6_s4  (
	.I0(\core/pcpi_div/quotient_msk [6]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_6_9 )
);
defparam \core/pcpi_div/quotient_6_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_7_s4  (
	.I0(\core/pcpi_div/quotient_msk [7]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_7_9 )
);
defparam \core/pcpi_div/quotient_7_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_8_s4  (
	.I0(\core/pcpi_div/quotient_msk [8]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_8_9 )
);
defparam \core/pcpi_div/quotient_8_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_9_s4  (
	.I0(\core/pcpi_div/quotient_msk [9]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_9_9 )
);
defparam \core/pcpi_div/quotient_9_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_10_s4  (
	.I0(\core/pcpi_div/quotient_msk [10]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_10_9 )
);
defparam \core/pcpi_div/quotient_10_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_11_s4  (
	.I0(\core/pcpi_div/quotient_msk [11]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_11_9 )
);
defparam \core/pcpi_div/quotient_11_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_12_s4  (
	.I0(\core/pcpi_div/quotient_msk [12]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_12_9 )
);
defparam \core/pcpi_div/quotient_12_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_13_s4  (
	.I0(\core/pcpi_div/quotient_msk [13]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_13_9 )
);
defparam \core/pcpi_div/quotient_13_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_14_s4  (
	.I0(\core/pcpi_div/quotient_msk [14]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_14_9 )
);
defparam \core/pcpi_div/quotient_14_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_15_s4  (
	.I0(\core/pcpi_div/quotient_msk [15]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_15_9 )
);
defparam \core/pcpi_div/quotient_15_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_16_s4  (
	.I0(\core/pcpi_div/quotient_msk [16]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_16_9 )
);
defparam \core/pcpi_div/quotient_16_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_17_s4  (
	.I0(\core/pcpi_div/quotient_msk [17]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_17_9 )
);
defparam \core/pcpi_div/quotient_17_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_18_s4  (
	.I0(\core/pcpi_div/quotient_msk [18]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_18_9 )
);
defparam \core/pcpi_div/quotient_18_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_19_s4  (
	.I0(\core/pcpi_div/quotient_msk [19]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_19_9 )
);
defparam \core/pcpi_div/quotient_19_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_20_s4  (
	.I0(\core/pcpi_div/quotient_msk [20]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_20_9 )
);
defparam \core/pcpi_div/quotient_20_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_21_s4  (
	.I0(\core/pcpi_div/quotient_msk [21]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_21_9 )
);
defparam \core/pcpi_div/quotient_21_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_22_s4  (
	.I0(\core/pcpi_div/quotient_msk [22]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_22_9 )
);
defparam \core/pcpi_div/quotient_22_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_23_s4  (
	.I0(\core/pcpi_div/quotient_msk [23]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_23_9 )
);
defparam \core/pcpi_div/quotient_23_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_24_s4  (
	.I0(\core/pcpi_div/quotient_msk [24]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_24_9 )
);
defparam \core/pcpi_div/quotient_24_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_25_s4  (
	.I0(\core/pcpi_div/quotient_msk [25]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_25_9 )
);
defparam \core/pcpi_div/quotient_25_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_26_s4  (
	.I0(\core/pcpi_div/quotient_msk [26]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_26_9 )
);
defparam \core/pcpi_div/quotient_26_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_27_s4  (
	.I0(\core/pcpi_div/quotient_msk [27]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_27_9 )
);
defparam \core/pcpi_div/quotient_27_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_28_s4  (
	.I0(\core/pcpi_div/quotient_msk [28]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_28_9 )
);
defparam \core/pcpi_div/quotient_28_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_29_s4  (
	.I0(\core/pcpi_div/quotient_msk [29]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_29_9 )
);
defparam \core/pcpi_div/quotient_29_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_30_s4  (
	.I0(\core/pcpi_div/quotient_msk [30]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_30_9 )
);
defparam \core/pcpi_div/quotient_30_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/quotient_31_s4  (
	.I0(\core/pcpi_div/quotient_msk [31]),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/quotient_31_9 )
);
defparam \core/pcpi_div/quotient_31_s4 .INIT=16'h8000;
LUT4 \core/pcpi_div/dividend_31_s14  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(\core/pcpi_div/divisor_30_8 ),
	.I2(\core/pcpi_div/dividend_31_8 ),
	.I3(\core/pcpi_div/dividend_31_9 ),
	.F(\core/pcpi_div/dividend_31_19 )
);
defparam \core/pcpi_div/dividend_31_s14 .INIT=16'hEAAA;
LUT4 \core/pcpi_div/divisor_62_s3  (
	.I0(\core/pcpi_div/n1783_7 ),
	.I1(resetn_in_d),
	.I2(rstdly[15]),
	.I3(\core/pcpi_div/n318_3 ),
	.F(\core/pcpi_div/divisor_62_8 )
);
defparam \core/pcpi_div/divisor_62_s3 .INIT=16'hAAEA;
DFFR \core/pcpi_div/instr_divu_s0  (
	.D(\core/pcpi_div/n34_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_divu )
);
defparam \core/pcpi_div/instr_divu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_rem_s0  (
	.D(\core/pcpi_div/n35_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_rem )
);
defparam \core/pcpi_div/instr_rem_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_remu_s0  (
	.D(\core/pcpi_div/n36_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_remu )
);
defparam \core/pcpi_div/instr_remu_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_s0  (
	.D(\core/pcpi_div/instr_any_div_rem ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_div_wait )
);
defparam \core/pcpi_div/pcpi_wait_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_wait_q_s0  (
	.D(\core/pcpi_div_wait ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_div/pcpi_wait_q )
);
defparam \core/pcpi_div/pcpi_wait_q_s0 .INIT=1'b0;
DFFR \core/pcpi_div/pcpi_ready_s0  (
	.D(\core/pcpi_div/n318_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n1784_7 ),
	.Q(\core/pcpi_div_ready )
);
defparam \core/pcpi_div/pcpi_ready_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_31_s0  (
	.D(\core/pcpi_div/n514_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [31])
);
defparam \core/pcpi_div/pcpi_rd_31_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_30_s0  (
	.D(\core/pcpi_div/n515_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [30])
);
defparam \core/pcpi_div/pcpi_rd_30_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_29_s0  (
	.D(\core/pcpi_div/n516_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [29])
);
defparam \core/pcpi_div/pcpi_rd_29_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_28_s0  (
	.D(\core/pcpi_div/n517_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [28])
);
defparam \core/pcpi_div/pcpi_rd_28_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_27_s0  (
	.D(\core/pcpi_div/n518_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [27])
);
defparam \core/pcpi_div/pcpi_rd_27_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_26_s0  (
	.D(\core/pcpi_div/n519_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [26])
);
defparam \core/pcpi_div/pcpi_rd_26_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_25_s0  (
	.D(\core/pcpi_div/n520_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [25])
);
defparam \core/pcpi_div/pcpi_rd_25_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_24_s0  (
	.D(\core/pcpi_div/n521_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [24])
);
defparam \core/pcpi_div/pcpi_rd_24_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_23_s0  (
	.D(\core/pcpi_div/n522_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [23])
);
defparam \core/pcpi_div/pcpi_rd_23_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_22_s0  (
	.D(\core/pcpi_div/n523_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [22])
);
defparam \core/pcpi_div/pcpi_rd_22_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_21_s0  (
	.D(\core/pcpi_div/n524_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [21])
);
defparam \core/pcpi_div/pcpi_rd_21_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_20_s0  (
	.D(\core/pcpi_div/n525_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [20])
);
defparam \core/pcpi_div/pcpi_rd_20_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_19_s0  (
	.D(\core/pcpi_div/n526_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [19])
);
defparam \core/pcpi_div/pcpi_rd_19_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_18_s0  (
	.D(\core/pcpi_div/n527_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [18])
);
defparam \core/pcpi_div/pcpi_rd_18_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_17_s0  (
	.D(\core/pcpi_div/n528_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [17])
);
defparam \core/pcpi_div/pcpi_rd_17_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_16_s0  (
	.D(\core/pcpi_div/n529_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [16])
);
defparam \core/pcpi_div/pcpi_rd_16_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_15_s0  (
	.D(\core/pcpi_div/n530_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [15])
);
defparam \core/pcpi_div/pcpi_rd_15_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_14_s0  (
	.D(\core/pcpi_div/n531_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [14])
);
defparam \core/pcpi_div/pcpi_rd_14_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_13_s0  (
	.D(\core/pcpi_div/n532_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [13])
);
defparam \core/pcpi_div/pcpi_rd_13_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_12_s0  (
	.D(\core/pcpi_div/n533_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [12])
);
defparam \core/pcpi_div/pcpi_rd_12_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_11_s0  (
	.D(\core/pcpi_div/n534_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [11])
);
defparam \core/pcpi_div/pcpi_rd_11_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_10_s0  (
	.D(\core/pcpi_div/n535_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [10])
);
defparam \core/pcpi_div/pcpi_rd_10_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_9_s0  (
	.D(\core/pcpi_div/n536_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [9])
);
defparam \core/pcpi_div/pcpi_rd_9_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_8_s0  (
	.D(\core/pcpi_div/n537_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [8])
);
defparam \core/pcpi_div/pcpi_rd_8_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_7_s0  (
	.D(\core/pcpi_div/n538_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [7])
);
defparam \core/pcpi_div/pcpi_rd_7_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_6_s0  (
	.D(\core/pcpi_div/n539_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [6])
);
defparam \core/pcpi_div/pcpi_rd_6_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_5_s0  (
	.D(\core/pcpi_div/n540_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [5])
);
defparam \core/pcpi_div/pcpi_rd_5_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_4_s0  (
	.D(\core/pcpi_div/n541_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [4])
);
defparam \core/pcpi_div/pcpi_rd_4_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_3_s0  (
	.D(\core/pcpi_div/n542_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [3])
);
defparam \core/pcpi_div/pcpi_rd_3_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_2_s0  (
	.D(\core/pcpi_div/n543_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [2])
);
defparam \core/pcpi_div/pcpi_rd_2_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_1_s0  (
	.D(\core/pcpi_div/n544_3 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [1])
);
defparam \core/pcpi_div/pcpi_rd_1_s0 .INIT=1'b0;
DFF \core/pcpi_div/pcpi_rd_0_s0  (
	.D(\core/pcpi_div/n545_5 ),
	.CLK(clk_in_d),
	.Q(\core/pcpi_div_rd [0])
);
defparam \core/pcpi_div/pcpi_rd_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_31_s0  (
	.D(\core/pcpi_div/n773_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [31])
);
defparam \core/pcpi_div/dividend_31_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_30_s0  (
	.D(\core/pcpi_div/n774_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [30])
);
defparam \core/pcpi_div/dividend_30_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_29_s0  (
	.D(\core/pcpi_div/n775_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [29])
);
defparam \core/pcpi_div/dividend_29_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_28_s0  (
	.D(\core/pcpi_div/n776_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [28])
);
defparam \core/pcpi_div/dividend_28_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_27_s0  (
	.D(\core/pcpi_div/n777_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [27])
);
defparam \core/pcpi_div/dividend_27_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_26_s0  (
	.D(\core/pcpi_div/n778_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [26])
);
defparam \core/pcpi_div/dividend_26_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_25_s0  (
	.D(\core/pcpi_div/n779_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [25])
);
defparam \core/pcpi_div/dividend_25_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_24_s0  (
	.D(\core/pcpi_div/n780_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [24])
);
defparam \core/pcpi_div/dividend_24_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_23_s0  (
	.D(\core/pcpi_div/n781_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [23])
);
defparam \core/pcpi_div/dividend_23_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_22_s0  (
	.D(\core/pcpi_div/n782_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [22])
);
defparam \core/pcpi_div/dividend_22_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_21_s0  (
	.D(\core/pcpi_div/n783_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [21])
);
defparam \core/pcpi_div/dividend_21_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_20_s0  (
	.D(\core/pcpi_div/n784_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [20])
);
defparam \core/pcpi_div/dividend_20_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_19_s0  (
	.D(\core/pcpi_div/n785_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [19])
);
defparam \core/pcpi_div/dividend_19_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_18_s0  (
	.D(\core/pcpi_div/n786_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [18])
);
defparam \core/pcpi_div/dividend_18_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_17_s0  (
	.D(\core/pcpi_div/n787_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [17])
);
defparam \core/pcpi_div/dividend_17_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_16_s0  (
	.D(\core/pcpi_div/n788_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [16])
);
defparam \core/pcpi_div/dividend_16_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_15_s0  (
	.D(\core/pcpi_div/n789_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [15])
);
defparam \core/pcpi_div/dividend_15_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_14_s0  (
	.D(\core/pcpi_div/n790_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [14])
);
defparam \core/pcpi_div/dividend_14_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_13_s0  (
	.D(\core/pcpi_div/n791_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [13])
);
defparam \core/pcpi_div/dividend_13_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_12_s0  (
	.D(\core/pcpi_div/n792_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [12])
);
defparam \core/pcpi_div/dividend_12_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_11_s0  (
	.D(\core/pcpi_div/n793_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [11])
);
defparam \core/pcpi_div/dividend_11_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_10_s0  (
	.D(\core/pcpi_div/n794_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [10])
);
defparam \core/pcpi_div/dividend_10_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_9_s0  (
	.D(\core/pcpi_div/n795_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [9])
);
defparam \core/pcpi_div/dividend_9_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_8_s0  (
	.D(\core/pcpi_div/n796_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [8])
);
defparam \core/pcpi_div/dividend_8_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_7_s0  (
	.D(\core/pcpi_div/n797_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [7])
);
defparam \core/pcpi_div/dividend_7_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_6_s0  (
	.D(\core/pcpi_div/n798_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [6])
);
defparam \core/pcpi_div/dividend_6_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_5_s0  (
	.D(\core/pcpi_div/n799_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [5])
);
defparam \core/pcpi_div/dividend_5_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_4_s0  (
	.D(\core/pcpi_div/n800_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [4])
);
defparam \core/pcpi_div/dividend_4_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_3_s0  (
	.D(\core/pcpi_div/n801_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [3])
);
defparam \core/pcpi_div/dividend_3_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_2_s0  (
	.D(\core/pcpi_div/n802_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [2])
);
defparam \core/pcpi_div/dividend_2_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_1_s0  (
	.D(\core/pcpi_div/n803_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [1])
);
defparam \core/pcpi_div/dividend_1_s0 .INIT=1'b0;
DFFE \core/pcpi_div/dividend_0_s0  (
	.D(\core/pcpi_div/n804_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/dividend_31_19 ),
	.Q(\core/pcpi_div/dividend [0])
);
defparam \core/pcpi_div/dividend_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_62_s0  (
	.D(\core/pcpi_div/n837_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [62])
);
defparam \core/pcpi_div/divisor_62_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_61_s0  (
	.D(\core/pcpi_div/n838_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [61])
);
defparam \core/pcpi_div/divisor_61_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_60_s0  (
	.D(\core/pcpi_div/n839_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [60])
);
defparam \core/pcpi_div/divisor_60_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_59_s0  (
	.D(\core/pcpi_div/n840_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [59])
);
defparam \core/pcpi_div/divisor_59_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_58_s0  (
	.D(\core/pcpi_div/n841_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [58])
);
defparam \core/pcpi_div/divisor_58_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_57_s0  (
	.D(\core/pcpi_div/n842_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [57])
);
defparam \core/pcpi_div/divisor_57_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_56_s0  (
	.D(\core/pcpi_div/n843_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [56])
);
defparam \core/pcpi_div/divisor_56_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_55_s0  (
	.D(\core/pcpi_div/n844_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [55])
);
defparam \core/pcpi_div/divisor_55_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_54_s0  (
	.D(\core/pcpi_div/n845_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [54])
);
defparam \core/pcpi_div/divisor_54_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_53_s0  (
	.D(\core/pcpi_div/n846_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [53])
);
defparam \core/pcpi_div/divisor_53_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_52_s0  (
	.D(\core/pcpi_div/n847_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [52])
);
defparam \core/pcpi_div/divisor_52_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_51_s0  (
	.D(\core/pcpi_div/n848_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [51])
);
defparam \core/pcpi_div/divisor_51_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_50_s0  (
	.D(\core/pcpi_div/n849_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [50])
);
defparam \core/pcpi_div/divisor_50_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_49_s0  (
	.D(\core/pcpi_div/n850_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [49])
);
defparam \core/pcpi_div/divisor_49_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_48_s0  (
	.D(\core/pcpi_div/n851_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [48])
);
defparam \core/pcpi_div/divisor_48_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_47_s0  (
	.D(\core/pcpi_div/n852_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [47])
);
defparam \core/pcpi_div/divisor_47_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_46_s0  (
	.D(\core/pcpi_div/n853_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [46])
);
defparam \core/pcpi_div/divisor_46_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_45_s0  (
	.D(\core/pcpi_div/n854_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [45])
);
defparam \core/pcpi_div/divisor_45_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_44_s0  (
	.D(\core/pcpi_div/n855_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [44])
);
defparam \core/pcpi_div/divisor_44_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_43_s0  (
	.D(\core/pcpi_div/n856_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [43])
);
defparam \core/pcpi_div/divisor_43_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_42_s0  (
	.D(\core/pcpi_div/n857_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [42])
);
defparam \core/pcpi_div/divisor_42_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_41_s0  (
	.D(\core/pcpi_div/n858_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [41])
);
defparam \core/pcpi_div/divisor_41_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_40_s0  (
	.D(\core/pcpi_div/n859_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [40])
);
defparam \core/pcpi_div/divisor_40_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_39_s0  (
	.D(\core/pcpi_div/n860_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [39])
);
defparam \core/pcpi_div/divisor_39_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_38_s0  (
	.D(\core/pcpi_div/n861_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [38])
);
defparam \core/pcpi_div/divisor_38_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_37_s0  (
	.D(\core/pcpi_div/n862_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [37])
);
defparam \core/pcpi_div/divisor_37_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_36_s0  (
	.D(\core/pcpi_div/n863_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [36])
);
defparam \core/pcpi_div/divisor_36_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_35_s0  (
	.D(\core/pcpi_div/n864_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [35])
);
defparam \core/pcpi_div/divisor_35_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_34_s0  (
	.D(\core/pcpi_div/n865_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [34])
);
defparam \core/pcpi_div/divisor_34_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_33_s0  (
	.D(\core/pcpi_div/n866_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [33])
);
defparam \core/pcpi_div/divisor_33_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_32_s0  (
	.D(\core/pcpi_div/n867_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [32])
);
defparam \core/pcpi_div/divisor_32_s0 .INIT=1'b0;
DFFE \core/pcpi_div/divisor_31_s0  (
	.D(\core/pcpi_div/n868_5 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_62_8 ),
	.Q(\core/pcpi_div/divisor [31])
);
defparam \core/pcpi_div/divisor_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_30_s0  (
	.D(\core/pcpi_div/divisor [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [30])
);
defparam \core/pcpi_div/divisor_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_29_s0  (
	.D(\core/pcpi_div/divisor [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [29])
);
defparam \core/pcpi_div/divisor_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_28_s0  (
	.D(\core/pcpi_div/divisor [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [28])
);
defparam \core/pcpi_div/divisor_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_27_s0  (
	.D(\core/pcpi_div/divisor [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [27])
);
defparam \core/pcpi_div/divisor_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_26_s0  (
	.D(\core/pcpi_div/divisor [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [26])
);
defparam \core/pcpi_div/divisor_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_25_s0  (
	.D(\core/pcpi_div/divisor [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [25])
);
defparam \core/pcpi_div/divisor_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_24_s0  (
	.D(\core/pcpi_div/divisor [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [24])
);
defparam \core/pcpi_div/divisor_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_23_s0  (
	.D(\core/pcpi_div/divisor [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [23])
);
defparam \core/pcpi_div/divisor_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_22_s0  (
	.D(\core/pcpi_div/divisor [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [22])
);
defparam \core/pcpi_div/divisor_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_21_s0  (
	.D(\core/pcpi_div/divisor [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [21])
);
defparam \core/pcpi_div/divisor_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_20_s0  (
	.D(\core/pcpi_div/divisor [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [20])
);
defparam \core/pcpi_div/divisor_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_19_s0  (
	.D(\core/pcpi_div/divisor [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [19])
);
defparam \core/pcpi_div/divisor_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_18_s0  (
	.D(\core/pcpi_div/divisor [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [18])
);
defparam \core/pcpi_div/divisor_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_17_s0  (
	.D(\core/pcpi_div/divisor [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [17])
);
defparam \core/pcpi_div/divisor_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_16_s0  (
	.D(\core/pcpi_div/divisor [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [16])
);
defparam \core/pcpi_div/divisor_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_15_s0  (
	.D(\core/pcpi_div/divisor [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [15])
);
defparam \core/pcpi_div/divisor_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_14_s0  (
	.D(\core/pcpi_div/divisor [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [14])
);
defparam \core/pcpi_div/divisor_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_13_s0  (
	.D(\core/pcpi_div/divisor [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [13])
);
defparam \core/pcpi_div/divisor_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_12_s0  (
	.D(\core/pcpi_div/divisor [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [12])
);
defparam \core/pcpi_div/divisor_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_11_s0  (
	.D(\core/pcpi_div/divisor [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [11])
);
defparam \core/pcpi_div/divisor_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_10_s0  (
	.D(\core/pcpi_div/divisor [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [10])
);
defparam \core/pcpi_div/divisor_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_9_s0  (
	.D(\core/pcpi_div/divisor [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [9])
);
defparam \core/pcpi_div/divisor_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_8_s0  (
	.D(\core/pcpi_div/divisor [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [8])
);
defparam \core/pcpi_div/divisor_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_7_s0  (
	.D(\core/pcpi_div/divisor [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [7])
);
defparam \core/pcpi_div/divisor_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_6_s0  (
	.D(\core/pcpi_div/divisor [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [6])
);
defparam \core/pcpi_div/divisor_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_5_s0  (
	.D(\core/pcpi_div/divisor [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [5])
);
defparam \core/pcpi_div/divisor_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_4_s0  (
	.D(\core/pcpi_div/divisor [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [4])
);
defparam \core/pcpi_div/divisor_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_3_s0  (
	.D(\core/pcpi_div/divisor [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [3])
);
defparam \core/pcpi_div/divisor_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_2_s0  (
	.D(\core/pcpi_div/divisor [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [2])
);
defparam \core/pcpi_div/divisor_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_1_s0  (
	.D(\core/pcpi_div/divisor [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [1])
);
defparam \core/pcpi_div/divisor_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/divisor_0_s0  (
	.D(\core/pcpi_div/divisor [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/divisor [0])
);
defparam \core/pcpi_div/divisor_0_s0 .INIT=1'b0;
DFFE \core/pcpi_div/outsign_s0  (
	.D(\core/pcpi_div/n316_3 ),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/outsign )
);
defparam \core/pcpi_div/outsign_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_31_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_31_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [31])
);
defparam \core/pcpi_div/quotient_31_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_30_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_30_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [30])
);
defparam \core/pcpi_div/quotient_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_29_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_29_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [29])
);
defparam \core/pcpi_div/quotient_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_28_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_28_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [28])
);
defparam \core/pcpi_div/quotient_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_27_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_27_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [27])
);
defparam \core/pcpi_div/quotient_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_26_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_26_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [26])
);
defparam \core/pcpi_div/quotient_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_25_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_25_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [25])
);
defparam \core/pcpi_div/quotient_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_24_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_24_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [24])
);
defparam \core/pcpi_div/quotient_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_23_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_23_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [23])
);
defparam \core/pcpi_div/quotient_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_22_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_22_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [22])
);
defparam \core/pcpi_div/quotient_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_21_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_21_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [21])
);
defparam \core/pcpi_div/quotient_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_20_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_20_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [20])
);
defparam \core/pcpi_div/quotient_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_19_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_19_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [19])
);
defparam \core/pcpi_div/quotient_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_18_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_18_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [18])
);
defparam \core/pcpi_div/quotient_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_17_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_17_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [17])
);
defparam \core/pcpi_div/quotient_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_16_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_16_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [16])
);
defparam \core/pcpi_div/quotient_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_15_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_15_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [15])
);
defparam \core/pcpi_div/quotient_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_14_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_14_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [14])
);
defparam \core/pcpi_div/quotient_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_13_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_13_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [13])
);
defparam \core/pcpi_div/quotient_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_12_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_12_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [12])
);
defparam \core/pcpi_div/quotient_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_11_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_11_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [11])
);
defparam \core/pcpi_div/quotient_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_10_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_10_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [10])
);
defparam \core/pcpi_div/quotient_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_9_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_9_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [9])
);
defparam \core/pcpi_div/quotient_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_8_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_8_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [8])
);
defparam \core/pcpi_div/quotient_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_7_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_7_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [7])
);
defparam \core/pcpi_div/quotient_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_6_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_6_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [6])
);
defparam \core/pcpi_div/quotient_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_5_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_5_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [5])
);
defparam \core/pcpi_div/quotient_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_4_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_4_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [4])
);
defparam \core/pcpi_div/quotient_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_3_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_3_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [3])
);
defparam \core/pcpi_div/quotient_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_2_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_2_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [2])
);
defparam \core/pcpi_div/quotient_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_1_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_1_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [1])
);
defparam \core/pcpi_div/quotient_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_0_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/quotient_0_9 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient [0])
);
defparam \core/pcpi_div/quotient_0_s0 .INIT=1'b0;
DFFSE \core/pcpi_div/quotient_msk_31_s0  (
	.D(GND),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.SET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [31])
);
defparam \core/pcpi_div/quotient_msk_31_s0 .INIT=1'b1;
DFFRE \core/pcpi_div/quotient_msk_30_s0  (
	.D(\core/pcpi_div/quotient_msk [31]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [30])
);
defparam \core/pcpi_div/quotient_msk_30_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_29_s0  (
	.D(\core/pcpi_div/quotient_msk [30]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [29])
);
defparam \core/pcpi_div/quotient_msk_29_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_28_s0  (
	.D(\core/pcpi_div/quotient_msk [29]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [28])
);
defparam \core/pcpi_div/quotient_msk_28_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_27_s0  (
	.D(\core/pcpi_div/quotient_msk [28]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [27])
);
defparam \core/pcpi_div/quotient_msk_27_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_26_s0  (
	.D(\core/pcpi_div/quotient_msk [27]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [26])
);
defparam \core/pcpi_div/quotient_msk_26_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_25_s0  (
	.D(\core/pcpi_div/quotient_msk [26]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [25])
);
defparam \core/pcpi_div/quotient_msk_25_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_24_s0  (
	.D(\core/pcpi_div/quotient_msk [25]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [24])
);
defparam \core/pcpi_div/quotient_msk_24_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_23_s0  (
	.D(\core/pcpi_div/quotient_msk [24]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [23])
);
defparam \core/pcpi_div/quotient_msk_23_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_22_s0  (
	.D(\core/pcpi_div/quotient_msk [23]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [22])
);
defparam \core/pcpi_div/quotient_msk_22_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_21_s0  (
	.D(\core/pcpi_div/quotient_msk [22]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [21])
);
defparam \core/pcpi_div/quotient_msk_21_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_20_s0  (
	.D(\core/pcpi_div/quotient_msk [21]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [20])
);
defparam \core/pcpi_div/quotient_msk_20_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_19_s0  (
	.D(\core/pcpi_div/quotient_msk [20]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [19])
);
defparam \core/pcpi_div/quotient_msk_19_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_18_s0  (
	.D(\core/pcpi_div/quotient_msk [19]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [18])
);
defparam \core/pcpi_div/quotient_msk_18_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_17_s0  (
	.D(\core/pcpi_div/quotient_msk [18]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [17])
);
defparam \core/pcpi_div/quotient_msk_17_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_16_s0  (
	.D(\core/pcpi_div/quotient_msk [17]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [16])
);
defparam \core/pcpi_div/quotient_msk_16_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_15_s0  (
	.D(\core/pcpi_div/quotient_msk [16]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [15])
);
defparam \core/pcpi_div/quotient_msk_15_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_14_s0  (
	.D(\core/pcpi_div/quotient_msk [15]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [14])
);
defparam \core/pcpi_div/quotient_msk_14_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_13_s0  (
	.D(\core/pcpi_div/quotient_msk [14]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [13])
);
defparam \core/pcpi_div/quotient_msk_13_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_12_s0  (
	.D(\core/pcpi_div/quotient_msk [13]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [12])
);
defparam \core/pcpi_div/quotient_msk_12_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_11_s0  (
	.D(\core/pcpi_div/quotient_msk [12]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [11])
);
defparam \core/pcpi_div/quotient_msk_11_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_10_s0  (
	.D(\core/pcpi_div/quotient_msk [11]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [10])
);
defparam \core/pcpi_div/quotient_msk_10_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_9_s0  (
	.D(\core/pcpi_div/quotient_msk [10]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [9])
);
defparam \core/pcpi_div/quotient_msk_9_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_8_s0  (
	.D(\core/pcpi_div/quotient_msk [9]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [8])
);
defparam \core/pcpi_div/quotient_msk_8_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_7_s0  (
	.D(\core/pcpi_div/quotient_msk [8]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [7])
);
defparam \core/pcpi_div/quotient_msk_7_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_6_s0  (
	.D(\core/pcpi_div/quotient_msk [7]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [6])
);
defparam \core/pcpi_div/quotient_msk_6_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_5_s0  (
	.D(\core/pcpi_div/quotient_msk [6]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [5])
);
defparam \core/pcpi_div/quotient_msk_5_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_4_s0  (
	.D(\core/pcpi_div/quotient_msk [5]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [4])
);
defparam \core/pcpi_div/quotient_msk_4_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_3_s0  (
	.D(\core/pcpi_div/quotient_msk [4]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [3])
);
defparam \core/pcpi_div/quotient_msk_3_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_2_s0  (
	.D(\core/pcpi_div/quotient_msk [3]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [2])
);
defparam \core/pcpi_div/quotient_msk_2_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_1_s0  (
	.D(\core/pcpi_div/quotient_msk [2]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [1])
);
defparam \core/pcpi_div/quotient_msk_1_s0 .INIT=1'b0;
DFFRE \core/pcpi_div/quotient_msk_0_s0  (
	.D(\core/pcpi_div/quotient_msk [1]),
	.CLK(clk_in_d),
	.CE(\core/pcpi_div/divisor_30_8 ),
	.RESET(\core/pcpi_div/n1783_7 ),
	.Q(\core/pcpi_div/quotient_msk [0])
);
defparam \core/pcpi_div/quotient_msk_0_s0 .INIT=1'b0;
DFFR \core/pcpi_div/instr_div_s0  (
	.D(\core/pcpi_div/n33_3 ),
	.CLK(clk_in_d),
	.RESET(\core/pcpi_div/n38_4 ),
	.Q(\core/pcpi_div/instr_div )
);
defparam \core/pcpi_div/instr_div_s0 .INIT=1'b0;
DFFR \core/pcpi_div/running_s5  (
	.D(\core/pcpi_div/start_6 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\core/pcpi_div/running )
);
defparam \core/pcpi_div/running_s5 .INIT=1'b0;
ALU \core/pcpi_div/n546_s126  (
	.I0(VCC),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(\core/pcpi_div/dividend [0]),
	.COUT(\core/pcpi_div/n546_130 ),
	.SUM(\core/pcpi_div/n546_127_SUM )
);
defparam \core/pcpi_div/n546_s126 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s127  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_130 ),
	.COUT(\core/pcpi_div/n546_132 ),
	.SUM(\core/pcpi_div/n546_128_SUM )
);
defparam \core/pcpi_div/n546_s127 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s128  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_132 ),
	.COUT(\core/pcpi_div/n546_134 ),
	.SUM(\core/pcpi_div/n546_129_SUM )
);
defparam \core/pcpi_div/n546_s128 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s129  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_134 ),
	.COUT(\core/pcpi_div/n546_136 ),
	.SUM(\core/pcpi_div/n546_130_SUM )
);
defparam \core/pcpi_div/n546_s129 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s130  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_136 ),
	.COUT(\core/pcpi_div/n546_138 ),
	.SUM(\core/pcpi_div/n546_131_SUM )
);
defparam \core/pcpi_div/n546_s130 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s131  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_138 ),
	.COUT(\core/pcpi_div/n546_140 ),
	.SUM(\core/pcpi_div/n546_132_SUM )
);
defparam \core/pcpi_div/n546_s131 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s132  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_140 ),
	.COUT(\core/pcpi_div/n546_142 ),
	.SUM(\core/pcpi_div/n546_133_SUM )
);
defparam \core/pcpi_div/n546_s132 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s133  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_142 ),
	.COUT(\core/pcpi_div/n546_144 ),
	.SUM(\core/pcpi_div/n546_134_SUM )
);
defparam \core/pcpi_div/n546_s133 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s134  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_144 ),
	.COUT(\core/pcpi_div/n546_146 ),
	.SUM(\core/pcpi_div/n546_135_SUM )
);
defparam \core/pcpi_div/n546_s134 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s135  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_146 ),
	.COUT(\core/pcpi_div/n546_148 ),
	.SUM(\core/pcpi_div/n546_136_SUM )
);
defparam \core/pcpi_div/n546_s135 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s136  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_148 ),
	.COUT(\core/pcpi_div/n546_150 ),
	.SUM(\core/pcpi_div/n546_137_SUM )
);
defparam \core/pcpi_div/n546_s136 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s137  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_150 ),
	.COUT(\core/pcpi_div/n546_152 ),
	.SUM(\core/pcpi_div/n546_138_SUM )
);
defparam \core/pcpi_div/n546_s137 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s138  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_152 ),
	.COUT(\core/pcpi_div/n546_154 ),
	.SUM(\core/pcpi_div/n546_139_SUM )
);
defparam \core/pcpi_div/n546_s138 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s139  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_154 ),
	.COUT(\core/pcpi_div/n546_156 ),
	.SUM(\core/pcpi_div/n546_140_SUM )
);
defparam \core/pcpi_div/n546_s139 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s140  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_156 ),
	.COUT(\core/pcpi_div/n546_158 ),
	.SUM(\core/pcpi_div/n546_141_SUM )
);
defparam \core/pcpi_div/n546_s140 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s141  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_158 ),
	.COUT(\core/pcpi_div/n546_160 ),
	.SUM(\core/pcpi_div/n546_142_SUM )
);
defparam \core/pcpi_div/n546_s141 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s142  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_160 ),
	.COUT(\core/pcpi_div/n546_162 ),
	.SUM(\core/pcpi_div/n546_143_SUM )
);
defparam \core/pcpi_div/n546_s142 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s143  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_162 ),
	.COUT(\core/pcpi_div/n546_164 ),
	.SUM(\core/pcpi_div/n546_144_SUM )
);
defparam \core/pcpi_div/n546_s143 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s144  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_164 ),
	.COUT(\core/pcpi_div/n546_166 ),
	.SUM(\core/pcpi_div/n546_145_SUM )
);
defparam \core/pcpi_div/n546_s144 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s145  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_166 ),
	.COUT(\core/pcpi_div/n546_168 ),
	.SUM(\core/pcpi_div/n546_146_SUM )
);
defparam \core/pcpi_div/n546_s145 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s146  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_168 ),
	.COUT(\core/pcpi_div/n546_170 ),
	.SUM(\core/pcpi_div/n546_147_SUM )
);
defparam \core/pcpi_div/n546_s146 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s147  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_170 ),
	.COUT(\core/pcpi_div/n546_172 ),
	.SUM(\core/pcpi_div/n546_148_SUM )
);
defparam \core/pcpi_div/n546_s147 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s148  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_172 ),
	.COUT(\core/pcpi_div/n546_174 ),
	.SUM(\core/pcpi_div/n546_149_SUM )
);
defparam \core/pcpi_div/n546_s148 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s149  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_174 ),
	.COUT(\core/pcpi_div/n546_176 ),
	.SUM(\core/pcpi_div/n546_150_SUM )
);
defparam \core/pcpi_div/n546_s149 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s150  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_176 ),
	.COUT(\core/pcpi_div/n546_178 ),
	.SUM(\core/pcpi_div/n546_151_SUM )
);
defparam \core/pcpi_div/n546_s150 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s151  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_178 ),
	.COUT(\core/pcpi_div/n546_180 ),
	.SUM(\core/pcpi_div/n546_152_SUM )
);
defparam \core/pcpi_div/n546_s151 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s152  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_180 ),
	.COUT(\core/pcpi_div/n546_182 ),
	.SUM(\core/pcpi_div/n546_153_SUM )
);
defparam \core/pcpi_div/n546_s152 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s153  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_182 ),
	.COUT(\core/pcpi_div/n546_184 ),
	.SUM(\core/pcpi_div/n546_154_SUM )
);
defparam \core/pcpi_div/n546_s153 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s154  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_184 ),
	.COUT(\core/pcpi_div/n546_186 ),
	.SUM(\core/pcpi_div/n546_155_SUM )
);
defparam \core/pcpi_div/n546_s154 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s155  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_186 ),
	.COUT(\core/pcpi_div/n546_188 ),
	.SUM(\core/pcpi_div/n546_156_SUM )
);
defparam \core/pcpi_div/n546_s155 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s156  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_188 ),
	.COUT(\core/pcpi_div/n546_190 ),
	.SUM(\core/pcpi_div/n546_157_SUM )
);
defparam \core/pcpi_div/n546_s156 .ALU_MODE=1;
ALU \core/pcpi_div/n546_s157  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n546_190 ),
	.COUT(\core/pcpi_div/n546_192 ),
	.SUM(\core/pcpi_div/n546_158_SUM )
);
defparam \core/pcpi_div/n546_s157 .ALU_MODE=1;
ALU \core/pcpi_div/n673_s  (
	.I0(\core/pcpi_div/dividend [0]),
	.I1(\core/pcpi_div/divisor [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\core/pcpi_div/n673_4 ),
	.SUM(\core/pcpi_div/n673_3 )
);
defparam \core/pcpi_div/n673_s .ALU_MODE=1;
ALU \core/pcpi_div/n672_s  (
	.I0(\core/pcpi_div/dividend [1]),
	.I1(\core/pcpi_div/divisor [1]),
	.I3(GND),
	.CIN(\core/pcpi_div/n673_4 ),
	.COUT(\core/pcpi_div/n672_4 ),
	.SUM(\core/pcpi_div/n672_3 )
);
defparam \core/pcpi_div/n672_s .ALU_MODE=1;
ALU \core/pcpi_div/n671_s  (
	.I0(\core/pcpi_div/dividend [2]),
	.I1(\core/pcpi_div/divisor [2]),
	.I3(GND),
	.CIN(\core/pcpi_div/n672_4 ),
	.COUT(\core/pcpi_div/n671_4 ),
	.SUM(\core/pcpi_div/n671_3 )
);
defparam \core/pcpi_div/n671_s .ALU_MODE=1;
ALU \core/pcpi_div/n670_s  (
	.I0(\core/pcpi_div/dividend [3]),
	.I1(\core/pcpi_div/divisor [3]),
	.I3(GND),
	.CIN(\core/pcpi_div/n671_4 ),
	.COUT(\core/pcpi_div/n670_4 ),
	.SUM(\core/pcpi_div/n670_3 )
);
defparam \core/pcpi_div/n670_s .ALU_MODE=1;
ALU \core/pcpi_div/n669_s  (
	.I0(\core/pcpi_div/dividend [4]),
	.I1(\core/pcpi_div/divisor [4]),
	.I3(GND),
	.CIN(\core/pcpi_div/n670_4 ),
	.COUT(\core/pcpi_div/n669_4 ),
	.SUM(\core/pcpi_div/n669_3 )
);
defparam \core/pcpi_div/n669_s .ALU_MODE=1;
ALU \core/pcpi_div/n668_s  (
	.I0(\core/pcpi_div/dividend [5]),
	.I1(\core/pcpi_div/divisor [5]),
	.I3(GND),
	.CIN(\core/pcpi_div/n669_4 ),
	.COUT(\core/pcpi_div/n668_4 ),
	.SUM(\core/pcpi_div/n668_3 )
);
defparam \core/pcpi_div/n668_s .ALU_MODE=1;
ALU \core/pcpi_div/n667_s  (
	.I0(\core/pcpi_div/dividend [6]),
	.I1(\core/pcpi_div/divisor [6]),
	.I3(GND),
	.CIN(\core/pcpi_div/n668_4 ),
	.COUT(\core/pcpi_div/n667_4 ),
	.SUM(\core/pcpi_div/n667_3 )
);
defparam \core/pcpi_div/n667_s .ALU_MODE=1;
ALU \core/pcpi_div/n666_s  (
	.I0(\core/pcpi_div/dividend [7]),
	.I1(\core/pcpi_div/divisor [7]),
	.I3(GND),
	.CIN(\core/pcpi_div/n667_4 ),
	.COUT(\core/pcpi_div/n666_4 ),
	.SUM(\core/pcpi_div/n666_3 )
);
defparam \core/pcpi_div/n666_s .ALU_MODE=1;
ALU \core/pcpi_div/n665_s  (
	.I0(\core/pcpi_div/dividend [8]),
	.I1(\core/pcpi_div/divisor [8]),
	.I3(GND),
	.CIN(\core/pcpi_div/n666_4 ),
	.COUT(\core/pcpi_div/n665_4 ),
	.SUM(\core/pcpi_div/n665_3 )
);
defparam \core/pcpi_div/n665_s .ALU_MODE=1;
ALU \core/pcpi_div/n664_s  (
	.I0(\core/pcpi_div/dividend [9]),
	.I1(\core/pcpi_div/divisor [9]),
	.I3(GND),
	.CIN(\core/pcpi_div/n665_4 ),
	.COUT(\core/pcpi_div/n664_4 ),
	.SUM(\core/pcpi_div/n664_3 )
);
defparam \core/pcpi_div/n664_s .ALU_MODE=1;
ALU \core/pcpi_div/n663_s  (
	.I0(\core/pcpi_div/dividend [10]),
	.I1(\core/pcpi_div/divisor [10]),
	.I3(GND),
	.CIN(\core/pcpi_div/n664_4 ),
	.COUT(\core/pcpi_div/n663_4 ),
	.SUM(\core/pcpi_div/n663_3 )
);
defparam \core/pcpi_div/n663_s .ALU_MODE=1;
ALU \core/pcpi_div/n662_s  (
	.I0(\core/pcpi_div/dividend [11]),
	.I1(\core/pcpi_div/divisor [11]),
	.I3(GND),
	.CIN(\core/pcpi_div/n663_4 ),
	.COUT(\core/pcpi_div/n662_4 ),
	.SUM(\core/pcpi_div/n662_3 )
);
defparam \core/pcpi_div/n662_s .ALU_MODE=1;
ALU \core/pcpi_div/n661_s  (
	.I0(\core/pcpi_div/dividend [12]),
	.I1(\core/pcpi_div/divisor [12]),
	.I3(GND),
	.CIN(\core/pcpi_div/n662_4 ),
	.COUT(\core/pcpi_div/n661_4 ),
	.SUM(\core/pcpi_div/n661_3 )
);
defparam \core/pcpi_div/n661_s .ALU_MODE=1;
ALU \core/pcpi_div/n660_s  (
	.I0(\core/pcpi_div/dividend [13]),
	.I1(\core/pcpi_div/divisor [13]),
	.I3(GND),
	.CIN(\core/pcpi_div/n661_4 ),
	.COUT(\core/pcpi_div/n660_4 ),
	.SUM(\core/pcpi_div/n660_3 )
);
defparam \core/pcpi_div/n660_s .ALU_MODE=1;
ALU \core/pcpi_div/n659_s  (
	.I0(\core/pcpi_div/dividend [14]),
	.I1(\core/pcpi_div/divisor [14]),
	.I3(GND),
	.CIN(\core/pcpi_div/n660_4 ),
	.COUT(\core/pcpi_div/n659_4 ),
	.SUM(\core/pcpi_div/n659_3 )
);
defparam \core/pcpi_div/n659_s .ALU_MODE=1;
ALU \core/pcpi_div/n658_s  (
	.I0(\core/pcpi_div/dividend [15]),
	.I1(\core/pcpi_div/divisor [15]),
	.I3(GND),
	.CIN(\core/pcpi_div/n659_4 ),
	.COUT(\core/pcpi_div/n658_4 ),
	.SUM(\core/pcpi_div/n658_3 )
);
defparam \core/pcpi_div/n658_s .ALU_MODE=1;
ALU \core/pcpi_div/n657_s  (
	.I0(\core/pcpi_div/dividend [16]),
	.I1(\core/pcpi_div/divisor [16]),
	.I3(GND),
	.CIN(\core/pcpi_div/n658_4 ),
	.COUT(\core/pcpi_div/n657_4 ),
	.SUM(\core/pcpi_div/n657_3 )
);
defparam \core/pcpi_div/n657_s .ALU_MODE=1;
ALU \core/pcpi_div/n656_s  (
	.I0(\core/pcpi_div/dividend [17]),
	.I1(\core/pcpi_div/divisor [17]),
	.I3(GND),
	.CIN(\core/pcpi_div/n657_4 ),
	.COUT(\core/pcpi_div/n656_4 ),
	.SUM(\core/pcpi_div/n656_3 )
);
defparam \core/pcpi_div/n656_s .ALU_MODE=1;
ALU \core/pcpi_div/n655_s  (
	.I0(\core/pcpi_div/dividend [18]),
	.I1(\core/pcpi_div/divisor [18]),
	.I3(GND),
	.CIN(\core/pcpi_div/n656_4 ),
	.COUT(\core/pcpi_div/n655_4 ),
	.SUM(\core/pcpi_div/n655_3 )
);
defparam \core/pcpi_div/n655_s .ALU_MODE=1;
ALU \core/pcpi_div/n654_s  (
	.I0(\core/pcpi_div/dividend [19]),
	.I1(\core/pcpi_div/divisor [19]),
	.I3(GND),
	.CIN(\core/pcpi_div/n655_4 ),
	.COUT(\core/pcpi_div/n654_4 ),
	.SUM(\core/pcpi_div/n654_3 )
);
defparam \core/pcpi_div/n654_s .ALU_MODE=1;
ALU \core/pcpi_div/n653_s  (
	.I0(\core/pcpi_div/dividend [20]),
	.I1(\core/pcpi_div/divisor [20]),
	.I3(GND),
	.CIN(\core/pcpi_div/n654_4 ),
	.COUT(\core/pcpi_div/n653_4 ),
	.SUM(\core/pcpi_div/n653_3 )
);
defparam \core/pcpi_div/n653_s .ALU_MODE=1;
ALU \core/pcpi_div/n652_s  (
	.I0(\core/pcpi_div/dividend [21]),
	.I1(\core/pcpi_div/divisor [21]),
	.I3(GND),
	.CIN(\core/pcpi_div/n653_4 ),
	.COUT(\core/pcpi_div/n652_4 ),
	.SUM(\core/pcpi_div/n652_3 )
);
defparam \core/pcpi_div/n652_s .ALU_MODE=1;
ALU \core/pcpi_div/n651_s  (
	.I0(\core/pcpi_div/dividend [22]),
	.I1(\core/pcpi_div/divisor [22]),
	.I3(GND),
	.CIN(\core/pcpi_div/n652_4 ),
	.COUT(\core/pcpi_div/n651_4 ),
	.SUM(\core/pcpi_div/n651_3 )
);
defparam \core/pcpi_div/n651_s .ALU_MODE=1;
ALU \core/pcpi_div/n650_s  (
	.I0(\core/pcpi_div/dividend [23]),
	.I1(\core/pcpi_div/divisor [23]),
	.I3(GND),
	.CIN(\core/pcpi_div/n651_4 ),
	.COUT(\core/pcpi_div/n650_4 ),
	.SUM(\core/pcpi_div/n650_3 )
);
defparam \core/pcpi_div/n650_s .ALU_MODE=1;
ALU \core/pcpi_div/n649_s  (
	.I0(\core/pcpi_div/dividend [24]),
	.I1(\core/pcpi_div/divisor [24]),
	.I3(GND),
	.CIN(\core/pcpi_div/n650_4 ),
	.COUT(\core/pcpi_div/n649_4 ),
	.SUM(\core/pcpi_div/n649_3 )
);
defparam \core/pcpi_div/n649_s .ALU_MODE=1;
ALU \core/pcpi_div/n648_s  (
	.I0(\core/pcpi_div/dividend [25]),
	.I1(\core/pcpi_div/divisor [25]),
	.I3(GND),
	.CIN(\core/pcpi_div/n649_4 ),
	.COUT(\core/pcpi_div/n648_4 ),
	.SUM(\core/pcpi_div/n648_3 )
);
defparam \core/pcpi_div/n648_s .ALU_MODE=1;
ALU \core/pcpi_div/n647_s  (
	.I0(\core/pcpi_div/dividend [26]),
	.I1(\core/pcpi_div/divisor [26]),
	.I3(GND),
	.CIN(\core/pcpi_div/n648_4 ),
	.COUT(\core/pcpi_div/n647_4 ),
	.SUM(\core/pcpi_div/n647_3 )
);
defparam \core/pcpi_div/n647_s .ALU_MODE=1;
ALU \core/pcpi_div/n646_s  (
	.I0(\core/pcpi_div/dividend [27]),
	.I1(\core/pcpi_div/divisor [27]),
	.I3(GND),
	.CIN(\core/pcpi_div/n647_4 ),
	.COUT(\core/pcpi_div/n646_4 ),
	.SUM(\core/pcpi_div/n646_3 )
);
defparam \core/pcpi_div/n646_s .ALU_MODE=1;
ALU \core/pcpi_div/n645_s  (
	.I0(\core/pcpi_div/dividend [28]),
	.I1(\core/pcpi_div/divisor [28]),
	.I3(GND),
	.CIN(\core/pcpi_div/n646_4 ),
	.COUT(\core/pcpi_div/n645_4 ),
	.SUM(\core/pcpi_div/n645_3 )
);
defparam \core/pcpi_div/n645_s .ALU_MODE=1;
ALU \core/pcpi_div/n644_s  (
	.I0(\core/pcpi_div/dividend [29]),
	.I1(\core/pcpi_div/divisor [29]),
	.I3(GND),
	.CIN(\core/pcpi_div/n645_4 ),
	.COUT(\core/pcpi_div/n644_4 ),
	.SUM(\core/pcpi_div/n644_3 )
);
defparam \core/pcpi_div/n644_s .ALU_MODE=1;
ALU \core/pcpi_div/n643_s  (
	.I0(\core/pcpi_div/dividend [30]),
	.I1(\core/pcpi_div/divisor [30]),
	.I3(GND),
	.CIN(\core/pcpi_div/n644_4 ),
	.COUT(\core/pcpi_div/n643_4 ),
	.SUM(\core/pcpi_div/n643_3 )
);
defparam \core/pcpi_div/n643_s .ALU_MODE=1;
ALU \core/pcpi_div/n642_s  (
	.I0(\core/pcpi_div/dividend [31]),
	.I1(\core/pcpi_div/divisor [31]),
	.I3(GND),
	.CIN(\core/pcpi_div/n643_4 ),
	.COUT(\core/pcpi_div/n642_0_COUT ),
	.SUM(\core/pcpi_div/n642_3 )
);
defparam \core/pcpi_div/n642_s .ALU_MODE=1;
LUT4 \u_dm/dtm_resp_bits_data_2_s0  (
	.I0(\u_dm/dm_hartid_r [0]),
	.I1(\u_dm/dtm_resp_bits_data_2_5 ),
	.I2(ram_dout[2]),
	.I3(\u_dm/dtm_resp_bits_data_1_5 ),
	.F(\u_dm/dtm_resp_bits_data [2])
);
defparam \u_dm/dtm_resp_bits_data_2_s0 .INIT=16'hF888;
LUT3 \u_dm/dtm_resp_bits_data_5_s0  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(ram_dout[5]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [5])
);
defparam \u_dm/dtm_resp_bits_data_5_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_11_s0  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(ram_dout[11]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [11])
);
defparam \u_dm/dtm_resp_bits_data_11_s0 .INIT=8'hF8;
LUT3 \u_dm/dtm_resp_bits_data_12_s0  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(ram_dout[12]),
	.I2(\u_dm/dtm_resp_bits_data_5_4 ),
	.F(\u_dm/dtm_resp_bits_data [12])
);
defparam \u_dm/dtm_resp_bits_data_12_s0 .INIT=8'hF8;
LUT4 \u_dm/dtm_resp_bits_data_0_s0  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(ram_dout[0]),
	.I2(\u_dm/dtm_resp_bits_data_0_4 ),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data [0])
);
defparam \u_dm/dtm_resp_bits_data_0_s0 .INIT=16'h8F88;
LUT4 \u_dm/dtm_wr_hartid_ena_s0  (
	.I0(\u_dm/i_dtm_req_bits [0]),
	.I1(\u_dm/i_dtm_req_bits [1]),
	.I2(\u_dm/dtm_resp_bits_data_2_5 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/dtm_wr_hartid_ena )
);
defparam \u_dm/dtm_wr_hartid_ena_s0 .INIT=16'h4000;
LUT3 \u_dm/wr_sethaltnot_ena_s0  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(\u_dm/wr_cleardebint_ena_5 ),
	.F(\u_dm/wr_sethaltnot_ena )
);
defparam \u_dm/wr_sethaltnot_ena_s0 .INIT=8'h80;
LUT3 \u_dm/ram_addr_2_s0  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(mem_addr_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [2])
);
defparam \u_dm/ram_addr_2_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_1_s0  (
	.I0(\u_dm/i_dtm_req_bits [37]),
	.I1(mem_addr_Z[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [1])
);
defparam \u_dm/ram_addr_1_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_addr_0_s0  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_addr [0])
);
defparam \u_dm/ram_addr_0_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_31_s0  (
	.I0(\u_dm/i_dtm_req_bits [33]),
	.I1(mem_wdata_Z[31]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [31])
);
defparam \u_dm/ram_wdat_31_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_30_s0  (
	.I0(\u_dm/i_dtm_req_bits [32]),
	.I1(mem_wdata_Z[30]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [30])
);
defparam \u_dm/ram_wdat_30_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_29_s0  (
	.I0(\u_dm/i_dtm_req_bits [31]),
	.I1(mem_wdata_Z[29]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [29])
);
defparam \u_dm/ram_wdat_29_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_28_s0  (
	.I0(\u_dm/i_dtm_req_bits [30]),
	.I1(mem_wdata_Z[28]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [28])
);
defparam \u_dm/ram_wdat_28_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_27_s0  (
	.I0(\u_dm/i_dtm_req_bits [29]),
	.I1(mem_wdata_Z[27]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [27])
);
defparam \u_dm/ram_wdat_27_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_26_s0  (
	.I0(\u_dm/i_dtm_req_bits [28]),
	.I1(mem_wdata_Z[26]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [26])
);
defparam \u_dm/ram_wdat_26_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_25_s0  (
	.I0(\u_dm/i_dtm_req_bits [27]),
	.I1(mem_wdata_Z[25]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [25])
);
defparam \u_dm/ram_wdat_25_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_24_s0  (
	.I0(\u_dm/i_dtm_req_bits [26]),
	.I1(mem_wdata_Z[24]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [24])
);
defparam \u_dm/ram_wdat_24_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_23_s0  (
	.I0(\u_dm/i_dtm_req_bits [25]),
	.I1(mem_wdata_Z[23]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [23])
);
defparam \u_dm/ram_wdat_23_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_22_s0  (
	.I0(\u_dm/i_dtm_req_bits [24]),
	.I1(mem_wdata_Z[22]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [22])
);
defparam \u_dm/ram_wdat_22_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_21_s0  (
	.I0(\u_dm/i_dtm_req_bits [23]),
	.I1(mem_wdata_Z[21]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [21])
);
defparam \u_dm/ram_wdat_21_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_20_s0  (
	.I0(\u_dm/i_dtm_req_bits [22]),
	.I1(mem_wdata_Z[20]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [20])
);
defparam \u_dm/ram_wdat_20_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_19_s0  (
	.I0(\u_dm/i_dtm_req_bits [21]),
	.I1(mem_wdata_Z[19]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [19])
);
defparam \u_dm/ram_wdat_19_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_18_s0  (
	.I0(\u_dm/i_dtm_req_bits [20]),
	.I1(mem_wdata_Z[18]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [18])
);
defparam \u_dm/ram_wdat_18_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_17_s0  (
	.I0(\u_dm/i_dtm_req_bits [19]),
	.I1(mem_wdata_Z[17]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [17])
);
defparam \u_dm/ram_wdat_17_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_16_s0  (
	.I0(\u_dm/i_dtm_req_bits [18]),
	.I1(mem_wdata_Z[16]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [16])
);
defparam \u_dm/ram_wdat_16_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_15_s0  (
	.I0(\u_dm/i_dtm_req_bits [17]),
	.I1(mem_wdata_Z[15]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [15])
);
defparam \u_dm/ram_wdat_15_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_14_s0  (
	.I0(\u_dm/i_dtm_req_bits [16]),
	.I1(mem_wdata_Z[14]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [14])
);
defparam \u_dm/ram_wdat_14_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_13_s0  (
	.I0(\u_dm/i_dtm_req_bits [15]),
	.I1(mem_wdata_Z[13]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [13])
);
defparam \u_dm/ram_wdat_13_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_12_s0  (
	.I0(\u_dm/i_dtm_req_bits [14]),
	.I1(mem_wdata_Z[12]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [12])
);
defparam \u_dm/ram_wdat_12_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_11_s0  (
	.I0(\u_dm/i_dtm_req_bits [13]),
	.I1(mem_wdata_Z[11]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [11])
);
defparam \u_dm/ram_wdat_11_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_10_s0  (
	.I0(\u_dm/i_dtm_req_bits [12]),
	.I1(mem_wdata_Z[10]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [10])
);
defparam \u_dm/ram_wdat_10_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_9_s0  (
	.I0(\u_dm/i_dtm_req_bits [11]),
	.I1(mem_wdata_Z[9]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [9])
);
defparam \u_dm/ram_wdat_9_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_8_s0  (
	.I0(\u_dm/i_dtm_req_bits [10]),
	.I1(mem_wdata_Z[8]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [8])
);
defparam \u_dm/ram_wdat_8_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_7_s0  (
	.I0(\u_dm/i_dtm_req_bits [9]),
	.I1(mem_wdata_Z[7]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [7])
);
defparam \u_dm/ram_wdat_7_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_6_s0  (
	.I0(\u_dm/i_dtm_req_bits [8]),
	.I1(mem_wdata_Z[6]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [6])
);
defparam \u_dm/ram_wdat_6_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_5_s0  (
	.I0(\u_dm/i_dtm_req_bits [7]),
	.I1(mem_wdata_Z[5]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [5])
);
defparam \u_dm/ram_wdat_5_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_4_s0  (
	.I0(\u_dm/i_dtm_req_bits [6]),
	.I1(mem_wdata_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [4])
);
defparam \u_dm/ram_wdat_4_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_3_s0  (
	.I0(\u_dm/i_dtm_req_bits [5]),
	.I1(mem_wdata_Z[3]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [3])
);
defparam \u_dm/ram_wdat_3_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_2_s0  (
	.I0(\u_dm/i_dtm_req_bits [4]),
	.I1(mem_wdata_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [2])
);
defparam \u_dm/ram_wdat_2_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_1_s0  (
	.I0(\u_dm/i_dtm_req_bits [3]),
	.I1(mem_wdata_Z[1]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [1])
);
defparam \u_dm/ram_wdat_1_s0 .INIT=8'hAC;
LUT3 \u_dm/ram_wdat_0_s0  (
	.I0(\u_dm/i_dtm_req_bits [2]),
	.I1(mem_wdata_Z[0]),
	.I2(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/ram_wdat [0])
);
defparam \u_dm/ram_wdat_0_s0 .INIT=8'hAC;
LUT3 \u_dm/dtm_resp_bits_data_1_s1  (
	.I0(\u_dm/dtm_resp_bits_data_1_6 ),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data_1_5 )
);
defparam \u_dm/dtm_resp_bits_data_1_s1 .INIT=8'h01;
LUT4 \u_dm/dtm_resp_bits_data_2_s1  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(\u_dm/i_dtm_req_bits [38]),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data_2_5 )
);
defparam \u_dm/dtm_resp_bits_data_2_s1 .INIT=16'h0100;
LUT3 \u_dm/dtm_resp_bits_data_32_s1  (
	.I0(\u_dm/dtm_resp_bits_data_2_5 ),
	.I1(\u_dm/dtm_resp_bits_data_1_5 ),
	.I2(\u_dm/dm_hartid_r [0]),
	.F(\u_dm/dtm_resp_bits_data_32_5 )
);
defparam \u_dm/dtm_resp_bits_data_32_s1 .INIT=8'h0E;
LUT4 \u_dm/dtm_resp_bits_data_5_s1  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [36]),
	.I3(\u_dm/dtm_resp_bits_data_0_5 ),
	.F(\u_dm/dtm_resp_bits_data_5_4 )
);
defparam \u_dm/dtm_resp_bits_data_5_s1 .INIT=16'h1000;
LUT4 \u_dm/dtm_resp_bits_data_0_s1  (
	.I0(\u_dm/dm_haltnot_r ),
	.I1(\u_dm/i_dtm_req_bits [36]),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [38]),
	.F(\u_dm/dtm_resp_bits_data_0_4 )
);
defparam \u_dm/dtm_resp_bits_data_0_s1 .INIT=16'hDFF3;
LUT2 \u_dm/dtm_resp_bits_data_0_s2  (
	.I0(\u_dm/i_dtm_req_bits [37]),
	.I1(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data_0_5 )
);
defparam \u_dm/dtm_resp_bits_data_0_s2 .INIT=4'h4;
LUT2 \u_dm/wr_cleardebint_ena_s1  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.F(wr_cleardebint_ena_4)
);
defparam \u_dm/wr_cleardebint_ena_s1 .INIT=4'h1;
LUT4 \u_dm/wr_cleardebint_ena_s2  (
	.I0(recv_buf_valid_9),
	.I1(wr_cleardebint_ena_6),
	.I2(wr_cleardebint_ena_7),
	.I3(mem_rdata_30_24),
	.F(\u_dm/wr_cleardebint_ena_5 )
);
defparam \u_dm/wr_cleardebint_ena_s2 .INIT=16'h4000;
LUT4 \u_dm/dm_haltnot_ena_s1  (
	.I0(\u_dm/i_dtm_req_bits [0]),
	.I1(\u_dm/i_dtm_req_bits [1]),
	.I2(\u_dm/dtm_resp_bits_data_32_5 ),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/dm_haltnot_ena_4 )
);
defparam \u_dm/dm_haltnot_ena_s1 .INIT=16'h4000;
LUT3 \u_dm/dtm_resp_bits_data_1_s2  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(\u_dm/i_dtm_req_bits [37]),
	.I2(\u_dm/i_dtm_req_bits [38]),
	.F(\u_dm/dtm_resp_bits_data_1_6 )
);
defparam \u_dm/dtm_resp_bits_data_1_s2 .INIT=8'h80;
LUT4 \u_dm/wr_cleardebint_ena_s3  (
	.I0(mem_addr_Z[9]),
	.I1(mem_addr_Z[10]),
	.I2(mem_addr_Z[11]),
	.I3(mem_addr_Z[8]),
	.F(wr_cleardebint_ena_6)
);
defparam \u_dm/wr_cleardebint_ena_s3 .INIT=16'h0100;
LUT4 \u_dm/wr_cleardebint_ena_s4  (
	.I0(mem_addr_Z[4]),
	.I1(mem_addr_Z[5]),
	.I2(mem_addr_Z[6]),
	.I3(mem_addr_Z[7]),
	.F(wr_cleardebint_ena_7)
);
defparam \u_dm/wr_cleardebint_ena_s4 .INIT=16'h0001;
LUT4 \u_dm/dm_haltnot_ena_s3  (
	.I0(mem_wdata_Z[0]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(\u_dm/wr_cleardebint_ena_5 ),
	.F(\u_dm/dm_haltnot_ena_7 )
);
defparam \u_dm/dm_haltnot_ena_s3 .INIT=16'h4000;
LUT4 \u_dm/dtm_resp_bits_data_33_s1  (
	.I0(dbg_irq),
	.I1(\u_dm/dtm_resp_bits_data_2_5 ),
	.I2(\u_dm/dtm_resp_bits_data_1_5 ),
	.I3(\u_dm/dm_hartid_r [0]),
	.F(\u_dm/dtm_resp_bits_data [33])
);
defparam \u_dm/dtm_resp_bits_data_33_s1 .INIT=16'h00A8;
LUT4 \u_dm/dtm_resp_bits_data_32_s2  (
	.I0(\u_dm/dm_haltnot_r ),
	.I1(\u_dm/dtm_resp_bits_data_2_5 ),
	.I2(\u_dm/dtm_resp_bits_data_1_5 ),
	.I3(\u_dm/dm_hartid_r [0]),
	.F(\u_dm/dtm_resp_bits_data [32])
);
defparam \u_dm/dtm_resp_bits_data_32_s2 .INIT=16'h00A8;
LUT3 \u_dm/wr_cleardebint_ena_s5  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[3]),
	.I2(\u_dm/wr_cleardebint_ena_5 ),
	.F(\u_dm/wr_cleardebint_ena )
);
defparam \u_dm/wr_cleardebint_ena_s5 .INIT=8'h10;
LUT4 \u_dm/ram_addr_2_s2  (
	.I0(\u_dm/dtm_resp_bits_data_1_6 ),
	.I1(\u_dm/i_dtm_req_bits [39]),
	.I2(\u_dm/i_dtm_req_bits [40]),
	.I3(\u_dm/vld_set ),
	.F(\u_dm/ram_addr_2_6 )
);
defparam \u_dm/ram_addr_2_s2 .INIT=16'h0100;
LUT4 \u_dm/dtm_resp_bits_data_31_s1  (
	.I0(ram_dout[31]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [31])
);
defparam \u_dm/dtm_resp_bits_data_31_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_30_s1  (
	.I0(ram_dout[30]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [30])
);
defparam \u_dm/dtm_resp_bits_data_30_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_29_s1  (
	.I0(ram_dout[29]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [29])
);
defparam \u_dm/dtm_resp_bits_data_29_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_28_s1  (
	.I0(ram_dout[28]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [28])
);
defparam \u_dm/dtm_resp_bits_data_28_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_27_s1  (
	.I0(ram_dout[27]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [27])
);
defparam \u_dm/dtm_resp_bits_data_27_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_26_s1  (
	.I0(ram_dout[26]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [26])
);
defparam \u_dm/dtm_resp_bits_data_26_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_25_s1  (
	.I0(ram_dout[25]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [25])
);
defparam \u_dm/dtm_resp_bits_data_25_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_24_s1  (
	.I0(ram_dout[24]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [24])
);
defparam \u_dm/dtm_resp_bits_data_24_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_23_s1  (
	.I0(ram_dout[23]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [23])
);
defparam \u_dm/dtm_resp_bits_data_23_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_22_s1  (
	.I0(ram_dout[22]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [22])
);
defparam \u_dm/dtm_resp_bits_data_22_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_21_s1  (
	.I0(ram_dout[21]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [21])
);
defparam \u_dm/dtm_resp_bits_data_21_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_20_s1  (
	.I0(ram_dout[20]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [20])
);
defparam \u_dm/dtm_resp_bits_data_20_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_19_s1  (
	.I0(ram_dout[19]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [19])
);
defparam \u_dm/dtm_resp_bits_data_19_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_18_s1  (
	.I0(ram_dout[18]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [18])
);
defparam \u_dm/dtm_resp_bits_data_18_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_17_s1  (
	.I0(ram_dout[17]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [17])
);
defparam \u_dm/dtm_resp_bits_data_17_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_16_s1  (
	.I0(ram_dout[16]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [16])
);
defparam \u_dm/dtm_resp_bits_data_16_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_15_s1  (
	.I0(ram_dout[15]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [15])
);
defparam \u_dm/dtm_resp_bits_data_15_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_14_s1  (
	.I0(ram_dout[14]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [14])
);
defparam \u_dm/dtm_resp_bits_data_14_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_13_s1  (
	.I0(ram_dout[13]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [13])
);
defparam \u_dm/dtm_resp_bits_data_13_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_10_s1  (
	.I0(ram_dout[10]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [10])
);
defparam \u_dm/dtm_resp_bits_data_10_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_9_s1  (
	.I0(ram_dout[9]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [9])
);
defparam \u_dm/dtm_resp_bits_data_9_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_8_s1  (
	.I0(ram_dout[8]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [8])
);
defparam \u_dm/dtm_resp_bits_data_8_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_7_s1  (
	.I0(ram_dout[7]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [7])
);
defparam \u_dm/dtm_resp_bits_data_7_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_6_s1  (
	.I0(ram_dout[6]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [6])
);
defparam \u_dm/dtm_resp_bits_data_6_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_4_s1  (
	.I0(ram_dout[4]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [4])
);
defparam \u_dm/dtm_resp_bits_data_4_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_3_s1  (
	.I0(ram_dout[3]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [3])
);
defparam \u_dm/dtm_resp_bits_data_3_s1 .INIT=16'h0002;
LUT4 \u_dm/dtm_resp_bits_data_1_s3  (
	.I0(ram_dout[1]),
	.I1(\u_dm/dtm_resp_bits_data_1_6 ),
	.I2(\u_dm/i_dtm_req_bits [39]),
	.I3(\u_dm/i_dtm_req_bits [40]),
	.F(\u_dm/dtm_resp_bits_data [1])
);
defparam \u_dm/dtm_resp_bits_data_1_s3 .INIT=16'h0002;
LUT4 \u_dm/dm_haltnot_nxt_s2  (
	.I0(\u_dm/dm_haltnot_r ),
	.I1(\u_dm/i_dtm_req_bits [34]),
	.I2(\u_dm/dm_haltnot_ena_7 ),
	.I3(\u_dm/dm_haltnot_ena_4 ),
	.F(\u_dm/dm_haltnot_nxt_6 )
);
defparam \u_dm/dm_haltnot_nxt_s2 .INIT=16'hF8FA;
LUT4 \u_dm/dm_debint_nxt_s2  (
	.I0(\u_dm/dm_haltnot_ena_4 ),
	.I1(dbg_irq),
	.I2(\u_dm/i_dtm_req_bits [35]),
	.I3(\u_dm/dm_debint_ena_8 ),
	.F(\u_dm/dm_debint_nxt_6 )
);
defparam \u_dm/dm_debint_nxt_s2 .INIT=16'hA0EC;
LUT4 \u_dm/dm_debint_ena_s3  (
	.I0(mem_wdata_Z[0]),
	.I1(mem_addr_Z[2]),
	.I2(mem_addr_Z[3]),
	.I3(\u_dm/wr_cleardebint_ena_5 ),
	.F(\u_dm/dm_debint_ena_8 )
);
defparam \u_dm/dm_debint_ena_s3 .INIT=16'h0100;
DFFC \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(irq_reg[4]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(dcsr_r_32[5])
);
defparam \u_dm/u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/reset_n_catch_reg_io_q [0])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 [3]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 [4]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_2 [3])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 [5]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_3 [4])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 [6]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_4 [5])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 [7]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_5 [6])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 [8]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_6 [7])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 [9]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_7 [8])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 [10]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_8 [9])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 [11]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_9 [10])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 [12]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_10 [11])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 [13]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_11 [12])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 [14]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_12 [13])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 [15]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_13 [14])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 [16]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_14 [15])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 [17]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_15 [16])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 [18]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_16 [17])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0  (
	.D(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 [19]),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_17 [18])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0 .INIT=1'b0;
DFFC \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0  (
	.D(VCC),
	.CLK(clk_in_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reset_n_catch_reg_io_q_18 [19])
);
defparam \u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0 .INIT=1'b0;
INV \u_dm/u_jtag_RstSync_3_1/jtag_reset_s0  (
	.I(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q [0]),
	.O(\u_dm/jtag_reset_4 )
);
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1]),
	.CLK(jtag_TCK_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg_io_q [0])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0  (
	.D(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2]),
	.CLK(jtag_TCK_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_0 [1])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0 .INIT=1'b0;
DFFC \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0  (
	.D(VCC),
	.CLK(jtag_TCK_d),
	.CLEAR(n519_5),
	.Q(\u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reset_n_catch_reg_io_q_1 [2])
);
defparam \u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0 .INIT=1'b0;
LUT2 \u_dm/u_s_debug_csr/dpc_ena_s0  (
	.I0(wr_dpc_ena_Z),
	.I1(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_ena )
);
defparam \u_dm/u_s_debug_csr/dpc_ena_s0 .INIT=4'hE;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_31_s0  (
	.I0(cmt_dpc_Z[31]),
	.I1(wr_csr_nxt[31]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [31])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_31_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_30_s0  (
	.I0(cmt_dpc_Z[30]),
	.I1(wr_csr_nxt[30]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [30])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_30_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_29_s0  (
	.I0(cmt_dpc_Z[29]),
	.I1(wr_csr_nxt[29]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [29])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_29_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_28_s0  (
	.I0(cmt_dpc_Z[28]),
	.I1(wr_csr_nxt[28]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [28])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_28_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_27_s0  (
	.I0(cmt_dpc_Z[27]),
	.I1(wr_csr_nxt[27]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [27])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_27_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_26_s0  (
	.I0(cmt_dpc_Z[26]),
	.I1(wr_csr_nxt[26]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [26])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_26_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_25_s0  (
	.I0(cmt_dpc_Z[25]),
	.I1(wr_csr_nxt[25]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [25])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_25_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_24_s0  (
	.I0(cmt_dpc_Z[24]),
	.I1(wr_csr_nxt[24]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [24])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_24_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_23_s0  (
	.I0(cmt_dpc_Z[23]),
	.I1(wr_csr_nxt[23]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [23])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_23_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_22_s0  (
	.I0(cmt_dpc_Z[22]),
	.I1(wr_csr_nxt[22]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [22])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_22_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_21_s0  (
	.I0(cmt_dpc_Z[21]),
	.I1(wr_csr_nxt[21]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [21])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_21_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_20_s0  (
	.I0(cmt_dpc_Z[20]),
	.I1(wr_csr_nxt[20]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [20])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_20_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_19_s0  (
	.I0(cmt_dpc_Z[19]),
	.I1(wr_csr_nxt[19]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [19])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_19_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_18_s0  (
	.I0(cmt_dpc_Z[18]),
	.I1(wr_csr_nxt[18]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [18])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_18_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_17_s0  (
	.I0(cmt_dpc_Z[17]),
	.I1(wr_csr_nxt[17]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [17])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_17_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_16_s0  (
	.I0(cmt_dpc_Z[16]),
	.I1(wr_csr_nxt[16]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [16])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_16_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_15_s0  (
	.I0(cmt_dpc_Z[15]),
	.I1(wr_csr_nxt[15]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [15])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_15_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_14_s0  (
	.I0(cmt_dpc_Z[14]),
	.I1(wr_csr_nxt[14]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [14])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_14_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_13_s0  (
	.I0(cmt_dpc_Z[13]),
	.I1(wr_csr_nxt[13]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [13])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_13_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_12_s0  (
	.I0(cmt_dpc_Z[12]),
	.I1(wr_csr_nxt[12]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [12])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_12_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_11_s0  (
	.I0(cmt_dpc_Z[11]),
	.I1(wr_csr_nxt[11]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [11])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_11_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_10_s0  (
	.I0(cmt_dpc_Z[10]),
	.I1(wr_csr_nxt[10]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [10])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_10_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_9_s0  (
	.I0(cmt_dpc_Z[9]),
	.I1(wr_csr_nxt[9]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [9])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_9_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_8_s0  (
	.I0(cmt_dpc_Z[8]),
	.I1(wr_csr_nxt[8]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [8])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_8_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_7_s0  (
	.I0(cmt_dpc_Z[7]),
	.I1(wr_csr_nxt[7]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [7])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_7_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_6_s0  (
	.I0(cmt_dpc_Z[6]),
	.I1(wr_csr_nxt[6]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [6])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_6_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_5_s0  (
	.I0(cmt_dpc_Z[5]),
	.I1(wr_csr_nxt[5]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [5])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_5_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_4_s0  (
	.I0(cmt_dpc_Z[4]),
	.I1(wr_csr_nxt[4]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [4])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_4_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_3_s0  (
	.I0(cmt_dpc_Z[3]),
	.I1(wr_csr_nxt[3]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [3])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_3_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_2_s0  (
	.I0(cmt_dpc_Z[2]),
	.I1(wr_csr_nxt[2]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [2])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_2_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dpc_nxt_1_s0  (
	.I0(cmt_dpc_Z[1]),
	.I1(wr_csr_nxt[1]),
	.I2(cmt_dpc_ena),
	.F(\u_dm/u_s_debug_csr/dpc_nxt [1])
);
defparam \u_dm/u_s_debug_csr/dpc_nxt_1_s0 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_csr/dbg_mode_Z_s  (
	.I0(dcsr_r[6]),
	.I1(dcsr_r[7]),
	.I2(dcsr_r[8]),
	.F(dbg_mode_Z)
);
defparam \u_dm/u_s_debug_csr/dbg_mode_Z_s .INIT=8'hFE;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[30])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[29])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[28])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[27])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[26])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[25])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[24])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[23])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[22])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[21])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[20])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[19])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[18])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[17])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[16])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[15])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[14])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[13])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[12])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[11])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[10])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[9])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[8])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[7])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[6])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[5])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[4])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[3])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[2])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[1])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_debug_csr/dpc_nxt [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_csr/dpc_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dpc_r[31])
);
defparam \u_dm/u_s_debug_csr/dpc_dfflr/qout_r_31_s0 .INIT=1'b0;
INV \u_dm/u_s_debug_csr/dpc_dfflr/n6_s2  (
	.I(\u_dm/reset_n_catch_reg_io_q [0]),
	.O(\u_dm/n6_6 )
);
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0  (
	.D(wr_csr_nxt[30]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[30])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0  (
	.D(wr_csr_nxt[29]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[29])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0  (
	.D(wr_csr_nxt[28]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[28])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0  (
	.D(wr_csr_nxt[27]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[27])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0  (
	.D(wr_csr_nxt[26]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[26])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0  (
	.D(wr_csr_nxt[25]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[25])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0  (
	.D(wr_csr_nxt[24]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[24])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0  (
	.D(wr_csr_nxt[23]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[23])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0  (
	.D(wr_csr_nxt[22]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[22])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0  (
	.D(wr_csr_nxt[21]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[21])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0  (
	.D(wr_csr_nxt[20]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[20])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0  (
	.D(wr_csr_nxt[19]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[19])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0  (
	.D(wr_csr_nxt[18]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[18])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0  (
	.D(wr_csr_nxt[17]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[17])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0  (
	.D(wr_csr_nxt[16]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[16])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0  (
	.D(wr_csr_nxt[15]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[15])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0  (
	.D(wr_csr_nxt[14]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[14])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0  (
	.D(wr_csr_nxt[13]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[13])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0  (
	.D(wr_csr_nxt[12]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[12])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0  (
	.D(wr_csr_nxt[11]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[11])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0  (
	.D(wr_csr_nxt[10]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[10])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0  (
	.D(wr_csr_nxt[9]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[9])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0  (
	.D(wr_csr_nxt[8]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[8])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0  (
	.D(wr_csr_nxt[7]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[7])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0  (
	.D(wr_csr_nxt[6]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[6])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0  (
	.D(wr_csr_nxt[5]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[5])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0  (
	.D(wr_csr_nxt[4]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[4])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0  (
	.D(wr_csr_nxt[3]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[3])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0  (
	.D(wr_csr_nxt[2]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[2])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0  (
	.D(wr_csr_nxt[1]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[1])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt[0]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[0])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0  (
	.D(wr_csr_nxt[31]),
	.CLK(clk_in_d),
	.CE(wr_dscratch_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dscratch_r[31])
);
defparam \u_dm/u_s_debug_csr/dscratch_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0  (
	.D(cmt_dcause_Z[1]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[7])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0  (
	.D(cmt_dcause_Z[0]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[6])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0  (
	.D(cmt_dcause_Z[2]),
	.CLK(clk_in_d),
	.CE(cmt_dcause_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r[8])
);
defparam \u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt[3]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r_30[3])
);
defparam \u_dm/u_s_debug_csr/halt_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt[2]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dbg_step_r)
);
defparam \u_dm/u_s_debug_csr/step_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0  (
	.D(wr_csr_nxt[15]),
	.CLK(clk_in_d),
	.CE(wr_dcsr_ena_Z),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dcsr_r_31[12])
);
defparam \u_dm/u_s_debug_csr/ebreakm_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_jtag_dtm/n680_s0  (
	.I0(\u_dm/u_s_jtag_dtm/n680_4 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n680_3 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s0 .INIT=8'h40;
LUT4 \u_dm/u_s_jtag_dtm/n250_s21  (
	.I0(\u_dm/u_s_jtag_dtm/n250_32 ),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n250_31 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s21 .INIT=16'h7DA4;
LUT4 \u_dm/u_s_jtag_dtm/n251_s20  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I1(\u_dm/u_s_jtag_dtm/n251_30 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n251_29 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s20 .INIT=16'hCEC0;
LUT2 \u_dm/u_s_jtag_dtm/n252_s38  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n252_41 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s38 .INIT=4'h6;
LUT3 \u_dm/u_s_jtag_dtm/n252_s33  (
	.I0(\u_dm/u_s_jtag_dtm/n252_39 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_48 ),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n252_43 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s33 .INIT=8'hA3;
LUT4 \u_dm/u_s_jtag_dtm/n253_s17  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/n253_23 ),
	.F(\u_dm/u_s_jtag_dtm/n253_22 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s17 .INIT=16'h71CF;
LUT3 \u_dm/u_s_jtag_dtm/dbusReg_40_s2  (
	.I0(\u_dm/u_s_jtag_dtm/skipOpReg ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/dbusReg_40_6 )
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s2 .INIT=8'h40;
LUT4 \u_dm/u_s_jtag_dtm/irReg_4_s4  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/irReg_4_10 )
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s4 .INIT=16'h8001;
LUT4 \u_dm/u_s_jtag_dtm/dbusValidReg_s3  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg_9 ),
	.I1(\u_dm/u_s_jtag_dtm/nrdy_r ),
	.I2(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I3(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.F(\u_dm/u_s_jtag_dtm/dbusValidReg_8 )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s3 .INIT=16'hFF0B;
LUT4 \u_dm/u_s_jtag_dtm/n520_s8  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n591_12 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s8 .INIT=16'h01E0;
LUT3 \u_dm/u_s_jtag_dtm/skipOpReg_s2  (
	.I0(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/skipOpReg_6 )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s2 .INIT=8'hE0;
LUT4 \u_dm/u_s_jtag_dtm/n591_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [4]),
	.I2(\u_dm/u_s_jtag_dtm/n591_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n591_17 ),
	.F(\u_dm/u_s_jtag_dtm/n591_14 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s9 .INIT=16'hF8FF;
LUT4 \u_dm/u_s_jtag_dtm/n592_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n592_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n592_15 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n592_13 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s9 .INIT=16'h4F44;
LUT4 \u_dm/u_s_jtag_dtm/n593_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [2]),
	.I2(\u_dm/u_s_jtag_dtm/n592_14 ),
	.I3(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n593_13 )
);
defparam \u_dm/u_s_jtag_dtm/n593_s9 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n594_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n592_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/n592_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n591_15 ),
	.F(\u_dm/u_s_jtag_dtm/n594_13 )
);
defparam \u_dm/u_s_jtag_dtm/n594_s9 .INIT=16'h44F4;
LUT4 \u_dm/u_s_jtag_dtm/n595_s9  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I2(\u_dm/u_s_jtag_dtm/n592_16 ),
	.I3(\u_dm/u_s_jtag_dtm/n595_15 ),
	.F(\u_dm/u_s_jtag_dtm/n595_13 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s9 .INIT=16'h70FF;
LUT4 \u_dm/u_s_jtag_dtm/n520_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.I2(jtag_TDI_d),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n520_15 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s9 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n522_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n522_13 )
);
defparam \u_dm/u_s_jtag_dtm/n522_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n524_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n524_13 )
);
defparam \u_dm/u_s_jtag_dtm/n524_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n526_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n526_13 )
);
defparam \u_dm/u_s_jtag_dtm/n526_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n528_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n528_13 )
);
defparam \u_dm/u_s_jtag_dtm/n528_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n530_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [35]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n530_13 )
);
defparam \u_dm/u_s_jtag_dtm/n530_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n532_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [34]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n532_13 )
);
defparam \u_dm/u_s_jtag_dtm/n532_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n534_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [33]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n534_13 )
);
defparam \u_dm/u_s_jtag_dtm/n534_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n536_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [32]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.I3(\u_dm/u_s_jtag_dtm/n520_18 ),
	.F(\u_dm/u_s_jtag_dtm/n536_13 )
);
defparam \u_dm/u_s_jtag_dtm/n536_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n538_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [31]),
	.I2(\u_dm/u_s_jtag_dtm/n538_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n538_13 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n540_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [30]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n540_13 )
);
defparam \u_dm/u_s_jtag_dtm/n540_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n542_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [29]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n542_13 )
);
defparam \u_dm/u_s_jtag_dtm/n542_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n544_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.I2(\u_dm/u_s_jtag_dtm/n544_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n544_13 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n546_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [27]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n546_13 )
);
defparam \u_dm/u_s_jtag_dtm/n546_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n548_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [26]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n548_13 )
);
defparam \u_dm/u_s_jtag_dtm/n548_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n550_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [25]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n550_13 )
);
defparam \u_dm/u_s_jtag_dtm/n550_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n552_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [24]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n552_13 )
);
defparam \u_dm/u_s_jtag_dtm/n552_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n554_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [23]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n554_13 )
);
defparam \u_dm/u_s_jtag_dtm/n554_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n556_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [22]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n556_13 )
);
defparam \u_dm/u_s_jtag_dtm/n556_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n558_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [21]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n558_13 )
);
defparam \u_dm/u_s_jtag_dtm/n558_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n560_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [20]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n560_13 )
);
defparam \u_dm/u_s_jtag_dtm/n560_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n562_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [19]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n562_13 )
);
defparam \u_dm/u_s_jtag_dtm/n562_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n564_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [18]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n564_13 )
);
defparam \u_dm/u_s_jtag_dtm/n564_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n566_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [17]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n566_13 )
);
defparam \u_dm/u_s_jtag_dtm/n566_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n568_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [16]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n568_13 )
);
defparam \u_dm/u_s_jtag_dtm/n568_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n570_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [15]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n570_13 )
);
defparam \u_dm/u_s_jtag_dtm/n570_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n572_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [14]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n572_13 )
);
defparam \u_dm/u_s_jtag_dtm/n572_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n574_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [13]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n574_13 )
);
defparam \u_dm/u_s_jtag_dtm/n574_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n576_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [12]),
	.I2(\u_dm/u_s_jtag_dtm/n576_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n576_13 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n578_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.I2(\u_dm/u_s_jtag_dtm/n578_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n592_16 ),
	.F(\u_dm/u_s_jtag_dtm/n578_13 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s8 .INIT=16'h8F88;
LUT4 \u_dm/u_s_jtag_dtm/n580_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [10]),
	.I2(\u_dm/u_s_jtag_dtm/n580_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n580_13 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n582_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [9]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n582_13 )
);
defparam \u_dm/u_s_jtag_dtm/n582_s8 .INIT=16'hF888;
LUT3 \u_dm/u_s_jtag_dtm/n584_s8  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [8]),
	.I1(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I2(\u_dm/u_s_jtag_dtm/n584_14 ),
	.F(\u_dm/u_s_jtag_dtm/n584_13 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s8 .INIT=8'h8F;
LUT4 \u_dm/u_s_jtag_dtm/n586_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [7]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n586_13 )
);
defparam \u_dm/u_s_jtag_dtm/n586_s8 .INIT=16'hF888;
LUT4 \u_dm/u_s_jtag_dtm/n588_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [6]),
	.I2(\u_dm/u_s_jtag_dtm/n588_14 ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n588_13 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s8 .INIT=16'hFFF8;
LUT4 \u_dm/u_s_jtag_dtm/n590_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n591_15 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [5]),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.I3(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n590_13 )
);
defparam \u_dm/u_s_jtag_dtm/n590_s8 .INIT=16'hF888;
LUT2 \u_dm/u_s_jtag_dtm/n648_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.F(\u_dm/u_s_jtag_dtm/n648_5 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n647_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n647_5 )
);
defparam \u_dm/u_s_jtag_dtm/n647_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n646_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n646_5 )
);
defparam \u_dm/u_s_jtag_dtm/n646_s1 .INIT=4'h4;
LUT2 \u_dm/u_s_jtag_dtm/n645_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n648_8 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n645_5 )
);
defparam \u_dm/u_s_jtag_dtm/n645_s1 .INIT=4'h4;
LUT3 \u_dm/u_s_jtag_dtm/n927_s1  (
	.I0(\u_dm/u_s_jtag_dtm/n927_6 ),
	.I1(\u_dm/u_s_jtag_dtm/n927_7 ),
	.I2(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n927_5 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s1 .INIT=8'hE0;
LUT2 \u_dm/u_s_jtag_dtm/n649_s1  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/n648_8 ),
	.F(\u_dm/u_s_jtag_dtm/n649_5 )
);
defparam \u_dm/u_s_jtag_dtm/n649_s1 .INIT=4'hE;
LUT4 \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 )
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s3 .INIT=16'hEFFF;
LUT2 \u_dm/u_s_jtag_dtm/n252_s37  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS_d),
	.F(\u_dm/u_s_jtag_dtm/n252_45 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s37 .INIT=4'h9;
LUT2 \u_dm/u_s_jtag_dtm/n252_s35  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n252_47 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s35 .INIT=4'h1;
LUT4 \u_dm/u_s_jtag_dtm/n680_s1  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.I1(\u_dm/u_s_jtag_dtm/n704_5 ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/irReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n680_4 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s1 .INIT=16'h0F77;
LUT3 \u_dm/u_s_jtag_dtm/n680_s2  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [1]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [2]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n680_5 )
);
defparam \u_dm/u_s_jtag_dtm/n680_s2 .INIT=8'h01;
LUT4 \u_dm/u_s_jtag_dtm/n250_s22  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n250_32 )
);
defparam \u_dm/u_s_jtag_dtm/n250_s22 .INIT=16'hE5D1;
LUT4 \u_dm/u_s_jtag_dtm/n251_s21  (
	.I0(jtag_TMS_d),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n251_30 )
);
defparam \u_dm/u_s_jtag_dtm/n251_s21 .INIT=16'h1BB8;
LUT4 \u_dm/u_s_jtag_dtm/n252_s36  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(jtag_TMS_d),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.F(\u_dm/u_s_jtag_dtm/n252_48 )
);
defparam \u_dm/u_s_jtag_dtm/n252_s36 .INIT=16'hF94F;
LUT4 \u_dm/u_s_jtag_dtm/n253_s18  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(jtag_TMS_d),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n253_23 )
);
defparam \u_dm/u_s_jtag_dtm/n253_s18 .INIT=16'hFBB4;
LUT2 \u_dm/u_s_jtag_dtm/dbusValidReg_s4  (
	.I0(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.I1(\u_dm/u_s_jtag_dtm/o_rdy_sync_r ),
	.F(\u_dm/u_s_jtag_dtm/dbusValidReg_9 )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s4 .INIT=4'h4;
LUT3 \u_dm/u_s_jtag_dtm/n591_s10  (
	.I0(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I1(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.I2(\u_dm/u_s_jtag_dtm/n595_14 ),
	.F(\u_dm/u_s_jtag_dtm/n591_15 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s10 .INIT=8'h80;
LUT4 \u_dm/u_s_jtag_dtm/n591_s11  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n591_16 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s11 .INIT=16'h6000;
LUT4 \u_dm/u_s_jtag_dtm/n591_s12  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I2(jtag_TDI_d),
	.I3(\u_dm/u_s_jtag_dtm/n927_7 ),
	.F(\u_dm/u_s_jtag_dtm/n591_17 )
);
defparam \u_dm/u_s_jtag_dtm/n591_s12 .INIT=16'h0777;
LUT2 \u_dm/u_s_jtag_dtm/n592_s10  (
	.I0(\u_dm/u_s_jtag_dtm/n927_7 ),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n592_14 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s10 .INIT=4'h1;
LUT3 \u_dm/u_s_jtag_dtm/n592_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [3]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n592_15 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s11 .INIT=8'h70;
LUT3 \u_dm/u_s_jtag_dtm/n592_s12  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n592_16 )
);
defparam \u_dm/u_s_jtag_dtm/n592_s12 .INIT=8'h80;
LUT3 \u_dm/u_s_jtag_dtm/n595_s10  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.F(\u_dm/u_s_jtag_dtm/n595_14 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s10 .INIT=8'h0B;
LUT4 \u_dm/u_s_jtag_dtm/n595_s11  (
	.I0(\u_dm/u_s_jtag_dtm/n592_14 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/n595_16 ),
	.F(\u_dm/u_s_jtag_dtm/n595_15 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s11 .INIT=16'hBBB0;
LUT4 \u_dm/u_s_jtag_dtm/n538_s9  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.I1(jtag_TDI_d),
	.I2(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n538_14 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s9 .INIT=16'h5333;
LUT4 \u_dm/u_s_jtag_dtm/n538_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.I3(\u_dm/u_s_jtag_dtm/n927_6 ),
	.F(\u_dm/u_s_jtag_dtm/n538_15 )
);
defparam \u_dm/u_s_jtag_dtm/n538_s10 .INIT=16'hE000;
LUT3 \u_dm/u_s_jtag_dtm/n544_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [28]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n544_14 )
);
defparam \u_dm/u_s_jtag_dtm/n544_s9 .INIT=8'h70;
LUT2 \u_dm/u_s_jtag_dtm/n576_s9  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n576_14 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s9 .INIT=4'h8;
LUT4 \u_dm/u_s_jtag_dtm/n576_s10  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n576_15 )
);
defparam \u_dm/u_s_jtag_dtm/n576_s10 .INIT=16'h4000;
LUT3 \u_dm/u_s_jtag_dtm/n578_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [11]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.F(\u_dm/u_s_jtag_dtm/n578_14 )
);
defparam \u_dm/u_s_jtag_dtm/n578_s9 .INIT=8'h70;
LUT2 \u_dm/u_s_jtag_dtm/n580_s9  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n580_14 )
);
defparam \u_dm/u_s_jtag_dtm/n580_s9 .INIT=4'h8;
LUT4 \u_dm/u_s_jtag_dtm/n584_s9  (
	.I0(\u_dm/u_s_jtag_dtm/n538_15 ),
	.I1(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/n576_15 ),
	.F(\u_dm/u_s_jtag_dtm/n584_14 )
);
defparam \u_dm/u_s_jtag_dtm/n584_s9 .INIT=16'h0777;
LUT2 \u_dm/u_s_jtag_dtm/n588_s9  (
	.I0(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.I1(\u_dm/u_s_jtag_dtm/n538_15 ),
	.F(\u_dm/u_s_jtag_dtm/n588_14 )
);
defparam \u_dm/u_s_jtag_dtm/n588_s9 .INIT=4'h8;
LUT4 \u_dm/u_s_jtag_dtm/n927_s2  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n927_6 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s2 .INIT=16'h0100;
LUT4 \u_dm/u_s_jtag_dtm/n927_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.F(\u_dm/u_s_jtag_dtm/n927_7 )
);
defparam \u_dm/u_s_jtag_dtm/n927_s3 .INIT=16'h4000;
LUT4 \u_dm/u_s_jtag_dtm/n595_s12  (
	.I0(\u_dm/u_s_jtag_dtm/n595_17 ),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n595_16 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s12 .INIT=16'hFD3F;
LUT4 \u_dm/u_s_jtag_dtm/n595_s13  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.I3(jtag_TDI_d),
	.F(\u_dm/u_s_jtag_dtm/n595_17 )
);
defparam \u_dm/u_s_jtag_dtm/n595_s13 .INIT=16'h1F00;
LUT4 \u_dm/u_s_jtag_dtm/n648_s3  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n648_8 )
);
defparam \u_dm/u_s_jtag_dtm/n648_s3 .INIT=16'h0001;
LUT4 \u_dm/u_s_jtag_dtm/n704_s1  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.F(\u_dm/u_s_jtag_dtm/n704_5 )
);
defparam \u_dm/u_s_jtag_dtm/n704_s1 .INIT=16'h0004;
LUT4 \u_dm/u_s_jtag_dtm/busyReg_s4  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/busyReg_10 )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s4 .INIT=16'hEAAA;
LUT4 \u_dm/u_s_jtag_dtm/n520_s11  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.I3(\u_dm/u_s_jtag_dtm/n927_6 ),
	.F(\u_dm/u_s_jtag_dtm/n520_18 )
);
defparam \u_dm/u_s_jtag_dtm/n520_s11 .INIT=16'h8000;
LUT4 \u_dm/u_s_jtag_dtm/n384_s8  (
	.I0(\u_dm/u_s_jtag_dtm/n595_14 ),
	.I1(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I2(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I3(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/n384_14 )
);
defparam \u_dm/u_s_jtag_dtm/n384_s8 .INIT=16'h4000;
LUT4 \u_dm/u_s_jtag_dtm/n677_s6  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/u_s_jtag_dtm/busyReg ),
	.I2(\u_dm/u_s_jtag_dtm/stickyBusyReg ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.F(\u_dm/u_s_jtag_dtm/n677_11 )
);
defparam \u_dm/u_s_jtag_dtm/n677_s6 .INIT=16'hF400;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/n251_29 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [2])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_2_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/n253_22 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [0])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/skipOpReg_s0  (
	.D(\u_dm/u_s_jtag_dtm/n677_11 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/skipOpReg_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/skipOpReg )
);
defparam \u_dm/u_s_jtag_dtm/skipOpReg_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [40]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [40])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [39]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [39])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [38]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [38])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [37]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [37])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [36]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [36])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [35])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [34])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [33])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [32])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [31])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [30])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [29])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [28])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [27])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [26])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [25])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [24])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [23])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [22])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [21])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [20])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [19])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [18])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [17])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [16])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [15])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [14])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [13])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [12])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [11])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [10])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [9])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [8])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [7])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [6])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [5])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [4])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [3])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [2])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [1]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [1])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusReg_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/shiftReg [0]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusReg_40_6 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusReg [0])
);
defparam \u_dm/u_s_jtag_dtm/dbusReg_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/n250_31 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [3])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/busyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/busyReg_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/busyReg )
);
defparam \u_dm/u_s_jtag_dtm/busyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/stickyBusyReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n384_14 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n680_3 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/stickyBusyReg )
);
defparam \u_dm/u_s_jtag_dtm/stickyBusyReg_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/dbusValidReg_s1  (
	.D(\u_dm/u_s_jtag_dtm/n704_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/dbusValidReg_8 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/dbusValidReg )
);
defparam \u_dm/u_s_jtag_dtm/dbusValidReg_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_40_s1  (
	.D(\u_dm/u_s_jtag_dtm/n520_15 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [40])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_40_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_39_s1  (
	.D(\u_dm/u_s_jtag_dtm/n522_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [39])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_39_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_38_s1  (
	.D(\u_dm/u_s_jtag_dtm/n524_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [38])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_38_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_37_s1  (
	.D(\u_dm/u_s_jtag_dtm/n526_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [37])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_37_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_36_s1  (
	.D(\u_dm/u_s_jtag_dtm/n528_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [36])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_36_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_35_s1  (
	.D(\u_dm/u_s_jtag_dtm/n530_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [35])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_35_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_34_s1  (
	.D(\u_dm/u_s_jtag_dtm/n532_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [34])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_34_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_33_s1  (
	.D(\u_dm/u_s_jtag_dtm/n534_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [33])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_33_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_32_s1  (
	.D(\u_dm/u_s_jtag_dtm/n536_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [32])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_32_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_31_s1  (
	.D(\u_dm/u_s_jtag_dtm/n538_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [31])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_31_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_30_s1  (
	.D(\u_dm/u_s_jtag_dtm/n540_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [30])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_30_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_29_s1  (
	.D(\u_dm/u_s_jtag_dtm/n542_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [29])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_29_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_28_s1  (
	.D(\u_dm/u_s_jtag_dtm/n544_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [28])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_28_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_27_s1  (
	.D(\u_dm/u_s_jtag_dtm/n546_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [27])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_27_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_26_s1  (
	.D(\u_dm/u_s_jtag_dtm/n548_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [26])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_26_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_25_s1  (
	.D(\u_dm/u_s_jtag_dtm/n550_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [25])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_25_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_24_s1  (
	.D(\u_dm/u_s_jtag_dtm/n552_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [24])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_24_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_23_s1  (
	.D(\u_dm/u_s_jtag_dtm/n554_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [23])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_23_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_22_s1  (
	.D(\u_dm/u_s_jtag_dtm/n556_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [22])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_22_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_21_s1  (
	.D(\u_dm/u_s_jtag_dtm/n558_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [21])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_21_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_20_s1  (
	.D(\u_dm/u_s_jtag_dtm/n560_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [20])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_20_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_19_s1  (
	.D(\u_dm/u_s_jtag_dtm/n562_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [19])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_19_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_18_s1  (
	.D(\u_dm/u_s_jtag_dtm/n564_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [18])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_18_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_17_s1  (
	.D(\u_dm/u_s_jtag_dtm/n566_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [17])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_17_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_16_s1  (
	.D(\u_dm/u_s_jtag_dtm/n568_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [16])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_16_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_15_s1  (
	.D(\u_dm/u_s_jtag_dtm/n570_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [15])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_15_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_14_s1  (
	.D(\u_dm/u_s_jtag_dtm/n572_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [14])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_14_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_13_s1  (
	.D(\u_dm/u_s_jtag_dtm/n574_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [13])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_13_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_12_s1  (
	.D(\u_dm/u_s_jtag_dtm/n576_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [12])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_12_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_11_s1  (
	.D(\u_dm/u_s_jtag_dtm/n578_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [11])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_11_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_10_s1  (
	.D(\u_dm/u_s_jtag_dtm/n580_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [10])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_10_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_9_s1  (
	.D(\u_dm/u_s_jtag_dtm/n582_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [9])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_9_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_8_s1  (
	.D(\u_dm/u_s_jtag_dtm/n584_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [8])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_8_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_7_s1  (
	.D(\u_dm/u_s_jtag_dtm/n586_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [7])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_7_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_6_s1  (
	.D(\u_dm/u_s_jtag_dtm/n588_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [6])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_6_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_5_s1  (
	.D(\u_dm/u_s_jtag_dtm/n590_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [5])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_5_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_4_s1  (
	.D(\u_dm/u_s_jtag_dtm/n591_14 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [4])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_4_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_3_s1  (
	.D(\u_dm/u_s_jtag_dtm/n592_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [3])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_3_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_2_s1  (
	.D(\u_dm/u_s_jtag_dtm/n593_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [2])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_2_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n594_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [1])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_1_s1 .INIT=1'b0;
DFFE \u_dm/u_s_jtag_dtm/shiftReg_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/n595_13 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/n591_12 ),
	.Q(\u_dm/u_s_jtag_dtm/shiftReg [0])
);
defparam \u_dm/u_s_jtag_dtm/shiftReg_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1  (
	.D(\u_dm/u_s_jtag_dtm/n252_43 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/jtagStateReg_1_8 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/jtagStateReg [1])
);
defparam \u_dm/u_s_jtag_dtm/jtagStateReg_1_s1 .INIT=1'b0;
DFFNC \u_dm/u_s_jtag_dtm/jtag_TDO_s1  (
	.D(\u_dm/u_s_jtag_dtm/n927_5 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(jtag_TDO_d)
);
defparam \u_dm/u_s_jtag_dtm/jtag_TDO_s1 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_4_s3  (
	.D(\u_dm/u_s_jtag_dtm/n645_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [4])
);
defparam \u_dm/u_s_jtag_dtm/irReg_4_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_3_s3  (
	.D(\u_dm/u_s_jtag_dtm/n646_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [3])
);
defparam \u_dm/u_s_jtag_dtm/irReg_3_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_2_s3  (
	.D(\u_dm/u_s_jtag_dtm/n647_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [2])
);
defparam \u_dm/u_s_jtag_dtm/irReg_2_s3 .INIT=1'b0;
DFFNCE \u_dm/u_s_jtag_dtm/irReg_1_s3  (
	.D(\u_dm/u_s_jtag_dtm/n648_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [1])
);
defparam \u_dm/u_s_jtag_dtm/irReg_1_s3 .INIT=1'b0;
DFFNPE \u_dm/u_s_jtag_dtm/irReg_0_s3  (
	.D(\u_dm/u_s_jtag_dtm/n649_5 ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/irReg_4_10 ),
	.PRESET(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/irReg [0])
);
defparam \u_dm/u_s_jtag_dtm/irReg_0_s3 .INIT=1'b1;
MUX2_LUT5 \u_dm/u_s_jtag_dtm/n252_s31  (
	.I0(\u_dm/u_s_jtag_dtm/n252_45 ),
	.I1(\u_dm/u_s_jtag_dtm/n252_41 ),
	.S0(\u_dm/u_s_jtag_dtm/n252_47 ),
	.O(\u_dm/u_s_jtag_dtm/n252_39 )
);
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s0  (
	.I0(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.I1(\u_dm/u_s_jtag_dtm/o_rdy_sync_r ),
	.I2(\u_dm/u_s_jtag_dtm/nrdy_r ),
	.I3(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set_s0 .INIT=16'h4F00;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0  (
	.I0(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.I1(\u_dm/u_s_jtag_dtm/o_rdy_sync_r ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena_s0 .INIT=8'hF4;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0  (
	.I0(\u_dm/u_s_jtag_dtm/dbusValidReg ),
	.I1(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.I2(\u_dm/u_s_jtag_dtm/o_rdy_sync_r ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt_s0 .INIT=8'hEF;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/dtm_req_valid ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.I2(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_ready ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_dat[0] [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/o_rdy_sync )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_nxt_6 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_valid )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [39]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [39])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [38]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [38])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [37]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [37])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [36]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [36])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [1]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [1])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [0]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/u_s_jtag_dtm/dbusReg [40]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_req_bits [40])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/o_rdy_sync ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/o_rdy_sync_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_nxt ),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/nrdy_ena ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/nrdy_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I1(\u_dm/dtm_resp_ready ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s1  (
	.I0(\u_dm/u_s_jtag_dtm/jtagStateReg [2]),
	.I1(\u_dm/u_s_jtag_dtm/jtagStateReg [3]),
	.I2(\u_dm/u_s_jtag_dtm/jtagStateReg [0]),
	.I3(\u_dm/u_s_jtag_dtm/jtagStateReg [1]),
	.F(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s1 .INIT=16'h1000;
LUT3 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2  (
	.I0(\u_dm/u_s_jtag_dtm/irReg [0]),
	.I1(\u_dm/u_s_jtag_dtm/irReg [4]),
	.I2(\u_dm/u_s_jtag_dtm/n680_5 ),
	.F(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s2 .INIT=8'h80;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/dtm_resp_ready ),
	.I1(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.I2(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r ),
	.I3(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
LUT4 \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s4  (
	.I0(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.I1(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid ),
	.I2(\u_dm/u_s_jtag_dtm/buf_vld_nxt_4 ),
	.I3(\u_dm/u_s_jtag_dtm/buf_vld_nxt_5 ),
	.F(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_s4 .INIT=16'h2EEE;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_resp_valid ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] [0])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_dat[0] [0]),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_r )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_nxt_6 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/dtm_resp_ready )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/dtm_resp_bits [34]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [34])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/dtm_resp_bits [33]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [33])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/dtm_resp_bits [32]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [32])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/dtm_resp_bits [31]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [31])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/dtm_resp_bits [30]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [30])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/dtm_resp_bits [29]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [29])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/dtm_resp_bits [28]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [28])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/dtm_resp_bits [27]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [27])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/dtm_resp_bits [26]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [26])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/dtm_resp_bits [25]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [25])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/dtm_resp_bits [24]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [24])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/dtm_resp_bits [23]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [23])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/dtm_resp_bits [22]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [22])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/dtm_resp_bits [21]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [21])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/dtm_resp_bits [20]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [20])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/dtm_resp_bits [19]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [19])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/dtm_resp_bits [18]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [18])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/dtm_resp_bits [17]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [17])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/dtm_resp_bits [16]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [16])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/dtm_resp_bits [15]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [15])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_resp_bits [14]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [14])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_resp_bits [13]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [13])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/dtm_resp_bits [12]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [12])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/dtm_resp_bits [11]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [11])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/dtm_resp_bits [10]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [10])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/dtm_resp_bits [9]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [9])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/dtm_resp_bits [8]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [8])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_resp_bits [7]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [7])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/dtm_resp_bits [6]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [6])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/dtm_resp_bits [5]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [5])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/dtm_resp_bits [4]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [4])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/dtm_resp_bits [3]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [3])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_resp_bits [2]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [2])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/dtm_resp_bits [35]),
	.CLK(jtag_TCK_d),
	.CE(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_bits [35])
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_nxt_8 ),
	.CLK(jtag_TCK_d),
	.CLEAR(\u_dm/jtag_reset_4 ),
	.Q(\u_dm/u_s_jtag_dtm/i_dtm_resp_valid )
);
defparam \u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s1 .INIT=1'b0;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s0  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.I3(\u_dm/i_dtm_req_valid ),
	.F(\u_dm/vld_set )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s0 .INIT=16'h0700;
LUT3 \u_dm/u_dm2dtm_cdc_tx/nrdy_ena_s0  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.I1(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ),
	.I2(\u_dm/vld_set ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_ena )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_ena_s0 .INIT=8'hF4;
LUT4 \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s0  (
	.I0(vld_set_4),
	.I1(\u_dm/dtm_resp_bits_data_1_5 ),
	.I2(\u_dm/i_dtm_req_valid ),
	.I3(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s0 .INIT=16'h70FF;
LUT4 \u_dm/u_dm2dtm_cdc_tx/vld_set_s1  (
	.I0(itcm_valid_6),
	.I1(itcm_valid_7),
	.I2(vld_set_6),
	.I3(mem_rdata_27_7),
	.F(vld_set_4)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s1 .INIT=16'h8000;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_set_s2  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ),
	.I1(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/nrdy_r ),
	.F(\u_dm/vld_set_5 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s2 .INIT=8'hD0;
LUT2 \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s1  (
	.I0(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.I1(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r ),
	.F(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_4 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/nrdy_nxt_s1 .INIT=4'h4;
LUT2 \u_dm/u_dm2dtm_cdc_tx/vld_set_s3  (
	.I0(mem_addr_Z[24]),
	.I1(mem_addr_Z[25]),
	.F(vld_set_6)
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_set_s3 .INIT=4'h1;
LUT3 \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2  (
	.I0(\u_dm/dtm_resp_valid ),
	.I1(\u_dm/vld_set ),
	.I2(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.F(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_nxt_s2 .INIT=8'hCE;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_resp_ready ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] [0])
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_dat[0] [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync )
);
defparam \u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_tx/vld_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_valid )
);
defparam \u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/dtm_resp_bits_data [32]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [34])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/dtm_resp_bits_data [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [33])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/dtm_resp_bits_data [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [32])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/dtm_resp_bits_data [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [31])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/dtm_resp_bits_data [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [30])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/dtm_resp_bits_data [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [29])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/dtm_resp_bits_data [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [28])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/dtm_resp_bits_data [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [27])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/dtm_resp_bits_data [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [26])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/dtm_resp_bits_data [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [25])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/dtm_resp_bits_data [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [24])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/dtm_resp_bits_data [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [23])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/dtm_resp_bits_data [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [22])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/dtm_resp_bits_data [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [21])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/dtm_resp_bits_data [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [20])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/dtm_resp_bits_data [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [19])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/dtm_resp_bits_data [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [18])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/dtm_resp_bits_data [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [17])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/dtm_resp_bits_data [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [16])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/dtm_resp_bits_data [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [15])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_resp_bits_data [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [14])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_resp_bits_data [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [13])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/dtm_resp_bits_data [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [12])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/dtm_resp_bits_data [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [11])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/dtm_resp_bits_data [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [10])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/dtm_resp_bits_data [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [9])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/dtm_resp_bits_data [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [8])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_resp_bits_data [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [7])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/dtm_resp_bits_data [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [6])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/dtm_resp_bits_data [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [5])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/dtm_resp_bits_data [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [4])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/dtm_resp_bits_data [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [3])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_resp_bits_data [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [2])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/dtm_resp_bits_data [33]),
	.CLK(clk_in_d),
	.CE(\u_dm/vld_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_resp_bits [35])
);
defparam \u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_r )
);
defparam \u_dm/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_tx/nrdy_nxt ),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_tx/nrdy_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_tx/nrdy_r )
);
defparam \u_dm/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0  (
	.I0(\u_dm/i_dtm_req_valid ),
	.I1(\u_dm/dtm_req_ready ),
	.I2(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_set_s0 .INIT=8'h10;
LUT4 \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1  (
	.I0(\u_dm/dtm_resp_bits_data_1_5 ),
	.I1(vld_set_4),
	.I2(\u_dm/vld_set_5 ),
	.I3(\u_dm/i_dtm_req_valid ),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt_s1 .INIT=16'hF8FF;
LUT4 \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1  (
	.I0(\u_dm/vld_set ),
	.I1(\u_dm/i_dtm_req_valid ),
	.I2(\u_dm/dtm_req_ready ),
	.I3(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.F(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_ena_s1 .INIT=16'hABAA;
LUT4 \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2  (
	.I0(\u_dm/dtm_req_ready ),
	.I1(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.I2(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r ),
	.I3(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.F(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_s2 .INIT=16'hCF8A;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_valid ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_dat[0] [0]),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync )
);
defparam \u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_dm2dtm_cdc_rx/i_vld_sync_r )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_vld_sync_dffr/qout_r_0_s0 .INIT=1'b0;
DFFC \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1  (
	.D(\u_dm/u_dm2dtm_cdc_rx/i_rdy_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dtm_req_ready )
);
defparam \u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0  (
	.D(\u_dm/dtm_req_bits [39]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [39])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0  (
	.D(\u_dm/dtm_req_bits [38]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [38])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0  (
	.D(\u_dm/dtm_req_bits [37]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [37])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0  (
	.D(\u_dm/dtm_req_bits [36]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [36])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0  (
	.D(\u_dm/dtm_req_bits [35]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [35])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0  (
	.D(\u_dm/dtm_req_bits [34]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [34])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0  (
	.D(\u_dm/dtm_req_bits [33]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [33])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0  (
	.D(\u_dm/dtm_req_bits [32]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [32])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_32_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0  (
	.D(\u_dm/dtm_req_bits [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [31])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0  (
	.D(\u_dm/dtm_req_bits [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [30])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0  (
	.D(\u_dm/dtm_req_bits [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [29])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0  (
	.D(\u_dm/dtm_req_bits [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [28])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0  (
	.D(\u_dm/dtm_req_bits [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [27])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0  (
	.D(\u_dm/dtm_req_bits [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [26])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0  (
	.D(\u_dm/dtm_req_bits [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [25])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0  (
	.D(\u_dm/dtm_req_bits [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [24])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0  (
	.D(\u_dm/dtm_req_bits [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [23])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0  (
	.D(\u_dm/dtm_req_bits [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [22])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0  (
	.D(\u_dm/dtm_req_bits [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [21])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0  (
	.D(\u_dm/dtm_req_bits [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [20])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0  (
	.D(\u_dm/dtm_req_bits [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [19])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0  (
	.D(\u_dm/dtm_req_bits [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [18])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0  (
	.D(\u_dm/dtm_req_bits [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [17])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0  (
	.D(\u_dm/dtm_req_bits [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [16])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0  (
	.D(\u_dm/dtm_req_bits [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [15])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0  (
	.D(\u_dm/dtm_req_bits [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [14])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0  (
	.D(\u_dm/dtm_req_bits [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [13])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0  (
	.D(\u_dm/dtm_req_bits [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [12])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0  (
	.D(\u_dm/dtm_req_bits [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [11])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0  (
	.D(\u_dm/dtm_req_bits [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [10])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0  (
	.D(\u_dm/dtm_req_bits [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [9])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0  (
	.D(\u_dm/dtm_req_bits [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [8])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0  (
	.D(\u_dm/dtm_req_bits [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [7])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0  (
	.D(\u_dm/dtm_req_bits [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [6])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0  (
	.D(\u_dm/dtm_req_bits [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [5])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0  (
	.D(\u_dm/dtm_req_bits [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [4])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0  (
	.D(\u_dm/dtm_req_bits [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [3])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0  (
	.D(\u_dm/dtm_req_bits [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [2])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0  (
	.D(\u_dm/dtm_req_bits [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [1])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0  (
	.D(\u_dm/dtm_req_bits [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [0])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0  (
	.D(\u_dm/dtm_req_bits [40]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/i_rdy_set ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_bits [40])
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_40_s0 .INIT=1'b0;
DFFCE \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0  (
	.D(\u_dm/u_dm2dtm_cdc_rx/buf_vld_nxt ),
	.CLK(clk_in_d),
	.CE(\u_dm/u_dm2dtm_cdc_rx/buf_vld_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/i_dtm_req_valid )
);
defparam \u_dm/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/dm_hartid_dfflr/qout_r_0_s0  (
	.D(\u_dm/i_dtm_req_bits [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/dtm_wr_hartid_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dm_hartid_r [0])
);
defparam \u_dm/dm_hartid_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/cleardebint_dfflr/qout_r_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in_d),
	.CE(\u_dm/wr_cleardebint_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(cleardebint_r[0])
);
defparam \u_dm/cleardebint_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/sethaltnot_dfflr/qout_r_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in_d),
	.CE(\u_dm/wr_sethaltnot_ena ),
	.CLEAR(\u_dm/n6_6 ),
	.Q(sethaltnot_r[0])
);
defparam \u_dm/sethaltnot_dfflr/qout_r_0_s0 .INIT=1'b0;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_31_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_31_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_31_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_31_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_30_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_30_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_30_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_30_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_29_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_29_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_29_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_29_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_28_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_28_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_28_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_28_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_27_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_27_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_27_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_27_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_26_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_26_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_26_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_26_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_25_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_25_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_25_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_25_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_24_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_24_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_24_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_24_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_23_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_23_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_23_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_23_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_22_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_22_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_22_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_22_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_21_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_21_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_21_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_21_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_20_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_20_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_20_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_20_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_19_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_19_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_19_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_19_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_18_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_18_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_18_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_18_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_17_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_17_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_17_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_17_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_16_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_16_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_16_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_16_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_15_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_15_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_15_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_15_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_14_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_14_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_14_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_14_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_13_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_13_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_13_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_13_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_12_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_12_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_12_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_12_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_11_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_11_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_11_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_11_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_10_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_10_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_10_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_10_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_9_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_9_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_9_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_9_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_8_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_8_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_8_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_8_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_7_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_7_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_7_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_7_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_6_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_6_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_6_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_6_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_5_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_5_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_5_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_5_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_4_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_4_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_4_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_4_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_3_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_3_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_3_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_3_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_2_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_2_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_2_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_2_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_1_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_1_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_1_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_1_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_0_s2  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[0] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[1] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_18 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_0_s2 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_0_s3  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[2] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[3] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_19 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_0_s3 .INIT=8'hCA;
LUT3 \u_dm/u_s_debug_ram/ram_wen_0_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [0])
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_1_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [1])
);
defparam \u_dm/u_s_debug_ram/ram_wen_1_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_2_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [2])
);
defparam \u_dm/u_s_debug_ram/ram_wen_2_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_3_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_0_8 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [3])
);
defparam \u_dm/u_s_debug_ram/ram_wen_3_s0 .INIT=8'h80;
LUT3 \u_dm/u_s_debug_ram/ram_wen_4_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [4])
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s0 .INIT=8'h10;
LUT3 \u_dm/u_s_debug_ram/ram_wen_5_s0  (
	.I0(\u_dm/ram_addr [1]),
	.I1(\u_dm/ram_addr [0]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [5])
);
defparam \u_dm/u_s_debug_ram/ram_wen_5_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_wen_6_s0  (
	.I0(\u_dm/ram_addr [0]),
	.I1(\u_dm/ram_addr [1]),
	.I2(\u_dm/u_s_debug_ram/ram_wen_4_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen [6])
);
defparam \u_dm/u_s_debug_ram/ram_wen_6_s0 .INIT=8'h40;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_31_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [31]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [31]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_31_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_30_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [30]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [30]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_30_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_29_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [29]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [29]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_29_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_28_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [28]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [28]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_28_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_27_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [27]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [27]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_27_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_26_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [26]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [26]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_26_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_25_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [25]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [25]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_25_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_24_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [24]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [24]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_24_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_23_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [23]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [23]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_23_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_22_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [22]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [22]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_22_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_21_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [21]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [21]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_21_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_20_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [20]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [20]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_20_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_19_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [19]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [19]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_19_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_18_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [18]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [18]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_18_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_17_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [17]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [17]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_17_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_16_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [16]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [16]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_16_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_15_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [15]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [15]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_15_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_14_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [14]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [14]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_14_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_13_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [13]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [13]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_13_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_12_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [12]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [12]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_12_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_11_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [11]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [11]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_11_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_10_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [10]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [10]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_10_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_9_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [9]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [9]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_9_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_8_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [8]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [8]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_8_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_7_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [7]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [7]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_7_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_6_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [6]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [6]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_6_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_5_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [5]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [5]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_5_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_4_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [4]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [4]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_4_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_3_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [3]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [3]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_3_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_2_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [2]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [2]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_2_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_1_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [1]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [1]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_1_s4 .INIT=8'hAC;
LUT3 \u_dm/u_s_debug_ram/ram_dout_Z_0_s4  (
	.I0(\u_dm/u_s_debug_ram/debug_ram_r[5] [0]),
	.I1(\u_dm/u_s_debug_ram/debug_ram_r[4] [0]),
	.I2(\u_dm/ram_addr [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_26 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_0_s4 .INIT=8'hAC;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s2  (
	.I0(\u_dm/i_dtm_req_bits [1]),
	.I1(\u_dm/i_dtm_req_bits [0]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/ram_wen_0_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_5 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s2 .INIT=16'h004F;
LUT2 \u_dm/u_s_debug_ram/ram_wen_0_s3  (
	.I0(recv_buf_valid_9),
	.I1(vld_set_4),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s3 .INIT=4'h4;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_31_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [31]),
	.F(\u_dm/u_s_debug_ram/ram_dout_31_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_31_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_30_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [30]),
	.F(\u_dm/u_s_debug_ram/ram_dout_30_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_30_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_29_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [29]),
	.F(\u_dm/u_s_debug_ram/ram_dout_29_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_29_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_28_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [28]),
	.F(\u_dm/u_s_debug_ram/ram_dout_28_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_28_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_27_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [27]),
	.F(\u_dm/u_s_debug_ram/ram_dout_27_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_27_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_26_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [26]),
	.F(\u_dm/u_s_debug_ram/ram_dout_26_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_26_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_25_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [25]),
	.F(\u_dm/u_s_debug_ram/ram_dout_25_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_25_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_24_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [24]),
	.F(\u_dm/u_s_debug_ram/ram_dout_24_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_24_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_23_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [23]),
	.F(\u_dm/u_s_debug_ram/ram_dout_23_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_23_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_22_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [22]),
	.F(\u_dm/u_s_debug_ram/ram_dout_22_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_22_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_21_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [21]),
	.F(\u_dm/u_s_debug_ram/ram_dout_21_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_21_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_20_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [20]),
	.F(\u_dm/u_s_debug_ram/ram_dout_20_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_20_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_19_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [19]),
	.F(\u_dm/u_s_debug_ram/ram_dout_19_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_19_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_18_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [18]),
	.F(\u_dm/u_s_debug_ram/ram_dout_18_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_18_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_17_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [17]),
	.F(\u_dm/u_s_debug_ram/ram_dout_17_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_17_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_16_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [16]),
	.F(\u_dm/u_s_debug_ram/ram_dout_16_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_16_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_15_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [15]),
	.F(\u_dm/u_s_debug_ram/ram_dout_15_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_15_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_14_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [14]),
	.F(\u_dm/u_s_debug_ram/ram_dout_14_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_14_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_13_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [13]),
	.F(\u_dm/u_s_debug_ram/ram_dout_13_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_13_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_12_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [12]),
	.F(\u_dm/u_s_debug_ram/ram_dout_12_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_12_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_11_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [11]),
	.F(\u_dm/u_s_debug_ram/ram_dout_11_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_11_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_10_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [10]),
	.F(\u_dm/u_s_debug_ram/ram_dout_10_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_10_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_9_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [9]),
	.F(\u_dm/u_s_debug_ram/ram_dout_9_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_9_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_8_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [8]),
	.F(\u_dm/u_s_debug_ram/ram_dout_8_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_8_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_7_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [7]),
	.F(\u_dm/u_s_debug_ram/ram_dout_7_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_7_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_6_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [6]),
	.F(\u_dm/u_s_debug_ram/ram_dout_6_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_6_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_5_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [5]),
	.F(\u_dm/u_s_debug_ram/ram_dout_5_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_5_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_4_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [4]),
	.F(\u_dm/u_s_debug_ram/ram_dout_4_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_4_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_3_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [3]),
	.F(\u_dm/u_s_debug_ram/ram_dout_3_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_3_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_2_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [2]),
	.F(\u_dm/u_s_debug_ram/ram_dout_2_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_2_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_1_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [1]),
	.F(\u_dm/u_s_debug_ram/ram_dout_1_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_1_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_dout_Z_0_s5  (
	.I0(\u_dm/i_dtm_req_bits [36]),
	.I1(mem_addr_Z[2]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/debug_ram_r[6] [0]),
	.F(\u_dm/u_s_debug_ram/ram_dout_0_30 )
);
defparam \u_dm/u_s_debug_ram/ram_dout_Z_0_s5 .INIT=16'h5300;
LUT4 \u_dm/u_s_debug_ram/ram_wen_4_s2  (
	.I0(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.I1(\u_dm/i_dtm_req_bits [38]),
	.I2(mem_addr_Z[4]),
	.I3(\u_dm/ram_addr_2_6 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_4_6 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_4_s2 .INIT=16'h4450;
LUT4 \u_dm/u_s_debug_ram/ram_wen_0_s4  (
	.I0(\u_dm/i_dtm_req_bits [38]),
	.I1(mem_addr_Z[4]),
	.I2(\u_dm/ram_addr_2_6 ),
	.I3(\u_dm/u_s_debug_ram/ram_wen_0_5 ),
	.F(\u_dm/u_s_debug_ram/ram_wen_0_8 )
);
defparam \u_dm/u_s_debug_ram/ram_wen_0_s4 .INIT=16'h0053;
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_31_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_30_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_29_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_28_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_27_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_26_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_25_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_24_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_23_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_22_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_21_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_20_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_19_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_18_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_17_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_16_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_15_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_14_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_13_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_12_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_11_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_10_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_9_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_8_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_7_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_6_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_5_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_4_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_3_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_2_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_1_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_0_s0  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_18 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_19 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_22 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_31_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_31_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_30_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_30_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_29_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_29_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_28_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_28_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_27_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_27_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_26_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_26_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_25_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_25_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_24_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_24_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_23_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_23_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_22_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_22_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_21_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_21_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_20_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_20_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_19_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_19_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_18_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_18_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_17_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_17_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_16_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_16_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_15_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_15_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_14_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_14_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_13_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_13_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_12_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_12_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_11_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_11_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_10_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_10_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_9_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_9_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_8_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_8_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_7_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_7_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_6_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_6_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_5_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_5_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_4_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_4_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_3_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_3_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_2_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_2_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_1_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_1_24 )
);
MUX2_LUT5 \u_dm/u_s_debug_ram/ram_dout_Z_0_s1  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_26 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_30 ),
	.S0(\u_dm/ram_addr [1]),
	.O(\u_dm/u_s_debug_ram/ram_dout_0_24 )
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_31_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_31_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_31_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[31])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_30_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_30_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_30_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[30])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_29_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_29_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_29_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[29])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_28_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_28_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_28_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[28])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_27_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_27_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_27_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[27])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_26_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_26_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_26_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[26])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_25_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_25_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_25_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[25])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_24_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_24_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_24_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[24])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_23_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_23_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_23_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[23])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_22_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_22_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_22_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[22])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_21_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_21_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_21_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[21])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_20_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_20_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_20_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[20])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_19_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_19_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_19_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[19])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_18_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_18_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_18_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[18])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_17_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_17_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_17_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[17])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_16_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_16_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_16_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[16])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_15_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_15_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_15_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[15])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_14_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_14_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_14_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[14])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_13_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_13_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_13_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[13])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_12_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_12_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_12_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[12])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_11_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_11_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_11_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[11])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_10_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_10_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_10_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[10])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_9_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_9_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_9_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[9])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_8_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_8_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_8_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[8])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_7_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_7_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_7_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[7])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_6_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_6_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_6_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[6])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_5_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_5_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_5_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[5])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_4_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_4_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_4_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[4])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_3_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_3_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_3_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[3])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_2_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_2_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_2_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[2])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_1_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_1_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_1_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[1])
);
MUX2_LUT6 \u_dm/u_s_debug_ram/ram_dout_Z_0_s  (
	.I0(\u_dm/u_s_debug_ram/ram_dout_0_22 ),
	.I1(\u_dm/u_s_debug_ram/ram_dout_0_24 ),
	.S0(\u_dm/ram_addr [2]),
	.O(ram_dout[0])
);
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [0]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[0] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [1]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[1] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [2]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[2] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [3]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[3] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [4]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[4] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[4].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [5]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[5] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[5].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0  (
	.D(\u_dm/ram_wdat [30]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [30])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_30_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0  (
	.D(\u_dm/ram_wdat [29]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [29])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_29_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0  (
	.D(\u_dm/ram_wdat [28]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [28])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_28_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0  (
	.D(\u_dm/ram_wdat [27]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [27])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_27_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0  (
	.D(\u_dm/ram_wdat [26]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [26])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_26_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0  (
	.D(\u_dm/ram_wdat [25]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [25])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_25_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0  (
	.D(\u_dm/ram_wdat [24]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [24])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_24_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0  (
	.D(\u_dm/ram_wdat [23]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [23])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_23_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0  (
	.D(\u_dm/ram_wdat [22]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [22])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_22_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0  (
	.D(\u_dm/ram_wdat [21]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [21])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0  (
	.D(\u_dm/ram_wdat [20]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [20])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0  (
	.D(\u_dm/ram_wdat [19]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [19])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0  (
	.D(\u_dm/ram_wdat [18]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [18])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0  (
	.D(\u_dm/ram_wdat [17]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [17])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0  (
	.D(\u_dm/ram_wdat [16]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [16])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0  (
	.D(\u_dm/ram_wdat [15]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [15])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0  (
	.D(\u_dm/ram_wdat [14]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [14])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0  (
	.D(\u_dm/ram_wdat [13]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [13])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0  (
	.D(\u_dm/ram_wdat [12]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [12])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0  (
	.D(\u_dm/ram_wdat [11]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [11])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0  (
	.D(\u_dm/ram_wdat [10]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [10])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0  (
	.D(\u_dm/ram_wdat [9]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [9])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0  (
	.D(\u_dm/ram_wdat [8]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [8])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0  (
	.D(\u_dm/ram_wdat [7]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [7])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0  (
	.D(\u_dm/ram_wdat [6]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [6])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0  (
	.D(\u_dm/ram_wdat [5]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [5])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0  (
	.D(\u_dm/ram_wdat [4]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [4])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0  (
	.D(\u_dm/ram_wdat [3]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [3])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0  (
	.D(\u_dm/ram_wdat [2]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [2])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0  (
	.D(\u_dm/ram_wdat [1]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [1])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0  (
	.D(\u_dm/ram_wdat [0]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [0])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0 .INIT=1'b0;
DFFCE \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0  (
	.D(\u_dm/ram_wdat [31]),
	.CLK(clk_in_d),
	.CE(\u_dm/u_s_debug_ram/ram_wen [6]),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/u_s_debug_ram/debug_ram_r[6] [31])
);
defparam \u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0 .INIT=1'b0;
DFFC \u_dm/dm_haltnot_dfflr/qout_r_0_s1  (
	.D(\u_dm/dm_haltnot_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(\u_dm/dm_haltnot_r )
);
defparam \u_dm/dm_haltnot_dfflr/qout_r_0_s1 .INIT=1'b0;
DFFC \u_dm/dm_debint_dfflr/qout_r_0_s1  (
	.D(\u_dm/dm_debint_nxt_6 ),
	.CLK(clk_in_d),
	.CLEAR(\u_dm/n6_6 ),
	.Q(dbg_irq)
);
defparam \u_dm/dm_debint_dfflr/qout_r_0_s1 .INIT=1'b0;
LUT4 \itcm/memory_0_s10  (
	.I0(mem_addr_Z[14]),
	.I1(mem_addr_Z[15]),
	.I2(mem_rdata_30_19),
	.I3(mem_rdata_30_17),
	.F(memory_0_13)
);
defparam \itcm/memory_0_s10 .INIT=16'h1000;
LUT4 \itcm/memory_0_s11  (
	.I0(mem_wstrb_Z[0]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_0_15 )
);
defparam \itcm/memory_0_s11 .INIT=16'h1000;
LUT4 \itcm/memory_1_s9  (
	.I0(mem_wstrb_Z[1]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_1_13 )
);
defparam \itcm/memory_1_s9 .INIT=16'h1000;
LUT4 \itcm/memory_2_s9  (
	.I0(mem_wstrb_Z[2]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_2_13 )
);
defparam \itcm/memory_2_s9 .INIT=16'h1000;
LUT4 \itcm/memory_3_s9  (
	.I0(mem_wstrb_Z[3]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_3_13 )
);
defparam \itcm/memory_3_s9 .INIT=16'h1000;
LUT4 \itcm/memory_3_s10  (
	.I0(mem_wstrb_Z[3]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_3_15 )
);
defparam \itcm/memory_3_s10 .INIT=16'h2000;
LUT4 \itcm/memory_2_s10  (
	.I0(mem_wstrb_Z[2]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_2_15 )
);
defparam \itcm/memory_2_s10 .INIT=16'h2000;
LUT4 \itcm/memory_1_s10  (
	.I0(mem_wstrb_Z[1]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_1_15 )
);
defparam \itcm/memory_1_s10 .INIT=16'h2000;
LUT4 \itcm/memory_0_s12  (
	.I0(mem_wstrb_Z[0]),
	.I1(itcm_ready),
	.I2(itcm_valid),
	.I3(memory_0_13),
	.F(\itcm/memory_0_17 )
);
defparam \itcm/memory_0_s12 .INIT=16'h2000;
DFFR \itcm/mem_ready_s0  (
	.D(itcm_valid),
	.CLK(clk_in_d),
	.RESET(itcm_ready),
	.Q(itcm_ready)
);
defparam \itcm/mem_ready_s0 .INIT=1'b0;
SDPB \itcm/memory_0_memory_0_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_0_17 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_0_15 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[3:0]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO [31:4], itcm_rdata[3:0]})
);
defparam \itcm/memory_0_memory_0_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_0_memory_0_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_0_memory_0_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_0_memory_0_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_0_17 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_0_15 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[7:4]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_0 [31:4], itcm_rdata[7:4]})
);
defparam \itcm/memory_0_memory_0_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_0_memory_0_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_0_memory_0_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_0_memory_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_1_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[11:8]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_1 [31:4], itcm_rdata[11:8]})
);
defparam \itcm/memory_1_memory_1_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_1_memory_1_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_1_memory_1_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_1_memory_1_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_1_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_1_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[15:12]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_2 [31:4], itcm_rdata[15:12]})
);
defparam \itcm/memory_1_memory_1_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_1_memory_1_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_1_memory_1_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_1_memory_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_2_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[19:16]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_3 [31:4], itcm_rdata[19:16]})
);
defparam \itcm/memory_2_memory_2_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_2_memory_2_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_2_memory_2_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_2_memory_2_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_2_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_2_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[23:20]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_4 [31:4], itcm_rdata[23:20]})
);
defparam \itcm/memory_2_memory_2_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_2_memory_2_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_2_memory_2_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_2_memory_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_3_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[27:24]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_5 [31:4], itcm_rdata[27:24]})
);
defparam \itcm/memory_3_memory_3_0_0_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_0=4;
defparam \itcm/memory_3_memory_3_0_0_s .BIT_WIDTH_1=4;
defparam \itcm/memory_3_memory_3_0_0_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \itcm/memory_3_memory_3_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\itcm/memory_3_15 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\itcm/memory_3_13 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[31:28]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\itcm/DO_6 [31:4], itcm_rdata[31:28]})
);
defparam \itcm/memory_3_memory_3_0_1_s .READ_MODE=1'b0;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_0=4;
defparam \itcm/memory_3_memory_3_0_1_s .BIT_WIDTH_1=4;
defparam \itcm/memory_3_memory_3_0_1_s .RESET_MODE="SYNC";
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_0=3'b000;
defparam \itcm/memory_3_memory_3_0_1_s .BLK_SEL_1=3'b000;
LUT4 \dtcm/n6_s2  (
	.I0(dtcm_ready),
	.I1(mem_addr_Z[25]),
	.I2(mem_addr_Z[24]),
	.I3(itcm_valid_9),
	.F(\dtcm/n6_6 )
);
defparam \dtcm/n6_s2 .INIT=16'h1000;
LUT3 \dtcm/mem_3_s6  (
	.I0(mem_wstrb_Z[3]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_13),
	.F(\dtcm/mem_3_9 )
);
defparam \dtcm/mem_3_s6 .INIT=8'h80;
LUT3 \dtcm/mem_2_s6  (
	.I0(mem_wstrb_Z[2]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_13),
	.F(\dtcm/mem_2_9 )
);
defparam \dtcm/mem_2_s6 .INIT=8'h80;
LUT3 \dtcm/mem_1_s6  (
	.I0(mem_wstrb_Z[1]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_13),
	.F(\dtcm/mem_1_9 )
);
defparam \dtcm/mem_1_s6 .INIT=8'h80;
LUT3 \dtcm/mem_0_s7  (
	.I0(mem_wstrb_Z[0]),
	.I1(\dtcm/n6_6 ),
	.I2(memory_0_13),
	.F(\dtcm/mem_0_10 )
);
defparam \dtcm/mem_0_s7 .INIT=8'h80;
DFFR \dtcm/mem_ready_s0  (
	.D(dtcm_valid),
	.CLK(clk_in_d),
	.RESET(dtcm_ready),
	.Q(dtcm_ready)
);
defparam \dtcm/mem_ready_s0 .INIT=1'b0;
SDPB \dtcm/mem_0_mem_0_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_0_10 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[3:0]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO [31:4], dtcm_rdata[3:0]})
);
defparam \dtcm/mem_0_mem_0_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_0_mem_0_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_0_mem_0_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_0_mem_0_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_0_10 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[7:4]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_0 [31:4], dtcm_rdata[7:4]})
);
defparam \dtcm/mem_0_mem_0_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_0_mem_0_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_0_mem_0_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_0_mem_0_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[11:8]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_1 [31:4], dtcm_rdata[11:8]})
);
defparam \dtcm/mem_1_mem_1_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_1_mem_1_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_1_mem_1_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_1_mem_1_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_1_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[15:12]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_2 [31:4], dtcm_rdata[15:12]})
);
defparam \dtcm/mem_1_mem_1_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_1_mem_1_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_1_mem_1_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_1_mem_1_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[19:16]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_3 [31:4], dtcm_rdata[19:16]})
);
defparam \dtcm/mem_2_mem_2_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_2_mem_2_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_2_mem_2_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_2_mem_2_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_2_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[23:20]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_4 [31:4], dtcm_rdata[23:20]})
);
defparam \dtcm/mem_2_mem_2_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_2_mem_2_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_2_mem_2_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_2_mem_2_0_1_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_0_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[27:24]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_5 [31:4], dtcm_rdata[27:24]})
);
defparam \dtcm/mem_3_mem_3_0_0_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_3_mem_3_0_0_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_3_mem_3_0_0_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_0_s .BLK_SEL_1=3'b000;
SDPB \dtcm/mem_3_mem_3_0_1_s  (
	.CLKA(clk_in_d),
	.CEA(\dtcm/mem_3_9 ),
	.RESETA(GND),
	.CLKB(clk_in_d),
	.CEB(\dtcm/n6_6 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, mem_wdata_Z[31:28]}),
	.ADA({mem_addr_Z[13:2], GND, GND}),
	.ADB({mem_addr_Z[13:2], GND, GND}),
	.DO({\dtcm/DO_6 [31:4], dtcm_rdata[31:28]})
);
defparam \dtcm/mem_3_mem_3_0_1_s .READ_MODE=1'b0;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_0=4;
defparam \dtcm/mem_3_mem_3_0_1_s .BIT_WIDTH_1=4;
defparam \dtcm/mem_3_mem_3_0_1_s .RESET_MODE="SYNC";
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_0=3'b000;
defparam \dtcm/mem_3_mem_3_0_1_s .BLK_SEL_1=3'b000;
LUT3 \simpleuart/n966_s0  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/n958_4 ),
	.I2(\simpleuart/n966_4 ),
	.F(\simpleuart/n966_3 )
);
defparam \simpleuart/n966_s0 .INIT=8'h04;
LUT3 \simpleuart/n557_s0  (
	.I0(\simpleuart/send_pattern [8]),
	.I1(mem_wdata_Z[6]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n557_3 )
);
defparam \simpleuart/n557_s0 .INIT=8'hCA;
LUT3 \simpleuart/n558_s0  (
	.I0(\simpleuart/send_pattern [7]),
	.I1(mem_wdata_Z[5]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n558_3 )
);
defparam \simpleuart/n558_s0 .INIT=8'hCA;
LUT3 \simpleuart/n559_s0  (
	.I0(\simpleuart/send_pattern [6]),
	.I1(mem_wdata_Z[4]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n559_3 )
);
defparam \simpleuart/n559_s0 .INIT=8'hCA;
LUT3 \simpleuart/n560_s0  (
	.I0(\simpleuart/send_pattern [5]),
	.I1(mem_wdata_Z[3]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n560_3 )
);
defparam \simpleuart/n560_s0 .INIT=8'hCA;
LUT3 \simpleuart/n561_s0  (
	.I0(\simpleuart/send_pattern [4]),
	.I1(mem_wdata_Z[2]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n561_3 )
);
defparam \simpleuart/n561_s0 .INIT=8'hCA;
LUT3 \simpleuart/n562_s0  (
	.I0(\simpleuart/send_pattern [3]),
	.I1(mem_wdata_Z[1]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n562_3 )
);
defparam \simpleuart/n562_s0 .INIT=8'hCA;
LUT3 \simpleuart/n563_s0  (
	.I0(\simpleuart/send_pattern [2]),
	.I1(mem_wdata_Z[0]),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/n563_3 )
);
defparam \simpleuart/n563_s0 .INIT=8'hCA;
LUT4 \simpleuart/recv_buf_valid_s3  (
	.I0(mem_rdata_21_5),
	.I1(recv_buf_valid_9),
	.I2(recv_buf_valid_10),
	.I3(\simpleuart/n958_7 ),
	.F(\simpleuart/recv_buf_valid_8 )
);
defparam \simpleuart/recv_buf_valid_s3 .INIT=16'hFF80;
LUT4 \simpleuart/send_dummy_s3  (
	.I0(recv_buf_valid_9),
	.I1(mem_rdata_21_5),
	.I2(send_dummy_9),
	.I3(\simpleuart/n480_6 ),
	.F(\simpleuart/send_dummy_8 )
);
defparam \simpleuart/send_dummy_s3 .INIT=16'h40FF;
LUT3 \simpleuart/send_pattern_8_s3  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.F(\simpleuart/send_pattern_8_8 )
);
defparam \simpleuart/send_pattern_8_s3 .INIT=8'hF4;
LUT4 \simpleuart/recv_state_3_s4  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/n966_4 ),
	.I2(ser_rx_d),
	.I3(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/recv_state_3_9 )
);
defparam \simpleuart/recv_state_3_s4 .INIT=16'h00BF;
LUT4 \simpleuart/n319_s12  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/recv_state [1]),
	.I2(\simpleuart/n958_4 ),
	.I3(\simpleuart/recv_state [2]),
	.F(\simpleuart/n319_16 )
);
defparam \simpleuart/n319_s12 .INIT=16'h7080;
LUT4 \simpleuart/n322_s5  (
	.I0(\simpleuart/n322_10 ),
	.I1(\simpleuart/n322_14 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n322_9 )
);
defparam \simpleuart/n322_s5 .INIT=16'h0708;
LUT4 \simpleuart/n323_s5  (
	.I0(\simpleuart/n322_10 ),
	.I1(\simpleuart/n323_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [30]),
	.F(\simpleuart/n323_9 )
);
defparam \simpleuart/n323_s5 .INIT=16'h0708;
LUT4 \simpleuart/n324_s5  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/n322_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [29]),
	.F(\simpleuart/n324_9 )
);
defparam \simpleuart/n324_s5 .INIT=16'h0708;
LUT4 \simpleuart/n326_s5  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(\simpleuart/n326_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [27]),
	.F(\simpleuart/n326_9 )
);
defparam \simpleuart/n326_s5 .INIT=16'h0708;
LUT4 \simpleuart/n328_s5  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(\simpleuart/n328_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [25]),
	.F(\simpleuart/n328_9 )
);
defparam \simpleuart/n328_s5 .INIT=16'h0708;
LUT4 \simpleuart/n331_s5  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(\simpleuart/n331_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [22]),
	.F(\simpleuart/n331_9 )
);
defparam \simpleuart/n331_s5 .INIT=16'h0708;
LUT4 \simpleuart/n334_s5  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(\simpleuart/n334_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [19]),
	.F(\simpleuart/n334_9 )
);
defparam \simpleuart/n334_s5 .INIT=16'h0708;
LUT4 \simpleuart/n336_s5  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/n336_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [17]),
	.F(\simpleuart/n336_9 )
);
defparam \simpleuart/n336_s5 .INIT=16'h0708;
LUT4 \simpleuart/n339_s5  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/n339_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [14]),
	.F(\simpleuart/n339_9 )
);
defparam \simpleuart/n339_s5 .INIT=16'h0708;
LUT4 \simpleuart/n342_s5  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/n342_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [11]),
	.F(\simpleuart/n342_9 )
);
defparam \simpleuart/n342_s5 .INIT=16'h0708;
LUT4 \simpleuart/n345_s5  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(\simpleuart/n345_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [8]),
	.F(\simpleuart/n345_9 )
);
defparam \simpleuart/n345_s5 .INIT=16'h0708;
LUT4 \simpleuart/n348_s5  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/n348_10 ),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [5]),
	.F(\simpleuart/n348_9 )
);
defparam \simpleuart/n348_s5 .INIT=16'h0708;
LUT4 \simpleuart/n351_s5  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/n322_12 ),
	.I3(\simpleuart/recv_divcnt [2]),
	.F(\simpleuart/n351_9 )
);
defparam \simpleuart/n351_s5 .INIT=16'h0708;
LUT4 \simpleuart/n320_s13  (
	.I0(\simpleuart/n320_19 ),
	.I1(\simpleuart/recv_state [1]),
	.I2(\simpleuart/n966_3 ),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n320_18 )
);
defparam \simpleuart/n320_s13 .INIT=16'hBAC0;
LUT4 \simpleuart/n321_s13  (
	.I0(ser_rx_d),
	.I1(\simpleuart/n966_4 ),
	.I2(\simpleuart/n966_3 ),
	.I3(\simpleuart/recv_state [0]),
	.F(\simpleuart/n321_18 )
);
defparam \simpleuart/n321_s13 .INIT=16'h00F4;
LUT2 \simpleuart/n564_s1  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_pattern [1]),
	.F(\simpleuart/n564_5 )
);
defparam \simpleuart/n564_s1 .INIT=4'h4;
LUT2 \simpleuart/n480_s2  (
	.I0(send_dummy),
	.I1(send_pattern_8_9),
	.F(\simpleuart/n480_6 )
);
defparam \simpleuart/n480_s2 .INIT=4'h7;
LUT2 \simpleuart/n556_s1  (
	.I0(mem_wdata_Z[7]),
	.I1(\simpleuart/n557_4 ),
	.F(\simpleuart/n556_5 )
);
defparam \simpleuart/n556_s1 .INIT=4'hB;
LUT2 \simpleuart/n567_s1  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n567_5 )
);
defparam \simpleuart/n567_s1 .INIT=4'h9;
LUT4 \simpleuart/n612_s2  (
	.I0(\simpleuart/n480_6 ),
	.I1(\simpleuart/n557_4 ),
	.I2(\simpleuart/n612_7 ),
	.I3(\simpleuart/send_bitcnt [2]),
	.F(\simpleuart/n612_6 )
);
defparam \simpleuart/n612_s2 .INIT=16'h5775;
LUT4 \simpleuart/n565_s1  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(\simpleuart/n565_5 )
);
defparam \simpleuart/n565_s1 .INIT=16'hFE01;
LUT3 \simpleuart/n958_s1  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n958_4 )
);
defparam \simpleuart/n958_s1 .INIT=8'hD4;
LUT4 \simpleuart/n958_s2  (
	.I0(\simpleuart/recv_state [0]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [1]),
	.I3(\simpleuart/recv_state [3]),
	.F(\simpleuart/n958_5 )
);
defparam \simpleuart/n958_s2 .INIT=16'h1000;
LUT3 \simpleuart/n966_s1  (
	.I0(\simpleuart/recv_state [1]),
	.I1(\simpleuart/recv_state [2]),
	.I2(\simpleuart/recv_state [3]),
	.F(\simpleuart/n966_4 )
);
defparam \simpleuart/n966_s1 .INIT=8'h01;
LUT4 \simpleuart/n557_s1  (
	.I0(mem_wstrb_Z[0]),
	.I1(recv_buf_valid_10),
	.I2(mem_rdata_21_5),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n557_4 )
);
defparam \simpleuart/n557_s1 .INIT=16'h8000;
LUT4 \simpleuart/recv_buf_valid_s4  (
	.I0(mem_wstrb_Z[0]),
	.I1(mem_wstrb_Z[1]),
	.I2(mem_wstrb_Z[2]),
	.I3(mem_wstrb_Z[3]),
	.F(recv_buf_valid_9)
);
defparam \simpleuart/recv_buf_valid_s4 .INIT=16'h0001;
LUT4 \simpleuart/recv_buf_valid_s5  (
	.I0(mem_addr_Z[2]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[3]),
	.F(recv_buf_valid_10)
);
defparam \simpleuart/recv_buf_valid_s5 .INIT=16'h0100;
LUT4 \simpleuart/send_dummy_s4  (
	.I0(mem_addr_Z[3]),
	.I1(mem_addr_Z[4]),
	.I2(mem_addr_Z[5]),
	.I3(mem_addr_Z[2]),
	.F(send_dummy_9)
);
defparam \simpleuart/send_dummy_s4 .INIT=16'h0100;
LUT4 \simpleuart/send_pattern_8_s4  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.I2(\simpleuart/send_bitcnt [2]),
	.I3(\simpleuart/send_bitcnt [3]),
	.F(send_pattern_8_9)
);
defparam \simpleuart/send_pattern_8_s4 .INIT=16'h0001;
LUT4 \simpleuart/recv_state_3_s5  (
	.I0(\simpleuart/n958_4 ),
	.I1(\simpleuart/recv_state [0]),
	.I2(\simpleuart/n320_19 ),
	.I3(\simpleuart/n966_4 ),
	.F(\simpleuart/recv_state_3_10 )
);
defparam \simpleuart/recv_state_3_s5 .INIT=16'h0C05;
LUT4 \simpleuart/n318_s13  (
	.I0(\simpleuart/recv_state [1]),
	.I1(\simpleuart/recv_state [0]),
	.I2(\simpleuart/recv_state [2]),
	.I3(\simpleuart/recv_state [3]),
	.F(\simpleuart/n318_17 )
);
defparam \simpleuart/n318_s13 .INIT=16'h827F;
LUT3 \simpleuart/n322_s6  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(\simpleuart/recv_divcnt [27]),
	.I2(\simpleuart/n326_10 ),
	.F(\simpleuart/n322_10 )
);
defparam \simpleuart/n322_s6 .INIT=8'h80;
LUT2 \simpleuart/n322_s8  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/n322_12 )
);
defparam \simpleuart/n322_s8 .INIT=4'h1;
LUT2 \simpleuart/n323_s6  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(\simpleuart/recv_divcnt [29]),
	.F(\simpleuart/n323_10 )
);
defparam \simpleuart/n323_s6 .INIT=4'h8;
LUT3 \simpleuart/n326_s6  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(\simpleuart/recv_divcnt [25]),
	.I2(\simpleuart/n328_10 ),
	.F(\simpleuart/n326_10 )
);
defparam \simpleuart/n326_s6 .INIT=8'h80;
LUT4 \simpleuart/n328_s6  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(\simpleuart/recv_divcnt [22]),
	.I2(\simpleuart/recv_divcnt [23]),
	.I3(\simpleuart/n331_10 ),
	.F(\simpleuart/n328_10 )
);
defparam \simpleuart/n328_s6 .INIT=16'h8000;
LUT3 \simpleuart/n330_s6  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(\simpleuart/recv_divcnt [22]),
	.I2(\simpleuart/n331_10 ),
	.F(\simpleuart/n330_10 )
);
defparam \simpleuart/n330_s6 .INIT=8'h80;
LUT4 \simpleuart/n331_s6  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(\simpleuart/recv_divcnt [19]),
	.I2(\simpleuart/recv_divcnt [20]),
	.I3(\simpleuart/n334_10 ),
	.F(\simpleuart/n331_10 )
);
defparam \simpleuart/n331_s6 .INIT=16'h8000;
LUT3 \simpleuart/n333_s6  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(\simpleuart/recv_divcnt [19]),
	.I2(\simpleuart/n334_10 ),
	.F(\simpleuart/n333_10 )
);
defparam \simpleuart/n333_s6 .INIT=8'h80;
LUT3 \simpleuart/n334_s6  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(\simpleuart/recv_divcnt [17]),
	.I2(\simpleuart/n336_10 ),
	.F(\simpleuart/n334_10 )
);
defparam \simpleuart/n334_s6 .INIT=8'h80;
LUT4 \simpleuart/n336_s6  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/recv_divcnt [14]),
	.I2(\simpleuart/recv_divcnt [15]),
	.I3(\simpleuart/n339_10 ),
	.F(\simpleuart/n336_10 )
);
defparam \simpleuart/n336_s6 .INIT=16'h8000;
LUT3 \simpleuart/n338_s6  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(\simpleuart/recv_divcnt [14]),
	.I2(\simpleuart/n339_10 ),
	.F(\simpleuart/n338_10 )
);
defparam \simpleuart/n338_s6 .INIT=8'h80;
LUT4 \simpleuart/n339_s6  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/recv_divcnt [11]),
	.I2(\simpleuart/recv_divcnt [12]),
	.I3(\simpleuart/n342_10 ),
	.F(\simpleuart/n339_10 )
);
defparam \simpleuart/n339_s6 .INIT=16'h8000;
LUT3 \simpleuart/n341_s6  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(\simpleuart/recv_divcnt [11]),
	.I2(\simpleuart/n342_10 ),
	.F(\simpleuart/n341_10 )
);
defparam \simpleuart/n341_s6 .INIT=8'h80;
LUT4 \simpleuart/n342_s6  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(\simpleuart/recv_divcnt [8]),
	.I2(\simpleuart/recv_divcnt [9]),
	.I3(\simpleuart/n345_10 ),
	.F(\simpleuart/n342_10 )
);
defparam \simpleuart/n342_s6 .INIT=16'h8000;
LUT3 \simpleuart/n344_s6  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(\simpleuart/recv_divcnt [8]),
	.I2(\simpleuart/n345_10 ),
	.F(\simpleuart/n344_10 )
);
defparam \simpleuart/n344_s6 .INIT=8'h80;
LUT4 \simpleuart/n345_s6  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/recv_divcnt [5]),
	.I2(\simpleuart/recv_divcnt [6]),
	.I3(\simpleuart/n348_10 ),
	.F(\simpleuart/n345_10 )
);
defparam \simpleuart/n345_s6 .INIT=16'h8000;
LUT3 \simpleuart/n347_s6  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(\simpleuart/recv_divcnt [5]),
	.I2(\simpleuart/n348_10 ),
	.F(\simpleuart/n347_10 )
);
defparam \simpleuart/n347_s6 .INIT=8'h80;
LUT4 \simpleuart/n348_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/recv_divcnt [2]),
	.I3(\simpleuart/recv_divcnt [3]),
	.F(\simpleuart/n348_10 )
);
defparam \simpleuart/n348_s6 .INIT=16'h8000;
LUT3 \simpleuart/n350_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/recv_divcnt [1]),
	.I2(\simpleuart/recv_divcnt [2]),
	.F(\simpleuart/n350_10 )
);
defparam \simpleuart/n350_s6 .INIT=8'h80;
LUT4 \simpleuart/n320_s14  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n210_126 ),
	.I2(\simpleuart/recv_divcnt [30]),
	.I3(\simpleuart/n966_4 ),
	.F(\simpleuart/n320_19 )
);
defparam \simpleuart/n320_s14 .INIT=16'hD400;
LUT2 \simpleuart/n612_s3  (
	.I0(\simpleuart/send_bitcnt [0]),
	.I1(\simpleuart/send_bitcnt [1]),
	.F(\simpleuart/n612_7 )
);
defparam \simpleuart/n612_s3 .INIT=4'h1;
LUT3 \simpleuart/n322_s9  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(\simpleuart/recv_divcnt [28]),
	.I2(\simpleuart/recv_divcnt [29]),
	.F(\simpleuart/n322_14 )
);
defparam \simpleuart/n322_s9 .INIT=8'h80;
LUT4 \simpleuart/n318_s14  (
	.I0(\simpleuart/n318_17 ),
	.I1(simpleuart_reg_div_do[31]),
	.I2(\simpleuart/n261_128 ),
	.I3(\simpleuart/recv_divcnt [31]),
	.F(\simpleuart/n318_19 )
);
defparam \simpleuart/n318_s14 .INIT=16'h5110;
LUT4 \simpleuart/n958_s3  (
	.I0(simpleuart_reg_div_do[31]),
	.I1(\simpleuart/n261_128 ),
	.I2(\simpleuart/recv_divcnt [31]),
	.I3(\simpleuart/n958_5 ),
	.F(\simpleuart/n958_7 )
);
defparam \simpleuart/n958_s3 .INIT=16'hD400;
LUT4 \simpleuart/n614_s3  (
	.I0(\simpleuart/n557_4 ),
	.I1(\simpleuart/send_bitcnt [0]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n614_8 )
);
defparam \simpleuart/n614_s3 .INIT=16'hF111;
LUT3 \simpleuart/send_bitcnt_2_s3  (
	.I0(\simpleuart/send_pattern_8_8 ),
	.I1(send_dummy),
	.I2(send_pattern_8_9),
	.F(\simpleuart/send_bitcnt_2_9 )
);
defparam \simpleuart/send_bitcnt_2_s3 .INIT=8'hEA;
LUT4 \simpleuart/n1042_s1  (
	.I0(send_pattern_8_9),
	.I1(\simpleuart/n519_130 ),
	.I2(\simpleuart/n557_4 ),
	.I3(\simpleuart/n1043_7 ),
	.F(\simpleuart/n1042_5 )
);
defparam \simpleuart/n1042_s1 .INIT=16'hFFF4;
LUT3 \simpleuart/n353_s6  (
	.I0(\simpleuart/recv_divcnt [0]),
	.I1(\simpleuart/n958_5 ),
	.I2(\simpleuart/recv_state_3_10 ),
	.F(\simpleuart/n353_11 )
);
defparam \simpleuart/n353_s6 .INIT=8'h54;
LUT4 \simpleuart/n352_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [0]),
	.I3(\simpleuart/recv_divcnt [1]),
	.F(\simpleuart/n352_11 )
);
defparam \simpleuart/n352_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n350_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n350_10 ),
	.I3(\simpleuart/recv_divcnt [3]),
	.F(\simpleuart/n350_12 )
);
defparam \simpleuart/n350_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n349_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [4]),
	.I3(\simpleuart/n348_10 ),
	.F(\simpleuart/n349_11 )
);
defparam \simpleuart/n349_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n347_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n347_10 ),
	.I3(\simpleuart/recv_divcnt [6]),
	.F(\simpleuart/n347_12 )
);
defparam \simpleuart/n347_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n346_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [7]),
	.I3(\simpleuart/n345_10 ),
	.F(\simpleuart/n346_11 )
);
defparam \simpleuart/n346_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n344_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n344_10 ),
	.I3(\simpleuart/recv_divcnt [9]),
	.F(\simpleuart/n344_12 )
);
defparam \simpleuart/n344_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n343_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [10]),
	.I3(\simpleuart/n342_10 ),
	.F(\simpleuart/n343_11 )
);
defparam \simpleuart/n343_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n341_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n341_10 ),
	.I3(\simpleuart/recv_divcnt [12]),
	.F(\simpleuart/n341_12 )
);
defparam \simpleuart/n341_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n340_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [13]),
	.I3(\simpleuart/n339_10 ),
	.F(\simpleuart/n340_11 )
);
defparam \simpleuart/n340_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n338_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n338_10 ),
	.I3(\simpleuart/recv_divcnt [15]),
	.F(\simpleuart/n338_12 )
);
defparam \simpleuart/n338_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n337_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [16]),
	.I3(\simpleuart/n336_10 ),
	.F(\simpleuart/n337_11 )
);
defparam \simpleuart/n337_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n335_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [18]),
	.I3(\simpleuart/n334_10 ),
	.F(\simpleuart/n335_11 )
);
defparam \simpleuart/n335_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n333_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n333_10 ),
	.I3(\simpleuart/recv_divcnt [20]),
	.F(\simpleuart/n333_12 )
);
defparam \simpleuart/n333_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n332_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [21]),
	.I3(\simpleuart/n331_10 ),
	.F(\simpleuart/n332_11 )
);
defparam \simpleuart/n332_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n330_s7  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/n330_10 ),
	.I3(\simpleuart/recv_divcnt [23]),
	.F(\simpleuart/n330_12 )
);
defparam \simpleuart/n330_s7 .INIT=16'h0EE0;
LUT4 \simpleuart/n329_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [24]),
	.I3(\simpleuart/n328_10 ),
	.F(\simpleuart/n329_11 )
);
defparam \simpleuart/n329_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n327_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [26]),
	.I3(\simpleuart/n326_10 ),
	.F(\simpleuart/n327_11 )
);
defparam \simpleuart/n327_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n325_s6  (
	.I0(\simpleuart/n958_5 ),
	.I1(\simpleuart/recv_state_3_10 ),
	.I2(\simpleuart/recv_divcnt [28]),
	.I3(\simpleuart/n322_10 ),
	.F(\simpleuart/n325_11 )
);
defparam \simpleuart/n325_s6 .INIT=16'h0EE0;
LUT4 \simpleuart/n1043_s2  (
	.I0(resetn_in_d),
	.I1(rstdly[15]),
	.I2(send_dummy),
	.I3(send_pattern_8_9),
	.F(\simpleuart/n1043_7 )
);
defparam \simpleuart/n1043_s2 .INIT=16'hF777;
DFFRE \simpleuart/cfg_divider_30_s0  (
	.D(mem_wdata_Z[30]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[30])
);
defparam \simpleuart/cfg_divider_30_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_29_s0  (
	.D(mem_wdata_Z[29]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[29])
);
defparam \simpleuart/cfg_divider_29_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_28_s0  (
	.D(mem_wdata_Z[28]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[28])
);
defparam \simpleuart/cfg_divider_28_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_27_s0  (
	.D(mem_wdata_Z[27]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[27])
);
defparam \simpleuart/cfg_divider_27_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_26_s0  (
	.D(mem_wdata_Z[26]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[26])
);
defparam \simpleuart/cfg_divider_26_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_25_s0  (
	.D(mem_wdata_Z[25]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[25])
);
defparam \simpleuart/cfg_divider_25_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_24_s0  (
	.D(mem_wdata_Z[24]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[24])
);
defparam \simpleuart/cfg_divider_24_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_23_s0  (
	.D(mem_wdata_Z[23]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[23])
);
defparam \simpleuart/cfg_divider_23_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_22_s0  (
	.D(mem_wdata_Z[22]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[22])
);
defparam \simpleuart/cfg_divider_22_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_21_s0  (
	.D(mem_wdata_Z[21]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[21])
);
defparam \simpleuart/cfg_divider_21_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_20_s0  (
	.D(mem_wdata_Z[20]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[20])
);
defparam \simpleuart/cfg_divider_20_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_19_s0  (
	.D(mem_wdata_Z[19]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[19])
);
defparam \simpleuart/cfg_divider_19_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_18_s0  (
	.D(mem_wdata_Z[18]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[18])
);
defparam \simpleuart/cfg_divider_18_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_17_s0  (
	.D(mem_wdata_Z[17]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[17])
);
defparam \simpleuart/cfg_divider_17_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_16_s0  (
	.D(mem_wdata_Z[16]),
	.CLK(clk_in_d),
	.CE(n1135_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[16])
);
defparam \simpleuart/cfg_divider_16_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_15_s0  (
	.D(mem_wdata_Z[15]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[15])
);
defparam \simpleuart/cfg_divider_15_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_14_s0  (
	.D(mem_wdata_Z[14]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[14])
);
defparam \simpleuart/cfg_divider_14_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_13_s0  (
	.D(mem_wdata_Z[13]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[13])
);
defparam \simpleuart/cfg_divider_13_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_12_s0  (
	.D(mem_wdata_Z[12]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[12])
);
defparam \simpleuart/cfg_divider_12_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_11_s0  (
	.D(mem_wdata_Z[11]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[11])
);
defparam \simpleuart/cfg_divider_11_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_10_s0  (
	.D(mem_wdata_Z[10]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[10])
);
defparam \simpleuart/cfg_divider_10_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_9_s0  (
	.D(mem_wdata_Z[9]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[9])
);
defparam \simpleuart/cfg_divider_9_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_8_s0  (
	.D(mem_wdata_Z[8]),
	.CLK(clk_in_d),
	.CE(n1136_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[8])
);
defparam \simpleuart/cfg_divider_8_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_7_s0  (
	.D(mem_wdata_Z[7]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[7])
);
defparam \simpleuart/cfg_divider_7_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_6_s0  (
	.D(mem_wdata_Z[6]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[6])
);
defparam \simpleuart/cfg_divider_6_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_5_s0  (
	.D(mem_wdata_Z[5]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[5])
);
defparam \simpleuart/cfg_divider_5_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_4_s0  (
	.D(mem_wdata_Z[4]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[4])
);
defparam \simpleuart/cfg_divider_4_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_3_s0  (
	.D(mem_wdata_Z[3]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[3])
);
defparam \simpleuart/cfg_divider_3_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_2_s0  (
	.D(mem_wdata_Z[2]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[2])
);
defparam \simpleuart/cfg_divider_2_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_1_s0  (
	.D(mem_wdata_Z[1]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[1])
);
defparam \simpleuart/cfg_divider_1_s0 .INIT=1'b0;
DFFSE \simpleuart/cfg_divider_0_s0  (
	.D(mem_wdata_Z[0]),
	.CLK(clk_in_d),
	.CE(n1137_7),
	.SET(n519_5),
	.Q(simpleuart_reg_div_do[0])
);
defparam \simpleuart/cfg_divider_0_s0 .INIT=1'b1;
DFFR \simpleuart/recv_divcnt_31_s0  (
	.D(\simpleuart/n322_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [31])
);
defparam \simpleuart/recv_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_30_s0  (
	.D(\simpleuart/n323_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [30])
);
defparam \simpleuart/recv_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_29_s0  (
	.D(\simpleuart/n324_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [29])
);
defparam \simpleuart/recv_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_28_s0  (
	.D(\simpleuart/n325_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [28])
);
defparam \simpleuart/recv_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_27_s0  (
	.D(\simpleuart/n326_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [27])
);
defparam \simpleuart/recv_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_26_s0  (
	.D(\simpleuart/n327_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [26])
);
defparam \simpleuart/recv_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_25_s0  (
	.D(\simpleuart/n328_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [25])
);
defparam \simpleuart/recv_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_24_s0  (
	.D(\simpleuart/n329_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [24])
);
defparam \simpleuart/recv_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_23_s0  (
	.D(\simpleuart/n330_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [23])
);
defparam \simpleuart/recv_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_22_s0  (
	.D(\simpleuart/n331_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [22])
);
defparam \simpleuart/recv_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_21_s0  (
	.D(\simpleuart/n332_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [21])
);
defparam \simpleuart/recv_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_20_s0  (
	.D(\simpleuart/n333_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [20])
);
defparam \simpleuart/recv_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_19_s0  (
	.D(\simpleuart/n334_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [19])
);
defparam \simpleuart/recv_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_18_s0  (
	.D(\simpleuart/n335_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [18])
);
defparam \simpleuart/recv_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_17_s0  (
	.D(\simpleuart/n336_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [17])
);
defparam \simpleuart/recv_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_16_s0  (
	.D(\simpleuart/n337_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [16])
);
defparam \simpleuart/recv_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_15_s0  (
	.D(\simpleuart/n338_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [15])
);
defparam \simpleuart/recv_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_14_s0  (
	.D(\simpleuart/n339_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [14])
);
defparam \simpleuart/recv_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_13_s0  (
	.D(\simpleuart/n340_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [13])
);
defparam \simpleuart/recv_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_12_s0  (
	.D(\simpleuart/n341_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [12])
);
defparam \simpleuart/recv_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_11_s0  (
	.D(\simpleuart/n342_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [11])
);
defparam \simpleuart/recv_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_10_s0  (
	.D(\simpleuart/n343_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [10])
);
defparam \simpleuart/recv_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_9_s0  (
	.D(\simpleuart/n344_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [9])
);
defparam \simpleuart/recv_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_8_s0  (
	.D(\simpleuart/n345_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [8])
);
defparam \simpleuart/recv_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_7_s0  (
	.D(\simpleuart/n346_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [7])
);
defparam \simpleuart/recv_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_6_s0  (
	.D(\simpleuart/n347_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [6])
);
defparam \simpleuart/recv_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_5_s0  (
	.D(\simpleuart/n348_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [5])
);
defparam \simpleuart/recv_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_4_s0  (
	.D(\simpleuart/n349_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [4])
);
defparam \simpleuart/recv_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_3_s0  (
	.D(\simpleuart/n350_12 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [3])
);
defparam \simpleuart/recv_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_2_s0  (
	.D(\simpleuart/n351_9 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [2])
);
defparam \simpleuart/recv_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_1_s0  (
	.D(\simpleuart/n352_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [1])
);
defparam \simpleuart/recv_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/recv_divcnt_0_s0  (
	.D(\simpleuart/n353_11 ),
	.CLK(clk_in_d),
	.RESET(n519_5),
	.Q(\simpleuart/recv_divcnt [0])
);
defparam \simpleuart/recv_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_7_s0  (
	.D(ser_rx_d),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [7])
);
defparam \simpleuart/recv_pattern_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_6_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [6])
);
defparam \simpleuart/recv_pattern_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_5_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [5])
);
defparam \simpleuart/recv_pattern_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_4_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [4])
);
defparam \simpleuart/recv_pattern_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_3_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [3])
);
defparam \simpleuart/recv_pattern_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_2_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [2])
);
defparam \simpleuart/recv_pattern_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_1_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [1])
);
defparam \simpleuart/recv_pattern_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_pattern_0_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n966_3 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_pattern [0])
);
defparam \simpleuart/recv_pattern_0_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_7_s0  (
	.D(\simpleuart/recv_pattern [7]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[7])
);
defparam \simpleuart/recv_buf_data_7_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_6_s0  (
	.D(\simpleuart/recv_pattern [6]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[6])
);
defparam \simpleuart/recv_buf_data_6_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_5_s0  (
	.D(\simpleuart/recv_pattern [5]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[5])
);
defparam \simpleuart/recv_buf_data_5_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_4_s0  (
	.D(\simpleuart/recv_pattern [4]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[4])
);
defparam \simpleuart/recv_buf_data_4_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_3_s0  (
	.D(\simpleuart/recv_pattern [3]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[3])
);
defparam \simpleuart/recv_buf_data_3_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_2_s0  (
	.D(\simpleuart/recv_pattern [2]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[2])
);
defparam \simpleuart/recv_buf_data_2_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_1_s0  (
	.D(\simpleuart/recv_pattern [1]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[1])
);
defparam \simpleuart/recv_buf_data_1_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_data_0_s0  (
	.D(\simpleuart/recv_pattern [0]),
	.CLK(clk_in_d),
	.CE(\simpleuart/n958_7 ),
	.RESET(n519_5),
	.Q(recv_buf_data[0])
);
defparam \simpleuart/recv_buf_data_0_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_31_s0  (
	.D(\simpleuart/n482_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [31])
);
defparam \simpleuart/send_divcnt_31_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_30_s0  (
	.D(\simpleuart/n483_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [30])
);
defparam \simpleuart/send_divcnt_30_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_29_s0  (
	.D(\simpleuart/n484_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [29])
);
defparam \simpleuart/send_divcnt_29_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_28_s0  (
	.D(\simpleuart/n485_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [28])
);
defparam \simpleuart/send_divcnt_28_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_27_s0  (
	.D(\simpleuart/n486_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [27])
);
defparam \simpleuart/send_divcnt_27_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_26_s0  (
	.D(\simpleuart/n487_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [26])
);
defparam \simpleuart/send_divcnt_26_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_25_s0  (
	.D(\simpleuart/n488_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [25])
);
defparam \simpleuart/send_divcnt_25_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_24_s0  (
	.D(\simpleuart/n489_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [24])
);
defparam \simpleuart/send_divcnt_24_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_23_s0  (
	.D(\simpleuart/n490_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [23])
);
defparam \simpleuart/send_divcnt_23_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_22_s0  (
	.D(\simpleuart/n491_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [22])
);
defparam \simpleuart/send_divcnt_22_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_21_s0  (
	.D(\simpleuart/n492_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [21])
);
defparam \simpleuart/send_divcnt_21_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_20_s0  (
	.D(\simpleuart/n493_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [20])
);
defparam \simpleuart/send_divcnt_20_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_19_s0  (
	.D(\simpleuart/n494_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [19])
);
defparam \simpleuart/send_divcnt_19_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_18_s0  (
	.D(\simpleuart/n495_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [18])
);
defparam \simpleuart/send_divcnt_18_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_17_s0  (
	.D(\simpleuart/n496_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [17])
);
defparam \simpleuart/send_divcnt_17_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_16_s0  (
	.D(\simpleuart/n497_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [16])
);
defparam \simpleuart/send_divcnt_16_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_15_s0  (
	.D(\simpleuart/n498_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [15])
);
defparam \simpleuart/send_divcnt_15_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_14_s0  (
	.D(\simpleuart/n499_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [14])
);
defparam \simpleuart/send_divcnt_14_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_13_s0  (
	.D(\simpleuart/n500_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [13])
);
defparam \simpleuart/send_divcnt_13_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_12_s0  (
	.D(\simpleuart/n501_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [12])
);
defparam \simpleuart/send_divcnt_12_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_11_s0  (
	.D(\simpleuart/n502_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [11])
);
defparam \simpleuart/send_divcnt_11_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_10_s0  (
	.D(\simpleuart/n503_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [10])
);
defparam \simpleuart/send_divcnt_10_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_9_s0  (
	.D(\simpleuart/n504_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [9])
);
defparam \simpleuart/send_divcnt_9_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_8_s0  (
	.D(\simpleuart/n505_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [8])
);
defparam \simpleuart/send_divcnt_8_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_7_s0  (
	.D(\simpleuart/n506_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [7])
);
defparam \simpleuart/send_divcnt_7_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_6_s0  (
	.D(\simpleuart/n507_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [6])
);
defparam \simpleuart/send_divcnt_6_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_5_s0  (
	.D(\simpleuart/n508_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [5])
);
defparam \simpleuart/send_divcnt_5_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_4_s0  (
	.D(\simpleuart/n509_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [4])
);
defparam \simpleuart/send_divcnt_4_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_3_s0  (
	.D(\simpleuart/n510_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [3])
);
defparam \simpleuart/send_divcnt_3_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_2_s0  (
	.D(\simpleuart/n511_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [2])
);
defparam \simpleuart/send_divcnt_2_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_1_s0  (
	.D(\simpleuart/n512_1 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [1])
);
defparam \simpleuart/send_divcnt_1_s0 .INIT=1'b0;
DFFR \simpleuart/send_divcnt_0_s0  (
	.D(\simpleuart/n513_6 ),
	.CLK(clk_in_d),
	.RESET(\simpleuart/n1042_5 ),
	.Q(\simpleuart/send_divcnt [0])
);
defparam \simpleuart/send_divcnt_0_s0 .INIT=1'b0;
DFFRE \simpleuart/cfg_divider_31_s0  (
	.D(mem_wdata_Z[31]),
	.CLK(clk_in_d),
	.CE(n1134_7),
	.RESET(n519_5),
	.Q(simpleuart_reg_div_do[31])
);
defparam \simpleuart/cfg_divider_31_s0 .INIT=1'b0;
DFFRE \simpleuart/recv_buf_valid_s1  (
	.D(\simpleuart/n958_7 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_buf_valid_8 ),
	.RESET(n519_5),
	.Q(recv_buf_valid)
);
defparam \simpleuart/recv_buf_valid_s1 .INIT=1'b0;
DFFSE \simpleuart/send_dummy_s1  (
	.D(\simpleuart/n480_6 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_dummy_8 ),
	.SET(n519_5),
	.Q(send_dummy)
);
defparam \simpleuart/send_dummy_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_8_s1  (
	.D(\simpleuart/n556_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [8])
);
defparam \simpleuart/send_pattern_8_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_7_s1  (
	.D(\simpleuart/n557_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [7])
);
defparam \simpleuart/send_pattern_7_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_6_s1  (
	.D(\simpleuart/n558_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [6])
);
defparam \simpleuart/send_pattern_6_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_5_s1  (
	.D(\simpleuart/n559_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [5])
);
defparam \simpleuart/send_pattern_5_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_4_s1  (
	.D(\simpleuart/n560_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [4])
);
defparam \simpleuart/send_pattern_4_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_3_s1  (
	.D(\simpleuart/n561_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [3])
);
defparam \simpleuart/send_pattern_3_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_2_s1  (
	.D(\simpleuart/n562_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [2])
);
defparam \simpleuart/send_pattern_2_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_1_s1  (
	.D(\simpleuart/n563_3 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(\simpleuart/send_pattern [1])
);
defparam \simpleuart/send_pattern_1_s1 .INIT=1'b1;
DFFSE \simpleuart/send_pattern_0_s1  (
	.D(\simpleuart/n564_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_pattern_8_8 ),
	.SET(\simpleuart/n1043_7 ),
	.Q(ser_tx_d)
);
defparam \simpleuart/send_pattern_0_s1 .INIT=1'b1;
DFFRE \simpleuart/send_bitcnt_3_s1  (
	.D(\simpleuart/n565_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [3])
);
defparam \simpleuart/send_bitcnt_3_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_2_s1  (
	.D(\simpleuart/n612_6 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [2])
);
defparam \simpleuart/send_bitcnt_2_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_1_s1  (
	.D(\simpleuart/n567_5 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [1])
);
defparam \simpleuart/send_bitcnt_1_s1 .INIT=1'b0;
DFFRE \simpleuart/send_bitcnt_0_s1  (
	.D(\simpleuart/n614_8 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/send_bitcnt_2_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/send_bitcnt [0])
);
defparam \simpleuart/send_bitcnt_0_s1 .INIT=1'b0;
DFFRE \simpleuart/recv_state_3_s2  (
	.D(\simpleuart/n318_19 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [3])
);
defparam \simpleuart/recv_state_3_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_2_s2  (
	.D(\simpleuart/n319_16 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [2])
);
defparam \simpleuart/recv_state_2_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_1_s2  (
	.D(\simpleuart/n320_18 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [1])
);
defparam \simpleuart/recv_state_1_s2 .INIT=1'b0;
DFFRE \simpleuart/recv_state_0_s2  (
	.D(\simpleuart/n321_18 ),
	.CLK(clk_in_d),
	.CE(\simpleuart/recv_state_3_9 ),
	.RESET(n519_5),
	.Q(\simpleuart/recv_state [0])
);
defparam \simpleuart/recv_state_0_s2 .INIT=1'b0;
ALU \simpleuart/n210_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n210_68 ),
	.SUM(\simpleuart/n210_65_SUM )
);
defparam \simpleuart/n210_s64 .ALU_MODE=1;
ALU \simpleuart/n210_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n210_68 ),
	.COUT(\simpleuart/n210_70 ),
	.SUM(\simpleuart/n210_66_SUM )
);
defparam \simpleuart/n210_s65 .ALU_MODE=1;
ALU \simpleuart/n210_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n210_70 ),
	.COUT(\simpleuart/n210_72 ),
	.SUM(\simpleuart/n210_67_SUM )
);
defparam \simpleuart/n210_s66 .ALU_MODE=1;
ALU \simpleuart/n210_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n210_72 ),
	.COUT(\simpleuart/n210_74 ),
	.SUM(\simpleuart/n210_68_SUM )
);
defparam \simpleuart/n210_s67 .ALU_MODE=1;
ALU \simpleuart/n210_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n210_74 ),
	.COUT(\simpleuart/n210_76 ),
	.SUM(\simpleuart/n210_69_SUM )
);
defparam \simpleuart/n210_s68 .ALU_MODE=1;
ALU \simpleuart/n210_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n210_76 ),
	.COUT(\simpleuart/n210_78 ),
	.SUM(\simpleuart/n210_70_SUM )
);
defparam \simpleuart/n210_s69 .ALU_MODE=1;
ALU \simpleuart/n210_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n210_78 ),
	.COUT(\simpleuart/n210_80 ),
	.SUM(\simpleuart/n210_71_SUM )
);
defparam \simpleuart/n210_s70 .ALU_MODE=1;
ALU \simpleuart/n210_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n210_80 ),
	.COUT(\simpleuart/n210_82 ),
	.SUM(\simpleuart/n210_72_SUM )
);
defparam \simpleuart/n210_s71 .ALU_MODE=1;
ALU \simpleuart/n210_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n210_82 ),
	.COUT(\simpleuart/n210_84 ),
	.SUM(\simpleuart/n210_73_SUM )
);
defparam \simpleuart/n210_s72 .ALU_MODE=1;
ALU \simpleuart/n210_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n210_84 ),
	.COUT(\simpleuart/n210_86 ),
	.SUM(\simpleuart/n210_74_SUM )
);
defparam \simpleuart/n210_s73 .ALU_MODE=1;
ALU \simpleuart/n210_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n210_86 ),
	.COUT(\simpleuart/n210_88 ),
	.SUM(\simpleuart/n210_75_SUM )
);
defparam \simpleuart/n210_s74 .ALU_MODE=1;
ALU \simpleuart/n210_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n210_88 ),
	.COUT(\simpleuart/n210_90 ),
	.SUM(\simpleuart/n210_76_SUM )
);
defparam \simpleuart/n210_s75 .ALU_MODE=1;
ALU \simpleuart/n210_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n210_90 ),
	.COUT(\simpleuart/n210_92 ),
	.SUM(\simpleuart/n210_77_SUM )
);
defparam \simpleuart/n210_s76 .ALU_MODE=1;
ALU \simpleuart/n210_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n210_92 ),
	.COUT(\simpleuart/n210_94 ),
	.SUM(\simpleuart/n210_78_SUM )
);
defparam \simpleuart/n210_s77 .ALU_MODE=1;
ALU \simpleuart/n210_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n210_94 ),
	.COUT(\simpleuart/n210_96 ),
	.SUM(\simpleuart/n210_79_SUM )
);
defparam \simpleuart/n210_s78 .ALU_MODE=1;
ALU \simpleuart/n210_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n210_96 ),
	.COUT(\simpleuart/n210_98 ),
	.SUM(\simpleuart/n210_80_SUM )
);
defparam \simpleuart/n210_s79 .ALU_MODE=1;
ALU \simpleuart/n210_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n210_98 ),
	.COUT(\simpleuart/n210_100 ),
	.SUM(\simpleuart/n210_81_SUM )
);
defparam \simpleuart/n210_s80 .ALU_MODE=1;
ALU \simpleuart/n210_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n210_100 ),
	.COUT(\simpleuart/n210_102 ),
	.SUM(\simpleuart/n210_82_SUM )
);
defparam \simpleuart/n210_s81 .ALU_MODE=1;
ALU \simpleuart/n210_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n210_102 ),
	.COUT(\simpleuart/n210_104 ),
	.SUM(\simpleuart/n210_83_SUM )
);
defparam \simpleuart/n210_s82 .ALU_MODE=1;
ALU \simpleuart/n210_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n210_104 ),
	.COUT(\simpleuart/n210_106 ),
	.SUM(\simpleuart/n210_84_SUM )
);
defparam \simpleuart/n210_s83 .ALU_MODE=1;
ALU \simpleuart/n210_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n210_106 ),
	.COUT(\simpleuart/n210_108 ),
	.SUM(\simpleuart/n210_85_SUM )
);
defparam \simpleuart/n210_s84 .ALU_MODE=1;
ALU \simpleuart/n210_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n210_108 ),
	.COUT(\simpleuart/n210_110 ),
	.SUM(\simpleuart/n210_86_SUM )
);
defparam \simpleuart/n210_s85 .ALU_MODE=1;
ALU \simpleuart/n210_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n210_110 ),
	.COUT(\simpleuart/n210_112 ),
	.SUM(\simpleuart/n210_87_SUM )
);
defparam \simpleuart/n210_s86 .ALU_MODE=1;
ALU \simpleuart/n210_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n210_112 ),
	.COUT(\simpleuart/n210_114 ),
	.SUM(\simpleuart/n210_88_SUM )
);
defparam \simpleuart/n210_s87 .ALU_MODE=1;
ALU \simpleuart/n210_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n210_114 ),
	.COUT(\simpleuart/n210_116 ),
	.SUM(\simpleuart/n210_89_SUM )
);
defparam \simpleuart/n210_s88 .ALU_MODE=1;
ALU \simpleuart/n210_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n210_116 ),
	.COUT(\simpleuart/n210_118 ),
	.SUM(\simpleuart/n210_90_SUM )
);
defparam \simpleuart/n210_s89 .ALU_MODE=1;
ALU \simpleuart/n210_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n210_118 ),
	.COUT(\simpleuart/n210_120 ),
	.SUM(\simpleuart/n210_91_SUM )
);
defparam \simpleuart/n210_s90 .ALU_MODE=1;
ALU \simpleuart/n210_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n210_120 ),
	.COUT(\simpleuart/n210_122 ),
	.SUM(\simpleuart/n210_92_SUM )
);
defparam \simpleuart/n210_s91 .ALU_MODE=1;
ALU \simpleuart/n210_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n210_122 ),
	.COUT(\simpleuart/n210_124 ),
	.SUM(\simpleuart/n210_93_SUM )
);
defparam \simpleuart/n210_s92 .ALU_MODE=1;
ALU \simpleuart/n210_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n210_124 ),
	.COUT(\simpleuart/n210_126 ),
	.SUM(\simpleuart/n210_94_SUM )
);
defparam \simpleuart/n210_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[0]),
	.I3(GND),
	.CIN(\simpleuart/recv_divcnt [0]),
	.COUT(\simpleuart/n261_68 ),
	.SUM(\simpleuart/n261_65_SUM )
);
defparam \simpleuart/n261_s64 .ALU_MODE=1;
ALU \simpleuart/n261_s65  (
	.I0(\simpleuart/recv_divcnt [1]),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/n261_68 ),
	.COUT(\simpleuart/n261_70 ),
	.SUM(\simpleuart/n261_66_SUM )
);
defparam \simpleuart/n261_s65 .ALU_MODE=1;
ALU \simpleuart/n261_s66  (
	.I0(\simpleuart/recv_divcnt [2]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n261_70 ),
	.COUT(\simpleuart/n261_72 ),
	.SUM(\simpleuart/n261_67_SUM )
);
defparam \simpleuart/n261_s66 .ALU_MODE=1;
ALU \simpleuart/n261_s67  (
	.I0(\simpleuart/recv_divcnt [3]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n261_72 ),
	.COUT(\simpleuart/n261_74 ),
	.SUM(\simpleuart/n261_68_SUM )
);
defparam \simpleuart/n261_s67 .ALU_MODE=1;
ALU \simpleuart/n261_s68  (
	.I0(\simpleuart/recv_divcnt [4]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n261_74 ),
	.COUT(\simpleuart/n261_76 ),
	.SUM(\simpleuart/n261_69_SUM )
);
defparam \simpleuart/n261_s68 .ALU_MODE=1;
ALU \simpleuart/n261_s69  (
	.I0(\simpleuart/recv_divcnt [5]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n261_76 ),
	.COUT(\simpleuart/n261_78 ),
	.SUM(\simpleuart/n261_70_SUM )
);
defparam \simpleuart/n261_s69 .ALU_MODE=1;
ALU \simpleuart/n261_s70  (
	.I0(\simpleuart/recv_divcnt [6]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n261_78 ),
	.COUT(\simpleuart/n261_80 ),
	.SUM(\simpleuart/n261_71_SUM )
);
defparam \simpleuart/n261_s70 .ALU_MODE=1;
ALU \simpleuart/n261_s71  (
	.I0(\simpleuart/recv_divcnt [7]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n261_80 ),
	.COUT(\simpleuart/n261_82 ),
	.SUM(\simpleuart/n261_72_SUM )
);
defparam \simpleuart/n261_s71 .ALU_MODE=1;
ALU \simpleuart/n261_s72  (
	.I0(\simpleuart/recv_divcnt [8]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n261_82 ),
	.COUT(\simpleuart/n261_84 ),
	.SUM(\simpleuart/n261_73_SUM )
);
defparam \simpleuart/n261_s72 .ALU_MODE=1;
ALU \simpleuart/n261_s73  (
	.I0(\simpleuart/recv_divcnt [9]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n261_84 ),
	.COUT(\simpleuart/n261_86 ),
	.SUM(\simpleuart/n261_74_SUM )
);
defparam \simpleuart/n261_s73 .ALU_MODE=1;
ALU \simpleuart/n261_s74  (
	.I0(\simpleuart/recv_divcnt [10]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n261_86 ),
	.COUT(\simpleuart/n261_88 ),
	.SUM(\simpleuart/n261_75_SUM )
);
defparam \simpleuart/n261_s74 .ALU_MODE=1;
ALU \simpleuart/n261_s75  (
	.I0(\simpleuart/recv_divcnt [11]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n261_88 ),
	.COUT(\simpleuart/n261_90 ),
	.SUM(\simpleuart/n261_76_SUM )
);
defparam \simpleuart/n261_s75 .ALU_MODE=1;
ALU \simpleuart/n261_s76  (
	.I0(\simpleuart/recv_divcnt [12]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n261_90 ),
	.COUT(\simpleuart/n261_92 ),
	.SUM(\simpleuart/n261_77_SUM )
);
defparam \simpleuart/n261_s76 .ALU_MODE=1;
ALU \simpleuart/n261_s77  (
	.I0(\simpleuart/recv_divcnt [13]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n261_92 ),
	.COUT(\simpleuart/n261_94 ),
	.SUM(\simpleuart/n261_78_SUM )
);
defparam \simpleuart/n261_s77 .ALU_MODE=1;
ALU \simpleuart/n261_s78  (
	.I0(\simpleuart/recv_divcnt [14]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n261_94 ),
	.COUT(\simpleuart/n261_96 ),
	.SUM(\simpleuart/n261_79_SUM )
);
defparam \simpleuart/n261_s78 .ALU_MODE=1;
ALU \simpleuart/n261_s79  (
	.I0(\simpleuart/recv_divcnt [15]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n261_96 ),
	.COUT(\simpleuart/n261_98 ),
	.SUM(\simpleuart/n261_80_SUM )
);
defparam \simpleuart/n261_s79 .ALU_MODE=1;
ALU \simpleuart/n261_s80  (
	.I0(\simpleuart/recv_divcnt [16]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n261_98 ),
	.COUT(\simpleuart/n261_100 ),
	.SUM(\simpleuart/n261_81_SUM )
);
defparam \simpleuart/n261_s80 .ALU_MODE=1;
ALU \simpleuart/n261_s81  (
	.I0(\simpleuart/recv_divcnt [17]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n261_100 ),
	.COUT(\simpleuart/n261_102 ),
	.SUM(\simpleuart/n261_82_SUM )
);
defparam \simpleuart/n261_s81 .ALU_MODE=1;
ALU \simpleuart/n261_s82  (
	.I0(\simpleuart/recv_divcnt [18]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n261_102 ),
	.COUT(\simpleuart/n261_104 ),
	.SUM(\simpleuart/n261_83_SUM )
);
defparam \simpleuart/n261_s82 .ALU_MODE=1;
ALU \simpleuart/n261_s83  (
	.I0(\simpleuart/recv_divcnt [19]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n261_104 ),
	.COUT(\simpleuart/n261_106 ),
	.SUM(\simpleuart/n261_84_SUM )
);
defparam \simpleuart/n261_s83 .ALU_MODE=1;
ALU \simpleuart/n261_s84  (
	.I0(\simpleuart/recv_divcnt [20]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n261_106 ),
	.COUT(\simpleuart/n261_108 ),
	.SUM(\simpleuart/n261_85_SUM )
);
defparam \simpleuart/n261_s84 .ALU_MODE=1;
ALU \simpleuart/n261_s85  (
	.I0(\simpleuart/recv_divcnt [21]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n261_108 ),
	.COUT(\simpleuart/n261_110 ),
	.SUM(\simpleuart/n261_86_SUM )
);
defparam \simpleuart/n261_s85 .ALU_MODE=1;
ALU \simpleuart/n261_s86  (
	.I0(\simpleuart/recv_divcnt [22]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n261_110 ),
	.COUT(\simpleuart/n261_112 ),
	.SUM(\simpleuart/n261_87_SUM )
);
defparam \simpleuart/n261_s86 .ALU_MODE=1;
ALU \simpleuart/n261_s87  (
	.I0(\simpleuart/recv_divcnt [23]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n261_112 ),
	.COUT(\simpleuart/n261_114 ),
	.SUM(\simpleuart/n261_88_SUM )
);
defparam \simpleuart/n261_s87 .ALU_MODE=1;
ALU \simpleuart/n261_s88  (
	.I0(\simpleuart/recv_divcnt [24]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n261_114 ),
	.COUT(\simpleuart/n261_116 ),
	.SUM(\simpleuart/n261_89_SUM )
);
defparam \simpleuart/n261_s88 .ALU_MODE=1;
ALU \simpleuart/n261_s89  (
	.I0(\simpleuart/recv_divcnt [25]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n261_116 ),
	.COUT(\simpleuart/n261_118 ),
	.SUM(\simpleuart/n261_90_SUM )
);
defparam \simpleuart/n261_s89 .ALU_MODE=1;
ALU \simpleuart/n261_s90  (
	.I0(\simpleuart/recv_divcnt [26]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n261_118 ),
	.COUT(\simpleuart/n261_120 ),
	.SUM(\simpleuart/n261_91_SUM )
);
defparam \simpleuart/n261_s90 .ALU_MODE=1;
ALU \simpleuart/n261_s91  (
	.I0(\simpleuart/recv_divcnt [27]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n261_120 ),
	.COUT(\simpleuart/n261_122 ),
	.SUM(\simpleuart/n261_92_SUM )
);
defparam \simpleuart/n261_s91 .ALU_MODE=1;
ALU \simpleuart/n261_s92  (
	.I0(\simpleuart/recv_divcnt [28]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n261_122 ),
	.COUT(\simpleuart/n261_124 ),
	.SUM(\simpleuart/n261_93_SUM )
);
defparam \simpleuart/n261_s92 .ALU_MODE=1;
ALU \simpleuart/n261_s93  (
	.I0(\simpleuart/recv_divcnt [29]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n261_124 ),
	.COUT(\simpleuart/n261_126 ),
	.SUM(\simpleuart/n261_94_SUM )
);
defparam \simpleuart/n261_s93 .ALU_MODE=1;
ALU \simpleuart/n261_s94  (
	.I0(\simpleuart/recv_divcnt [30]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n261_126 ),
	.COUT(\simpleuart/n261_128 ),
	.SUM(\simpleuart/n261_95_SUM )
);
defparam \simpleuart/n261_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s64  (
	.I0(GND),
	.I1(simpleuart_reg_div_do[0]),
	.I3(GND),
	.CIN(\simpleuart/send_divcnt [0]),
	.COUT(\simpleuart/n519_68 ),
	.SUM(\simpleuart/n519_65_SUM )
);
defparam \simpleuart/n519_s64 .ALU_MODE=1;
ALU \simpleuart/n519_s65  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(simpleuart_reg_div_do[1]),
	.I3(GND),
	.CIN(\simpleuart/n519_68 ),
	.COUT(\simpleuart/n519_70 ),
	.SUM(\simpleuart/n519_66_SUM )
);
defparam \simpleuart/n519_s65 .ALU_MODE=1;
ALU \simpleuart/n519_s66  (
	.I0(\simpleuart/send_divcnt [2]),
	.I1(simpleuart_reg_div_do[2]),
	.I3(GND),
	.CIN(\simpleuart/n519_70 ),
	.COUT(\simpleuart/n519_72 ),
	.SUM(\simpleuart/n519_67_SUM )
);
defparam \simpleuart/n519_s66 .ALU_MODE=1;
ALU \simpleuart/n519_s67  (
	.I0(\simpleuart/send_divcnt [3]),
	.I1(simpleuart_reg_div_do[3]),
	.I3(GND),
	.CIN(\simpleuart/n519_72 ),
	.COUT(\simpleuart/n519_74 ),
	.SUM(\simpleuart/n519_68_SUM )
);
defparam \simpleuart/n519_s67 .ALU_MODE=1;
ALU \simpleuart/n519_s68  (
	.I0(\simpleuart/send_divcnt [4]),
	.I1(simpleuart_reg_div_do[4]),
	.I3(GND),
	.CIN(\simpleuart/n519_74 ),
	.COUT(\simpleuart/n519_76 ),
	.SUM(\simpleuart/n519_69_SUM )
);
defparam \simpleuart/n519_s68 .ALU_MODE=1;
ALU \simpleuart/n519_s69  (
	.I0(\simpleuart/send_divcnt [5]),
	.I1(simpleuart_reg_div_do[5]),
	.I3(GND),
	.CIN(\simpleuart/n519_76 ),
	.COUT(\simpleuart/n519_78 ),
	.SUM(\simpleuart/n519_70_SUM )
);
defparam \simpleuart/n519_s69 .ALU_MODE=1;
ALU \simpleuart/n519_s70  (
	.I0(\simpleuart/send_divcnt [6]),
	.I1(simpleuart_reg_div_do[6]),
	.I3(GND),
	.CIN(\simpleuart/n519_78 ),
	.COUT(\simpleuart/n519_80 ),
	.SUM(\simpleuart/n519_71_SUM )
);
defparam \simpleuart/n519_s70 .ALU_MODE=1;
ALU \simpleuart/n519_s71  (
	.I0(\simpleuart/send_divcnt [7]),
	.I1(simpleuart_reg_div_do[7]),
	.I3(GND),
	.CIN(\simpleuart/n519_80 ),
	.COUT(\simpleuart/n519_82 ),
	.SUM(\simpleuart/n519_72_SUM )
);
defparam \simpleuart/n519_s71 .ALU_MODE=1;
ALU \simpleuart/n519_s72  (
	.I0(\simpleuart/send_divcnt [8]),
	.I1(simpleuart_reg_div_do[8]),
	.I3(GND),
	.CIN(\simpleuart/n519_82 ),
	.COUT(\simpleuart/n519_84 ),
	.SUM(\simpleuart/n519_73_SUM )
);
defparam \simpleuart/n519_s72 .ALU_MODE=1;
ALU \simpleuart/n519_s73  (
	.I0(\simpleuart/send_divcnt [9]),
	.I1(simpleuart_reg_div_do[9]),
	.I3(GND),
	.CIN(\simpleuart/n519_84 ),
	.COUT(\simpleuart/n519_86 ),
	.SUM(\simpleuart/n519_74_SUM )
);
defparam \simpleuart/n519_s73 .ALU_MODE=1;
ALU \simpleuart/n519_s74  (
	.I0(\simpleuart/send_divcnt [10]),
	.I1(simpleuart_reg_div_do[10]),
	.I3(GND),
	.CIN(\simpleuart/n519_86 ),
	.COUT(\simpleuart/n519_88 ),
	.SUM(\simpleuart/n519_75_SUM )
);
defparam \simpleuart/n519_s74 .ALU_MODE=1;
ALU \simpleuart/n519_s75  (
	.I0(\simpleuart/send_divcnt [11]),
	.I1(simpleuart_reg_div_do[11]),
	.I3(GND),
	.CIN(\simpleuart/n519_88 ),
	.COUT(\simpleuart/n519_90 ),
	.SUM(\simpleuart/n519_76_SUM )
);
defparam \simpleuart/n519_s75 .ALU_MODE=1;
ALU \simpleuart/n519_s76  (
	.I0(\simpleuart/send_divcnt [12]),
	.I1(simpleuart_reg_div_do[12]),
	.I3(GND),
	.CIN(\simpleuart/n519_90 ),
	.COUT(\simpleuart/n519_92 ),
	.SUM(\simpleuart/n519_77_SUM )
);
defparam \simpleuart/n519_s76 .ALU_MODE=1;
ALU \simpleuart/n519_s77  (
	.I0(\simpleuart/send_divcnt [13]),
	.I1(simpleuart_reg_div_do[13]),
	.I3(GND),
	.CIN(\simpleuart/n519_92 ),
	.COUT(\simpleuart/n519_94 ),
	.SUM(\simpleuart/n519_78_SUM )
);
defparam \simpleuart/n519_s77 .ALU_MODE=1;
ALU \simpleuart/n519_s78  (
	.I0(\simpleuart/send_divcnt [14]),
	.I1(simpleuart_reg_div_do[14]),
	.I3(GND),
	.CIN(\simpleuart/n519_94 ),
	.COUT(\simpleuart/n519_96 ),
	.SUM(\simpleuart/n519_79_SUM )
);
defparam \simpleuart/n519_s78 .ALU_MODE=1;
ALU \simpleuart/n519_s79  (
	.I0(\simpleuart/send_divcnt [15]),
	.I1(simpleuart_reg_div_do[15]),
	.I3(GND),
	.CIN(\simpleuart/n519_96 ),
	.COUT(\simpleuart/n519_98 ),
	.SUM(\simpleuart/n519_80_SUM )
);
defparam \simpleuart/n519_s79 .ALU_MODE=1;
ALU \simpleuart/n519_s80  (
	.I0(\simpleuart/send_divcnt [16]),
	.I1(simpleuart_reg_div_do[16]),
	.I3(GND),
	.CIN(\simpleuart/n519_98 ),
	.COUT(\simpleuart/n519_100 ),
	.SUM(\simpleuart/n519_81_SUM )
);
defparam \simpleuart/n519_s80 .ALU_MODE=1;
ALU \simpleuart/n519_s81  (
	.I0(\simpleuart/send_divcnt [17]),
	.I1(simpleuart_reg_div_do[17]),
	.I3(GND),
	.CIN(\simpleuart/n519_100 ),
	.COUT(\simpleuart/n519_102 ),
	.SUM(\simpleuart/n519_82_SUM )
);
defparam \simpleuart/n519_s81 .ALU_MODE=1;
ALU \simpleuart/n519_s82  (
	.I0(\simpleuart/send_divcnt [18]),
	.I1(simpleuart_reg_div_do[18]),
	.I3(GND),
	.CIN(\simpleuart/n519_102 ),
	.COUT(\simpleuart/n519_104 ),
	.SUM(\simpleuart/n519_83_SUM )
);
defparam \simpleuart/n519_s82 .ALU_MODE=1;
ALU \simpleuart/n519_s83  (
	.I0(\simpleuart/send_divcnt [19]),
	.I1(simpleuart_reg_div_do[19]),
	.I3(GND),
	.CIN(\simpleuart/n519_104 ),
	.COUT(\simpleuart/n519_106 ),
	.SUM(\simpleuart/n519_84_SUM )
);
defparam \simpleuart/n519_s83 .ALU_MODE=1;
ALU \simpleuart/n519_s84  (
	.I0(\simpleuart/send_divcnt [20]),
	.I1(simpleuart_reg_div_do[20]),
	.I3(GND),
	.CIN(\simpleuart/n519_106 ),
	.COUT(\simpleuart/n519_108 ),
	.SUM(\simpleuart/n519_85_SUM )
);
defparam \simpleuart/n519_s84 .ALU_MODE=1;
ALU \simpleuart/n519_s85  (
	.I0(\simpleuart/send_divcnt [21]),
	.I1(simpleuart_reg_div_do[21]),
	.I3(GND),
	.CIN(\simpleuart/n519_108 ),
	.COUT(\simpleuart/n519_110 ),
	.SUM(\simpleuart/n519_86_SUM )
);
defparam \simpleuart/n519_s85 .ALU_MODE=1;
ALU \simpleuart/n519_s86  (
	.I0(\simpleuart/send_divcnt [22]),
	.I1(simpleuart_reg_div_do[22]),
	.I3(GND),
	.CIN(\simpleuart/n519_110 ),
	.COUT(\simpleuart/n519_112 ),
	.SUM(\simpleuart/n519_87_SUM )
);
defparam \simpleuart/n519_s86 .ALU_MODE=1;
ALU \simpleuart/n519_s87  (
	.I0(\simpleuart/send_divcnt [23]),
	.I1(simpleuart_reg_div_do[23]),
	.I3(GND),
	.CIN(\simpleuart/n519_112 ),
	.COUT(\simpleuart/n519_114 ),
	.SUM(\simpleuart/n519_88_SUM )
);
defparam \simpleuart/n519_s87 .ALU_MODE=1;
ALU \simpleuart/n519_s88  (
	.I0(\simpleuart/send_divcnt [24]),
	.I1(simpleuart_reg_div_do[24]),
	.I3(GND),
	.CIN(\simpleuart/n519_114 ),
	.COUT(\simpleuart/n519_116 ),
	.SUM(\simpleuart/n519_89_SUM )
);
defparam \simpleuart/n519_s88 .ALU_MODE=1;
ALU \simpleuart/n519_s89  (
	.I0(\simpleuart/send_divcnt [25]),
	.I1(simpleuart_reg_div_do[25]),
	.I3(GND),
	.CIN(\simpleuart/n519_116 ),
	.COUT(\simpleuart/n519_118 ),
	.SUM(\simpleuart/n519_90_SUM )
);
defparam \simpleuart/n519_s89 .ALU_MODE=1;
ALU \simpleuart/n519_s90  (
	.I0(\simpleuart/send_divcnt [26]),
	.I1(simpleuart_reg_div_do[26]),
	.I3(GND),
	.CIN(\simpleuart/n519_118 ),
	.COUT(\simpleuart/n519_120 ),
	.SUM(\simpleuart/n519_91_SUM )
);
defparam \simpleuart/n519_s90 .ALU_MODE=1;
ALU \simpleuart/n519_s91  (
	.I0(\simpleuart/send_divcnt [27]),
	.I1(simpleuart_reg_div_do[27]),
	.I3(GND),
	.CIN(\simpleuart/n519_120 ),
	.COUT(\simpleuart/n519_122 ),
	.SUM(\simpleuart/n519_92_SUM )
);
defparam \simpleuart/n519_s91 .ALU_MODE=1;
ALU \simpleuart/n519_s92  (
	.I0(\simpleuart/send_divcnt [28]),
	.I1(simpleuart_reg_div_do[28]),
	.I3(GND),
	.CIN(\simpleuart/n519_122 ),
	.COUT(\simpleuart/n519_124 ),
	.SUM(\simpleuart/n519_93_SUM )
);
defparam \simpleuart/n519_s92 .ALU_MODE=1;
ALU \simpleuart/n519_s93  (
	.I0(\simpleuart/send_divcnt [29]),
	.I1(simpleuart_reg_div_do[29]),
	.I3(GND),
	.CIN(\simpleuart/n519_124 ),
	.COUT(\simpleuart/n519_126 ),
	.SUM(\simpleuart/n519_94_SUM )
);
defparam \simpleuart/n519_s93 .ALU_MODE=1;
ALU \simpleuart/n519_s94  (
	.I0(\simpleuart/send_divcnt [30]),
	.I1(simpleuart_reg_div_do[30]),
	.I3(GND),
	.CIN(\simpleuart/n519_126 ),
	.COUT(\simpleuart/n519_128 ),
	.SUM(\simpleuart/n519_95_SUM )
);
defparam \simpleuart/n519_s94 .ALU_MODE=1;
ALU \simpleuart/n519_s95  (
	.I0(\simpleuart/send_divcnt [31]),
	.I1(simpleuart_reg_div_do[31]),
	.I3(GND),
	.CIN(\simpleuart/n519_128 ),
	.COUT(\simpleuart/n519_130 ),
	.SUM(\simpleuart/n519_96_SUM )
);
defparam \simpleuart/n519_s95 .ALU_MODE=1;
ALU \simpleuart/n512_s  (
	.I0(\simpleuart/send_divcnt [1]),
	.I1(\simpleuart/send_divcnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\simpleuart/n512_2 ),
	.SUM(\simpleuart/n512_1 )
);
defparam \simpleuart/n512_s .ALU_MODE=0;
ALU \simpleuart/n511_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [2]),
	.I3(GND),
	.CIN(\simpleuart/n512_2 ),
	.COUT(\simpleuart/n511_2 ),
	.SUM(\simpleuart/n511_1 )
);
defparam \simpleuart/n511_s .ALU_MODE=0;
ALU \simpleuart/n510_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [3]),
	.I3(GND),
	.CIN(\simpleuart/n511_2 ),
	.COUT(\simpleuart/n510_2 ),
	.SUM(\simpleuart/n510_1 )
);
defparam \simpleuart/n510_s .ALU_MODE=0;
ALU \simpleuart/n509_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [4]),
	.I3(GND),
	.CIN(\simpleuart/n510_2 ),
	.COUT(\simpleuart/n509_2 ),
	.SUM(\simpleuart/n509_1 )
);
defparam \simpleuart/n509_s .ALU_MODE=0;
ALU \simpleuart/n508_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [5]),
	.I3(GND),
	.CIN(\simpleuart/n509_2 ),
	.COUT(\simpleuart/n508_2 ),
	.SUM(\simpleuart/n508_1 )
);
defparam \simpleuart/n508_s .ALU_MODE=0;
ALU \simpleuart/n507_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [6]),
	.I3(GND),
	.CIN(\simpleuart/n508_2 ),
	.COUT(\simpleuart/n507_2 ),
	.SUM(\simpleuart/n507_1 )
);
defparam \simpleuart/n507_s .ALU_MODE=0;
ALU \simpleuart/n506_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [7]),
	.I3(GND),
	.CIN(\simpleuart/n507_2 ),
	.COUT(\simpleuart/n506_2 ),
	.SUM(\simpleuart/n506_1 )
);
defparam \simpleuart/n506_s .ALU_MODE=0;
ALU \simpleuart/n505_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [8]),
	.I3(GND),
	.CIN(\simpleuart/n506_2 ),
	.COUT(\simpleuart/n505_2 ),
	.SUM(\simpleuart/n505_1 )
);
defparam \simpleuart/n505_s .ALU_MODE=0;
ALU \simpleuart/n504_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [9]),
	.I3(GND),
	.CIN(\simpleuart/n505_2 ),
	.COUT(\simpleuart/n504_2 ),
	.SUM(\simpleuart/n504_1 )
);
defparam \simpleuart/n504_s .ALU_MODE=0;
ALU \simpleuart/n503_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [10]),
	.I3(GND),
	.CIN(\simpleuart/n504_2 ),
	.COUT(\simpleuart/n503_2 ),
	.SUM(\simpleuart/n503_1 )
);
defparam \simpleuart/n503_s .ALU_MODE=0;
ALU \simpleuart/n502_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [11]),
	.I3(GND),
	.CIN(\simpleuart/n503_2 ),
	.COUT(\simpleuart/n502_2 ),
	.SUM(\simpleuart/n502_1 )
);
defparam \simpleuart/n502_s .ALU_MODE=0;
ALU \simpleuart/n501_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [12]),
	.I3(GND),
	.CIN(\simpleuart/n502_2 ),
	.COUT(\simpleuart/n501_2 ),
	.SUM(\simpleuart/n501_1 )
);
defparam \simpleuart/n501_s .ALU_MODE=0;
ALU \simpleuart/n500_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [13]),
	.I3(GND),
	.CIN(\simpleuart/n501_2 ),
	.COUT(\simpleuart/n500_2 ),
	.SUM(\simpleuart/n500_1 )
);
defparam \simpleuart/n500_s .ALU_MODE=0;
ALU \simpleuart/n499_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [14]),
	.I3(GND),
	.CIN(\simpleuart/n500_2 ),
	.COUT(\simpleuart/n499_2 ),
	.SUM(\simpleuart/n499_1 )
);
defparam \simpleuart/n499_s .ALU_MODE=0;
ALU \simpleuart/n498_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [15]),
	.I3(GND),
	.CIN(\simpleuart/n499_2 ),
	.COUT(\simpleuart/n498_2 ),
	.SUM(\simpleuart/n498_1 )
);
defparam \simpleuart/n498_s .ALU_MODE=0;
ALU \simpleuart/n497_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [16]),
	.I3(GND),
	.CIN(\simpleuart/n498_2 ),
	.COUT(\simpleuart/n497_2 ),
	.SUM(\simpleuart/n497_1 )
);
defparam \simpleuart/n497_s .ALU_MODE=0;
ALU \simpleuart/n496_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [17]),
	.I3(GND),
	.CIN(\simpleuart/n497_2 ),
	.COUT(\simpleuart/n496_2 ),
	.SUM(\simpleuart/n496_1 )
);
defparam \simpleuart/n496_s .ALU_MODE=0;
ALU \simpleuart/n495_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [18]),
	.I3(GND),
	.CIN(\simpleuart/n496_2 ),
	.COUT(\simpleuart/n495_2 ),
	.SUM(\simpleuart/n495_1 )
);
defparam \simpleuart/n495_s .ALU_MODE=0;
ALU \simpleuart/n494_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [19]),
	.I3(GND),
	.CIN(\simpleuart/n495_2 ),
	.COUT(\simpleuart/n494_2 ),
	.SUM(\simpleuart/n494_1 )
);
defparam \simpleuart/n494_s .ALU_MODE=0;
ALU \simpleuart/n493_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [20]),
	.I3(GND),
	.CIN(\simpleuart/n494_2 ),
	.COUT(\simpleuart/n493_2 ),
	.SUM(\simpleuart/n493_1 )
);
defparam \simpleuart/n493_s .ALU_MODE=0;
ALU \simpleuart/n492_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [21]),
	.I3(GND),
	.CIN(\simpleuart/n493_2 ),
	.COUT(\simpleuart/n492_2 ),
	.SUM(\simpleuart/n492_1 )
);
defparam \simpleuart/n492_s .ALU_MODE=0;
ALU \simpleuart/n491_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [22]),
	.I3(GND),
	.CIN(\simpleuart/n492_2 ),
	.COUT(\simpleuart/n491_2 ),
	.SUM(\simpleuart/n491_1 )
);
defparam \simpleuart/n491_s .ALU_MODE=0;
ALU \simpleuart/n490_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [23]),
	.I3(GND),
	.CIN(\simpleuart/n491_2 ),
	.COUT(\simpleuart/n490_2 ),
	.SUM(\simpleuart/n490_1 )
);
defparam \simpleuart/n490_s .ALU_MODE=0;
ALU \simpleuart/n489_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [24]),
	.I3(GND),
	.CIN(\simpleuart/n490_2 ),
	.COUT(\simpleuart/n489_2 ),
	.SUM(\simpleuart/n489_1 )
);
defparam \simpleuart/n489_s .ALU_MODE=0;
ALU \simpleuart/n488_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [25]),
	.I3(GND),
	.CIN(\simpleuart/n489_2 ),
	.COUT(\simpleuart/n488_2 ),
	.SUM(\simpleuart/n488_1 )
);
defparam \simpleuart/n488_s .ALU_MODE=0;
ALU \simpleuart/n487_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [26]),
	.I3(GND),
	.CIN(\simpleuart/n488_2 ),
	.COUT(\simpleuart/n487_2 ),
	.SUM(\simpleuart/n487_1 )
);
defparam \simpleuart/n487_s .ALU_MODE=0;
ALU \simpleuart/n486_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [27]),
	.I3(GND),
	.CIN(\simpleuart/n487_2 ),
	.COUT(\simpleuart/n486_2 ),
	.SUM(\simpleuart/n486_1 )
);
defparam \simpleuart/n486_s .ALU_MODE=0;
ALU \simpleuart/n485_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [28]),
	.I3(GND),
	.CIN(\simpleuart/n486_2 ),
	.COUT(\simpleuart/n485_2 ),
	.SUM(\simpleuart/n485_1 )
);
defparam \simpleuart/n485_s .ALU_MODE=0;
ALU \simpleuart/n484_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [29]),
	.I3(GND),
	.CIN(\simpleuart/n485_2 ),
	.COUT(\simpleuart/n484_2 ),
	.SUM(\simpleuart/n484_1 )
);
defparam \simpleuart/n484_s .ALU_MODE=0;
ALU \simpleuart/n483_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [30]),
	.I3(GND),
	.CIN(\simpleuart/n484_2 ),
	.COUT(\simpleuart/n483_2 ),
	.SUM(\simpleuart/n483_1 )
);
defparam \simpleuart/n483_s .ALU_MODE=0;
ALU \simpleuart/n482_s  (
	.I0(GND),
	.I1(\simpleuart/send_divcnt [31]),
	.I3(GND),
	.CIN(\simpleuart/n483_2 ),
	.COUT(\simpleuart/n482_0_COUT ),
	.SUM(\simpleuart/n482_1 )
);
defparam \simpleuart/n482_s .ALU_MODE=0;
LUT1 \simpleuart/n513_s2  (
	.I0(\simpleuart/send_divcnt [0]),
	.F(\simpleuart/n513_6 )
);
defparam \simpleuart/n513_s2 .INIT=2'h1;
endmodule
