{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738399246297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738399246311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 09:40:45 2025 " "Processing started: Sat Feb 01 09:40:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738399246311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399246311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekat -c projekat " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekat -c projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399246311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738399247477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738399247478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projekat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projekat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projekat-rtl " "Found design unit 1: projekat-rtl" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738399269726 ""} { "Info" "ISGN_ENTITY_NAME" "1 projekat " "Found entity 1: projekat" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738399269726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projekat " "Elaborating entity \"projekat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738399269816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_received projekat.vhd(30) " "Verilog HDL or VHDL warning at projekat.vhd(30): object \"packet_received\" assigned a value but never read" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738399269829 "|projekat"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int_empty projekat.vhd(126) " "VHDL Process Statement warning at projekat.vhd(126): inferring latch(es) for signal or variable \"int_empty\", which holds its previous value in one or more paths through the process" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1738399269847 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[0\] projekat.vhd(126) " "Inferred latch for \"int_empty\[0\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269863 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[1\] projekat.vhd(126) " "Inferred latch for \"int_empty\[1\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269863 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[2\] projekat.vhd(126) " "Inferred latch for \"int_empty\[2\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269864 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[3\] projekat.vhd(126) " "Inferred latch for \"int_empty\[3\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269864 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[4\] projekat.vhd(126) " "Inferred latch for \"int_empty\[4\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269864 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[5\] projekat.vhd(126) " "Inferred latch for \"int_empty\[5\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269864 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[6\] projekat.vhd(126) " "Inferred latch for \"int_empty\[6\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269864 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[7\] projekat.vhd(126) " "Inferred latch for \"int_empty\[7\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[8\] projekat.vhd(126) " "Inferred latch for \"int_empty\[8\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[9\] projekat.vhd(126) " "Inferred latch for \"int_empty\[9\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[10\] projekat.vhd(126) " "Inferred latch for \"int_empty\[10\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[11\] projekat.vhd(126) " "Inferred latch for \"int_empty\[11\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[12\] projekat.vhd(126) " "Inferred latch for \"int_empty\[12\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269865 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[13\] projekat.vhd(126) " "Inferred latch for \"int_empty\[13\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269866 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[14\] projekat.vhd(126) " "Inferred latch for \"int_empty\[14\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269866 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[15\] projekat.vhd(126) " "Inferred latch for \"int_empty\[15\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269866 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[16\] projekat.vhd(126) " "Inferred latch for \"int_empty\[16\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269866 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[17\] projekat.vhd(126) " "Inferred latch for \"int_empty\[17\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269866 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[18\] projekat.vhd(126) " "Inferred latch for \"int_empty\[18\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269867 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[19\] projekat.vhd(126) " "Inferred latch for \"int_empty\[19\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269867 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[20\] projekat.vhd(126) " "Inferred latch for \"int_empty\[20\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269867 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[21\] projekat.vhd(126) " "Inferred latch for \"int_empty\[21\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269867 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[22\] projekat.vhd(126) " "Inferred latch for \"int_empty\[22\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269867 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[23\] projekat.vhd(126) " "Inferred latch for \"int_empty\[23\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269868 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[24\] projekat.vhd(126) " "Inferred latch for \"int_empty\[24\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269868 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[25\] projekat.vhd(126) " "Inferred latch for \"int_empty\[25\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269868 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[26\] projekat.vhd(126) " "Inferred latch for \"int_empty\[26\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269868 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[27\] projekat.vhd(126) " "Inferred latch for \"int_empty\[27\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269868 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[28\] projekat.vhd(126) " "Inferred latch for \"int_empty\[28\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269869 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[29\] projekat.vhd(126) " "Inferred latch for \"int_empty\[29\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269869 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[30\] projekat.vhd(126) " "Inferred latch for \"int_empty\[30\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269869 "|projekat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_empty\[31\] projekat.vhd(126) " "Inferred latch for \"int_empty\[31\]\" at projekat.vhd(126)" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399269869 "|projekat"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738399272009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738399272009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_st_empty\[0\] GND " "Pin \"rx_st_empty\[0\]\" is stuck at GND" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738399272182 "|projekat|rx_st_empty[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_st_empty\[1\] GND " "Pin \"rx_st_empty\[1\]\" is stuck at GND" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738399272182 "|projekat|rx_st_empty[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_st_empty\[2\] GND " "Pin \"rx_st_empty\[2\]\" is stuck at GND" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738399272182 "|projekat|rx_st_empty[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738399272182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738399272390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738399274173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738399274173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_st_ready " "No output dependent on input pin \"rx_st_ready\"" {  } { { "projekat.vhd" "" { Text "C:/Users/Amna/Desktop/Projekat/projekat.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738399275192 "|projekat|rx_st_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738399275192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738399275194 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738399275194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738399275194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738399275194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738399275374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 09:41:15 2025 " "Processing ended: Sat Feb 01 09:41:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738399275374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738399275374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738399275374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738399275374 ""}
