{
  "expireTime": 9007200830498245000,
  "key": "transformer-remark-markdown-html-b496bb6e92460247b4a0e0a302ea679e-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": "<p>DRAM bursting alone is not sufficient to realize the level of DRAM access bandwidth required by modern processors. In this post, I’ll talk more about how to achieve better memory parallelism.</p>\n<h2>Forms of Parallel Organization</h2>\n<ul>\n<li>banks</li>\n<li>channels</li>\n</ul>\n<p><a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7fc32/channel&banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-wrapper\"\n    style=\"position: relative; display: block;  max-width: 590px; margin-left: auto; margin-right: auto;\"\n  >\n    <span\n      class=\"gatsby-resp-image-background-image\"\n      style=\"padding-bottom: 43.699999999999996%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAGAAAAwEBAAAAAAAAAAAAAAAAAAIDAQX/xAAUAQEAAAAAAAAAAAAAAAAAAAAA/9oADAMBAAIQAxAAAAHtbSYwwf/EABoQAAEFAQAAAAAAAAAAAAAAAAABAhARMUH/2gAIAQEAAQUCo6mDY//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABUQAQEAAAAAAAAAAAAAAAAAAAEg/9oACAEBAAY/Amv/xAAZEAACAwEAAAAAAAAAAAAAAAABEQAQMZH/2gAIAQEAAT8hZQjxHFMmv//aAAwDAQACAAMAAAAQ0A//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgIBBQAAAAAAAAAAAAABADERIRBBUWGh0f/aAAgBAQABPxBUsu63esS9lB7qr5AETZnr5hU97j//2Q=='); background-size: cover; display: block;\"\n    ></span>\n    <img\n        class=\"gatsby-resp-image-image\"\n        style=\"width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;box-shadow:inset 0px 0px 0px 400px white;\"\n        alt=\"Channel and banks\"\n        title=\"\"\n        src=\"/static/46b5fc4fac4cc0c278e6734391a3089d/1697e/channel&banks.jpg\"\n        srcset=\"/static/46b5fc4fac4cc0c278e6734391a3089d/a2cfd/channel&banks.jpg 148w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/3348f/channel&banks.jpg 295w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/1697e/channel&banks.jpg 590w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/6a00a/channel&banks.jpg 885w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/7fc32/channel&banks.jpg 1000w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n      />\n  </span>\n  </a></p>\n<ul>\n<li>A processor contains one or more channels.</li>\n<li>Each channel is a <strong>memory controller</strong> with a <strong>bus</strong> that connects a set of <strong>DRAM banks</strong> to the processor.</li>\n</ul>\n<h3>Bus</h3>\n<p>The data transfer bandwidth of a bus is defined by its <em>width</em> and <em>clock frequency</em>. </p>\n<p>Modern double data rate (DDR) busses perform two data transfers per clock cycle:</p>\n<ul>\n<li>one at the rising edge of each clock cycle</li>\n<li>one at the falling edge of each clock cycle</li>\n</ul>\n<h4>is DDR enough?</h4>\n<p>For example, a 64-bit DDR bus with a clock frequency of 1 GHz has a bandwidth of 8B<em>2</em>1 GHz =16 GB/sec. This seems to be a large number but is often <strong>too small</strong> for modern CPUs and GPUs. </p>\n<ul>\n<li>A modern CPU might require a memory bandwidth of at least 32 GB/s, that’s 2 channels</li>\n<li>a modern GPU might require 128 GB/s. For this example, that’s 8 channels.</li>\n</ul>"
}
