C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/ShiftRegister/ShiftRegister.v {1 {vlog -work work -vopt -stats=none {C:\Users\Mehrab\Documents\ModelSim\ComputerArchitectureLab\ShiftRegister\ShiftRegister\ShiftRegister.v}
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module Mux4to1
-- Compiling module DFlipFlop
-- Compiling module ShiftRegister

Top level modules:
	ShiftRegister

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/ClockGenerator/ClockGenerator.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/ClockGenerator/ClockGenerator.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module ClockGenerator

Top level modules:
	ClockGenerator

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/Multiplexer/Mux4to1_TB.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/Multiplexer/Mux4to1_TB.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module Mux4to1
-- Compiling module Mux4to1_TB

Top level modules:
	Mux4to1_TB

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/ShiftRegister/ShiftRegister_TB.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/ShiftRegister/ShiftRegister_TB.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module Mux4to1
-- Compiling module DFlipFlop
-- Compiling module ShiftRegister
-- Compiling module ClockGenerator
-- Compiling module ShiftRegister_TB

Top level modules:
	ShiftRegister_TB

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/DFlipFlop/DFlipFlop.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/DFlipFlop/DFlipFlop.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module DFlipFlop

Top level modules:
	DFlipFlop

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/Multiplexer/Mux4to1.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/Multiplexer/Mux4to1.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module Mux4to1

Top level modules:
	Mux4to1

} {} {}} C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/DFlipFlop/DFlipFlop_TB.v {1 {vlog -work work -vopt -stats=none C:/Users/Mehrab/Documents/ModelSim/ComputerArchitectureLab/ShiftRegister/DFlipFlop/DFlipFlop_TB.v
Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-- Compiling module DFlipFlop
-- Compiling module ClockGenerator
-- Compiling module DFlipFlop_TB

Top level modules:
	DFlipFlop_TB

} {} {}}
