<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
defines: 
time_elapsed: 1.432s
ram usage: 39412 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp63zge3ih/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:1</a>: No timescale set for &#34;sync_array&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:17</a>: No timescale set for &#34;pla&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:17</a>: Compile module &#34;work@pla&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:1</a>: Compile module &#34;work@sync_array&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:1</a>: Top level module &#34;work@sync_array&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:17</a>: Top level module &#34;work@pla&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmp63zge3ih/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sync_array
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp63zge3ih/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp63zge3ih/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sync_array)
 |vpiName:work@sync_array
 |uhdmallPackages:
 \_package: builtin, parent:work@sync_array
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@pla, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>, line:17, parent:work@sync_array
   |vpiDefName:work@pla
   |vpiFullName:work@pla
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:22
       |vpiFullName:work@pla
       |vpiStmt:
       \_sys_func_call: ($async$and$plane), line:24
         |vpiName:$async$and$plane
         |vpiArgument:
         \_ref_obj: (mem), line:24
           |vpiName:mem
         |vpiArgument:
         \_part_select: , line:24, parent:a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (a)
           |vpiLeftRange:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiArgument:
         \_part_select: , line:24, parent:b
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (b)
           |vpiLeftRange:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiStmt:
       \_assignment: , line:25
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (mem), line:25
           |vpiName:mem
           |vpiFullName:work@pla.mem
           |vpiIndex:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiRhs:
         \_constant: , line:25
           |vpiConstType:3
           |vpiDecompile:3&#39;b10?
           |vpiSize:3
           |BIN:3&#39;b10?
       |vpiStmt:
       \_assignment: , line:26
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (mem), line:26
           |vpiName:mem
           |vpiFullName:work@pla.mem
           |vpiIndex:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiRhs:
         \_constant: , line:26
           |vpiConstType:3
           |vpiDecompile:3&#39;b??1
           |vpiSize:3
           |BIN:3&#39;b??1
       |vpiStmt:
       \_assignment: , line:27
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (mem), line:27
           |vpiName:mem
           |vpiFullName:work@pla.mem
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiRhs:
         \_constant: , line:27
           |vpiConstType:3
           |vpiDecompile:3&#39;b0?0
           |vpiSize:3
           |BIN:3&#39;b0?0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (mem), line:28
           |vpiName:mem
           |vpiFullName:work@pla.mem
           |vpiIndex:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:3
           |vpiDecompile:3&#39;b???
           |vpiSize:3
           |BIN:3&#39;b???
       |vpiStmt:
       \_delay_control: , line:30
         |#10
         |vpiStmt:
         \_assignment: , line:30
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:30
             |vpiName:a
             |vpiFullName:work@pla.a
           |vpiRhs:
           \_constant: , line:30
             |vpiConstType:3
             |vpiDecompile:3&#39;b111
             |vpiSize:3
             |BIN:3&#39;b111
       |vpiStmt:
       \_delay_control: , line:31
         |#10
         |vpiStmt:
         \_sys_func_call: ($displayb), line:31
           |vpiName:$displayb
           |vpiArgument:
           \_ref_obj: (a), line:31
             |vpiName:a
           |vpiArgument:
           \_constant: , line:31
             |vpiConstType:6
             |vpiDecompile:&#34; -&gt; &#34;
             |vpiSize:6
             |STRING:&#34; -&gt; &#34;
           |vpiArgument:
           \_ref_obj: (b), line:31
             |vpiName:b
       |vpiStmt:
       \_delay_control: , line:32
         |#10
         |vpiStmt:
         \_assignment: , line:32
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:32
             |vpiName:a
             |vpiFullName:work@pla.a
           |vpiRhs:
           \_constant: , line:32
             |vpiConstType:3
             |vpiDecompile:3&#39;b000
             |vpiSize:3
             |BIN:3&#39;b000
       |vpiStmt:
       \_delay_control: , line:33
         |#10
         |vpiStmt:
         \_sys_func_call: ($displayb), line:33
           |vpiName:$displayb
           |vpiArgument:
           \_ref_obj: (a), line:33
             |vpiName:a
           |vpiArgument:
           \_constant: , line:33
             |vpiConstType:6
             |vpiDecompile:&#34; -&gt; &#34;
             |vpiSize:6
             |STRING:&#34; -&gt; &#34;
           |vpiArgument:
           \_ref_obj: (b), line:33
             |vpiName:b
       |vpiStmt:
       \_delay_control: , line:34
         |#10
         |vpiStmt:
         \_assignment: , line:34
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:34
             |vpiName:a
             |vpiFullName:work@pla.a
           |vpiRhs:
           \_constant: , line:34
             |vpiConstType:3
             |vpiDecompile:3&#39;bxxx
             |vpiSize:3
             |BIN:3&#39;bxxx
       |vpiStmt:
       \_delay_control: , line:35
         |#10
         |vpiStmt:
         \_sys_func_call: ($displayb), line:35
           |vpiName:$displayb
           |vpiArgument:
           \_ref_obj: (a), line:35
             |vpiName:a
           |vpiArgument:
           \_constant: , line:35
             |vpiConstType:6
             |vpiDecompile:&#34; -&gt; &#34;
             |vpiSize:6
             |STRING:&#34; -&gt; &#34;
           |vpiArgument:
           \_ref_obj: (b), line:35
             |vpiName:b
       |vpiStmt:
       \_delay_control: , line:36
         |#10
         |vpiStmt:
         \_assignment: , line:36
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:36
             |vpiName:a
             |vpiFullName:work@pla.a
           |vpiRhs:
           \_constant: , line:36
             |vpiConstType:3
             |vpiDecompile:3&#39;b101
             |vpiSize:3
             |BIN:3&#39;b101
       |vpiStmt:
       \_delay_control: , line:37
         |#10
         |vpiStmt:
         \_sys_func_call: ($displayb), line:37
           |vpiName:$displayb
           |vpiArgument:
           \_ref_obj: (a), line:37
             |vpiName:a
           |vpiArgument:
           \_constant: , line:37
             |vpiConstType:6
             |vpiDecompile:&#34; -&gt; &#34;
             |vpiSize:6
             |STRING:&#34; -&gt; &#34;
           |vpiArgument:
           \_ref_obj: (b), line:37
             |vpiName:b
   |vpiNet:
   \_logic_net: (rows), line:18
     |vpiName:rows
     |vpiFullName:work@pla.rows
   |vpiNet:
   \_logic_net: (cols), line:19
     |vpiName:cols
     |vpiFullName:work@pla.cols
   |vpiNet:
   \_logic_net: (a), line:20
     |vpiName:a
     |vpiFullName:work@pla.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mem), line:20
     |vpiName:mem
     |vpiFullName:work@pla.mem
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:21
     |vpiName:b
     |vpiFullName:work@pla.b
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@sync_array, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>, line:1, parent:work@sync_array
   |vpiDefName:work@sync_array
   |vpiFullName:work@sync_array
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:6
       |vpiFullName:work@sync_array
       |vpiStmt:
       \_sys_func_call: ($readmemb), line:8
         |vpiName:$readmemb
         |vpiArgument:
         \_constant: , line:8
           |vpiConstType:6
           |vpiDecompile:&#34;array.dat&#34;
           |vpiSize:11
           |STRING:&#34;array.dat&#34;
         |vpiArgument:
         \_ref_obj: (mem), line:8
           |vpiName:mem
       |vpiStmt:
       \_forever_stmt: , line:11
         |vpiStmt:
         \_event_control: , line:11
           |vpiCondition:
           \_operation: , line:11
             |vpiOpType:39
             |vpiOperand:
             \_ref_obj: (clk), line:11
               |vpiName:clk
               |vpiFullName:work@sync_array.clk
           |vpiStmt:
           \_sys_func_call: ($async$and$array), line:12
             |vpiName:$async$and$array
             |vpiArgument:
             \_ref_obj: (mem), line:12
               |vpiName:mem
             |vpiArgument:
             \_operation: , line:12
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (a1), line:12
                 |vpiName:a1
               |vpiOperand:
               \_ref_obj: (a2), line:12
                 |vpiName:a2
               |vpiOperand:
               \_ref_obj: (a3), line:12
                 |vpiName:a3
               |vpiOperand:
               \_ref_obj: (a4), line:12
                 |vpiName:a4
               |vpiOperand:
               \_ref_obj: (a5), line:12
                 |vpiName:a5
               |vpiOperand:
               \_ref_obj: (a6), line:12
                 |vpiName:a6
               |vpiOperand:
               \_ref_obj: (a7), line:12
                 |vpiName:a7
             |vpiArgument:
             \_operation: , line:12
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (b1), line:12
                 |vpiName:b1
               |vpiOperand:
               \_ref_obj: (b2), line:12
                 |vpiName:b2
               |vpiOperand:
               \_ref_obj: (b3), line:12
                 |vpiName:b3
   |vpiPort:
   \_port: (a1), line:1
     |vpiName:a1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a1), line:1
         |vpiName:a1
         |vpiFullName:work@sync_array.a1
   |vpiPort:
   \_port: (a2), line:1
     |vpiName:a2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a2), line:1
         |vpiName:a2
         |vpiFullName:work@sync_array.a2
   |vpiPort:
   \_port: (a3), line:1
     |vpiName:a3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a3), line:1
         |vpiName:a3
         |vpiFullName:work@sync_array.a3
   |vpiPort:
   \_port: (a4), line:1
     |vpiName:a4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a4), line:1
         |vpiName:a4
         |vpiFullName:work@sync_array.a4
   |vpiPort:
   \_port: (a5), line:1
     |vpiName:a5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a5), line:1
         |vpiName:a5
         |vpiFullName:work@sync_array.a5
   |vpiPort:
   \_port: (a6), line:1
     |vpiName:a6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a6), line:1
         |vpiName:a6
         |vpiFullName:work@sync_array.a6
   |vpiPort:
   \_port: (a7), line:1
     |vpiName:a7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a7), line:1
         |vpiName:a7
         |vpiFullName:work@sync_array.a7
   |vpiPort:
   \_port: (b1), line:1
     |vpiName:b1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b1), line:5
         |vpiName:b1
         |vpiFullName:work@sync_array.b1
         |vpiNetType:36
   |vpiPort:
   \_port: (b2), line:1
     |vpiName:b2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b2), line:5
         |vpiName:b2
         |vpiFullName:work@sync_array.b2
         |vpiNetType:36
   |vpiPort:
   \_port: (b3), line:1
     |vpiName:b3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b3), line:5
         |vpiName:b3
         |vpiFullName:work@sync_array.b3
         |vpiNetType:36
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@sync_array.clk
   |vpiNet:
   \_logic_net: (mem), line:4
     |vpiName:mem
     |vpiFullName:work@sync_array.mem
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b1), line:5
   |vpiNet:
   \_logic_net: (b2), line:5
   |vpiNet:
   \_logic_net: (b3), line:5
   |vpiNet:
   \_logic_net: (a1), line:1
   |vpiNet:
   \_logic_net: (a2), line:1
   |vpiNet:
   \_logic_net: (a3), line:1
   |vpiNet:
   \_logic_net: (a4), line:1
   |vpiNet:
   \_logic_net: (a5), line:1
   |vpiNet:
   \_logic_net: (a6), line:1
   |vpiNet:
   \_logic_net: (a7), line:1
   |vpiNet:
   \_logic_net: (clk), line:1
 |uhdmtopModules:
 \_module: work@sync_array (work@sync_array), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>, line:1
   |vpiDefName:work@sync_array
   |vpiName:work@sync_array
   |vpiPort:
   \_port: (a1), line:1, parent:work@sync_array
     |vpiName:a1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a1), line:1, parent:work@sync_array
         |vpiName:a1
         |vpiFullName:work@sync_array.a1
   |vpiPort:
   \_port: (a2), line:1, parent:work@sync_array
     |vpiName:a2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a2), line:1, parent:work@sync_array
         |vpiName:a2
         |vpiFullName:work@sync_array.a2
   |vpiPort:
   \_port: (a3), line:1, parent:work@sync_array
     |vpiName:a3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a3), line:1, parent:work@sync_array
         |vpiName:a3
         |vpiFullName:work@sync_array.a3
   |vpiPort:
   \_port: (a4), line:1, parent:work@sync_array
     |vpiName:a4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a4), line:1, parent:work@sync_array
         |vpiName:a4
         |vpiFullName:work@sync_array.a4
   |vpiPort:
   \_port: (a5), line:1, parent:work@sync_array
     |vpiName:a5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a5), line:1, parent:work@sync_array
         |vpiName:a5
         |vpiFullName:work@sync_array.a5
   |vpiPort:
   \_port: (a6), line:1, parent:work@sync_array
     |vpiName:a6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a6), line:1, parent:work@sync_array
         |vpiName:a6
         |vpiFullName:work@sync_array.a6
   |vpiPort:
   \_port: (a7), line:1, parent:work@sync_array
     |vpiName:a7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a7), line:1, parent:work@sync_array
         |vpiName:a7
         |vpiFullName:work@sync_array.a7
   |vpiPort:
   \_port: (b1), line:1, parent:work@sync_array
     |vpiName:b1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b1), line:5, parent:work@sync_array
         |vpiName:b1
         |vpiFullName:work@sync_array.b1
         |vpiNetType:36
   |vpiPort:
   \_port: (b2), line:1, parent:work@sync_array
     |vpiName:b2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b2), line:5, parent:work@sync_array
         |vpiName:b2
         |vpiFullName:work@sync_array.b2
         |vpiNetType:36
   |vpiPort:
   \_port: (b3), line:1, parent:work@sync_array
     |vpiName:b3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b3), line:5, parent:work@sync_array
         |vpiName:b3
         |vpiFullName:work@sync_array.b3
         |vpiNetType:36
   |vpiPort:
   \_port: (clk), line:1, parent:work@sync_array
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1, parent:work@sync_array
         |vpiName:clk
         |vpiFullName:work@sync_array.clk
   |vpiNet:
   \_logic_net: (b1), line:5, parent:work@sync_array
   |vpiNet:
   \_logic_net: (b2), line:5, parent:work@sync_array
   |vpiNet:
   \_logic_net: (b3), line:5, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a1), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a2), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a3), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a4), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a5), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a6), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (a7), line:1, parent:work@sync_array
   |vpiNet:
   \_logic_net: (clk), line:1, parent:work@sync_array
   |vpiArrayNet:
   \_array_net: (mem), line:4, parent:work@sync_array
     |vpiName:mem
     |vpiFullName:work@sync_array.mem
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@sync_array.mem
       |vpiNetType:36
       |vpiRange:
       \_range: , line:4
         |vpiLeftRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
 |uhdmtopModules:
 \_module: work@pla (work@pla), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>, line:17
   |vpiDefName:work@pla
   |vpiName:work@pla
   |vpiNet:
   \_logic_net: (rows), line:18, parent:work@pla
     |vpiName:rows
     |vpiFullName:work@pla.rows
   |vpiNet:
   \_logic_net: (cols), line:19, parent:work@pla
     |vpiName:cols
     |vpiFullName:work@pla.cols
   |vpiNet:
   \_logic_net: (a), line:20, parent:work@pla
     |vpiName:a
     |vpiFullName:work@pla.a
     |vpiNetType:36
     |vpiRange:
     \_range: , line:20
       |vpiLeftRange:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_ref_obj: (cols), line:20
         |vpiName:cols
   |vpiNet:
   \_logic_net: (b), line:21, parent:work@pla
     |vpiName:b
     |vpiFullName:work@pla.b
     |vpiNetType:36
     |vpiRange:
     \_range: , line:21
       |vpiLeftRange:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_ref_obj: (rows), line:21
         |vpiName:rows
   |vpiArrayNet:
   \_array_net: (mem), line:20, parent:work@pla
     |vpiName:mem
     |vpiFullName:work@pla.mem
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@pla.mem
       |vpiNetType:36
       |vpiRange:
       \_range: , line:20
         |vpiLeftRange:
         \_constant: , line:20
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_ref_obj: (cols), line:20
           |vpiName:cols
     |vpiRange:
     \_range: , line:20
       |vpiLeftRange:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_ref_obj: (rows), line:20
         |vpiName:rows
Object: \work_sync_array of type 3000
Object: \work_sync_array of type 32
Object: \a1 of type 44
Object: \a2 of type 44
Object: \a3 of type 44
Object: \a4 of type 44
Object: \a5 of type 44
Object: \a6 of type 44
Object: \a7 of type 44
Object: \b1 of type 44
Object: \b2 of type 44
Object: \b3 of type 44
Object: \clk of type 44
Object: \b1 of type 36
Object: \b2 of type 36
Object: \b3 of type 36
Object: \a1 of type 36
Object: \a2 of type 36
Object: \a3 of type 36
Object: \a4 of type 36
Object: \a5 of type 36
Object: \a6 of type 36
Object: \a7 of type 36
Object: \clk of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pla of type 32
Object: \rows of type 36
Object: \cols of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object: \cols of type 608
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object: \rows of type 608
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object: \cols of type 608
Object:  of type 115
Object:  of type 7
Object: \rows of type 608
Object: \work_pla of type 32
Object:  of type 24
Object:  of type 4
Object: \$async$and$plane of type 56
Object: \mem of type 608
Object:  of type 42
Object: \a of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \b of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \mem of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \mem of type 106
Object:  of type 7
Object:  of type 7
ERROR: Failed to parse binary string: 3&#39;b??1

</pre>
</body>