$date
	Sat Oct 22 23:52:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#225639
b11110 !
1"
#225642
b11110 &
b11110 %
1$
#225643
0"
#225646
b1111 &
b1111 %
#225650
b101110 &
b101110 %
#225654
b10111 &
b10111 %
#225658
b1000110 &
b1000110 %
#225662
b100011 &
b100011 %
#225666
b1101010 &
b1101010 %
#225670
b110101 &
b110101 %
#225674
b10100000 &
b10100000 %
#225678
b1010000 &
b1010000 %
#225682
b101000 &
b101000 %
#225686
b10100 &
b10100 %
#225690
b1010 &
b1010 %
#225694
b101 &
b101 %
#225698
b10000 &
b10000 %
#225702
b1000 &
b1000 %
#225706
b100 &
b100 %
#225710
b10 &
b10 %
#225714
b1 &
b1 %
1#
#225718
b0 &
0#
b0 %
0$
#1192381
b10000 !
1"
#1192382
b10000 &
b10000 %
1$
#1192383
0"
#1192386
b1000 &
b1000 %
#1192390
b100 &
b100 %
#1192394
b10 &
b10 %
#1192398
b1 &
1#
b1 %
#1192402
b0 &
b0 %
0#
0$
#2218021
b1101 !
1"
#2218022
b1101 &
b1101 %
1$
#2218023
0"
#2218026
b101000 &
b101000 %
#2218030
b10100 &
b10100 %
#2218034
b1010 &
b1010 %
#2218038
b101 &
b101 %
#2218042
b10000 &
b10000 %
#2218046
b1000 &
b1000 %
#2218050
b100 &
b100 %
#2218054
b10 &
b10 %
#2218058
b1 &
b1 %
1#
#2218062
b0 &
0#
b0 %
0$
#4500012
