[submodule "rtl/fir_filter"]
	path = rtl/fir_filter
	url = https://github.com/nekrasov-d/ram-fir-fpga.git
