#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1842180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1811320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18186b0 .functor NOT 1, L_0x186e320, C4<0>, C4<0>, C4<0>;
L_0x186e100 .functor XOR 2, L_0x186dfc0, L_0x186e060, C4<00>, C4<00>;
L_0x186e210 .functor XOR 2, L_0x186e100, L_0x186e170, C4<00>, C4<00>;
v0x186aa40_0 .net *"_ivl_10", 1 0, L_0x186e170;  1 drivers
v0x186ab40_0 .net *"_ivl_12", 1 0, L_0x186e210;  1 drivers
v0x186ac20_0 .net *"_ivl_2", 1 0, L_0x186df20;  1 drivers
v0x186ace0_0 .net *"_ivl_4", 1 0, L_0x186dfc0;  1 drivers
v0x186adc0_0 .net *"_ivl_6", 1 0, L_0x186e060;  1 drivers
v0x186aef0_0 .net *"_ivl_8", 1 0, L_0x186e100;  1 drivers
v0x186afd0_0 .net "a", 0 0, v0x18689e0_0;  1 drivers
v0x186b070_0 .net "b", 0 0, v0x1868a80_0;  1 drivers
v0x186b110_0 .net "c", 0 0, v0x1868b20_0;  1 drivers
v0x186b1b0_0 .var "clk", 0 0;
v0x186b250_0 .net "d", 0 0, v0x1868c60_0;  1 drivers
v0x186b2f0_0 .net "out_pos_dut", 0 0, L_0x186dd50;  1 drivers
v0x186b390_0 .net "out_pos_ref", 0 0, L_0x186c9d0;  1 drivers
v0x186b430_0 .net "out_sop_dut", 0 0, L_0x186d250;  1 drivers
v0x186b4d0_0 .net "out_sop_ref", 0 0, L_0x1843690;  1 drivers
v0x186b570_0 .var/2u "stats1", 223 0;
v0x186b610_0 .var/2u "strobe", 0 0;
v0x186b7c0_0 .net "tb_match", 0 0, L_0x186e320;  1 drivers
v0x186b890_0 .net "tb_mismatch", 0 0, L_0x18186b0;  1 drivers
v0x186b930_0 .net "wavedrom_enable", 0 0, v0x1868f30_0;  1 drivers
v0x186ba00_0 .net "wavedrom_title", 511 0, v0x1868fd0_0;  1 drivers
L_0x186df20 .concat [ 1 1 0 0], L_0x186c9d0, L_0x1843690;
L_0x186dfc0 .concat [ 1 1 0 0], L_0x186c9d0, L_0x1843690;
L_0x186e060 .concat [ 1 1 0 0], L_0x186dd50, L_0x186d250;
L_0x186e170 .concat [ 1 1 0 0], L_0x186c9d0, L_0x1843690;
L_0x186e320 .cmp/eeq 2, L_0x186df20, L_0x186e210;
S_0x18153e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1811320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1818a90 .functor AND 1, v0x1868b20_0, v0x1868c60_0, C4<1>, C4<1>;
L_0x1818e70 .functor NOT 1, v0x18689e0_0, C4<0>, C4<0>, C4<0>;
L_0x1819250 .functor NOT 1, v0x1868a80_0, C4<0>, C4<0>, C4<0>;
L_0x18194d0 .functor AND 1, L_0x1818e70, L_0x1819250, C4<1>, C4<1>;
L_0x1830250 .functor AND 1, L_0x18194d0, v0x1868b20_0, C4<1>, C4<1>;
L_0x1843690 .functor OR 1, L_0x1818a90, L_0x1830250, C4<0>, C4<0>;
L_0x186be50 .functor NOT 1, v0x1868a80_0, C4<0>, C4<0>, C4<0>;
L_0x186bec0 .functor OR 1, L_0x186be50, v0x1868c60_0, C4<0>, C4<0>;
L_0x186bfd0 .functor AND 1, v0x1868b20_0, L_0x186bec0, C4<1>, C4<1>;
L_0x186c090 .functor NOT 1, v0x18689e0_0, C4<0>, C4<0>, C4<0>;
L_0x186c160 .functor OR 1, L_0x186c090, v0x1868a80_0, C4<0>, C4<0>;
L_0x186c1d0 .functor AND 1, L_0x186bfd0, L_0x186c160, C4<1>, C4<1>;
L_0x186c350 .functor NOT 1, v0x1868a80_0, C4<0>, C4<0>, C4<0>;
L_0x186c3c0 .functor OR 1, L_0x186c350, v0x1868c60_0, C4<0>, C4<0>;
L_0x186c2e0 .functor AND 1, v0x1868b20_0, L_0x186c3c0, C4<1>, C4<1>;
L_0x186c550 .functor NOT 1, v0x18689e0_0, C4<0>, C4<0>, C4<0>;
L_0x186c650 .functor OR 1, L_0x186c550, v0x1868c60_0, C4<0>, C4<0>;
L_0x186c710 .functor AND 1, L_0x186c2e0, L_0x186c650, C4<1>, C4<1>;
L_0x186c8c0 .functor XNOR 1, L_0x186c1d0, L_0x186c710, C4<0>, C4<0>;
v0x1817fe0_0 .net *"_ivl_0", 0 0, L_0x1818a90;  1 drivers
v0x18183e0_0 .net *"_ivl_12", 0 0, L_0x186be50;  1 drivers
v0x18187c0_0 .net *"_ivl_14", 0 0, L_0x186bec0;  1 drivers
v0x1818ba0_0 .net *"_ivl_16", 0 0, L_0x186bfd0;  1 drivers
v0x1818f80_0 .net *"_ivl_18", 0 0, L_0x186c090;  1 drivers
v0x1819360_0 .net *"_ivl_2", 0 0, L_0x1818e70;  1 drivers
v0x18195e0_0 .net *"_ivl_20", 0 0, L_0x186c160;  1 drivers
v0x1866f50_0 .net *"_ivl_24", 0 0, L_0x186c350;  1 drivers
v0x1867030_0 .net *"_ivl_26", 0 0, L_0x186c3c0;  1 drivers
v0x1867110_0 .net *"_ivl_28", 0 0, L_0x186c2e0;  1 drivers
v0x18671f0_0 .net *"_ivl_30", 0 0, L_0x186c550;  1 drivers
v0x18672d0_0 .net *"_ivl_32", 0 0, L_0x186c650;  1 drivers
v0x18673b0_0 .net *"_ivl_36", 0 0, L_0x186c8c0;  1 drivers
L_0x7fdc3d1ee018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1867470_0 .net *"_ivl_38", 0 0, L_0x7fdc3d1ee018;  1 drivers
v0x1867550_0 .net *"_ivl_4", 0 0, L_0x1819250;  1 drivers
v0x1867630_0 .net *"_ivl_6", 0 0, L_0x18194d0;  1 drivers
v0x1867710_0 .net *"_ivl_8", 0 0, L_0x1830250;  1 drivers
v0x18677f0_0 .net "a", 0 0, v0x18689e0_0;  alias, 1 drivers
v0x18678b0_0 .net "b", 0 0, v0x1868a80_0;  alias, 1 drivers
v0x1867970_0 .net "c", 0 0, v0x1868b20_0;  alias, 1 drivers
v0x1867a30_0 .net "d", 0 0, v0x1868c60_0;  alias, 1 drivers
v0x1867af0_0 .net "out_pos", 0 0, L_0x186c9d0;  alias, 1 drivers
v0x1867bb0_0 .net "out_sop", 0 0, L_0x1843690;  alias, 1 drivers
v0x1867c70_0 .net "pos0", 0 0, L_0x186c1d0;  1 drivers
v0x1867d30_0 .net "pos1", 0 0, L_0x186c710;  1 drivers
L_0x186c9d0 .functor MUXZ 1, L_0x7fdc3d1ee018, L_0x186c1d0, L_0x186c8c0, C4<>;
S_0x1867eb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1811320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18689e0_0 .var "a", 0 0;
v0x1868a80_0 .var "b", 0 0;
v0x1868b20_0 .var "c", 0 0;
v0x1868bc0_0 .net "clk", 0 0, v0x186b1b0_0;  1 drivers
v0x1868c60_0 .var "d", 0 0;
v0x1868d50_0 .var/2u "fail", 0 0;
v0x1868df0_0 .var/2u "fail1", 0 0;
v0x1868e90_0 .net "tb_match", 0 0, L_0x186e320;  alias, 1 drivers
v0x1868f30_0 .var "wavedrom_enable", 0 0;
v0x1868fd0_0 .var "wavedrom_title", 511 0;
E_0x1823d50/0 .event negedge, v0x1868bc0_0;
E_0x1823d50/1 .event posedge, v0x1868bc0_0;
E_0x1823d50 .event/or E_0x1823d50/0, E_0x1823d50/1;
S_0x18681e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1867eb0;
 .timescale -12 -12;
v0x1868420_0 .var/2s "i", 31 0;
E_0x1823bf0 .event posedge, v0x1868bc0_0;
S_0x1868520 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1867eb0;
 .timescale -12 -12;
v0x1868720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1868800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1867eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18691b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1811320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x186cb80 .functor AND 1, v0x1868b20_0, v0x1868c60_0, C4<1>, C4<1>;
L_0x186d080 .functor AND 1, L_0x186ce30, L_0x186ced0, C4<1>, C4<1>;
L_0x186d190 .functor AND 1, L_0x186d080, v0x1868b20_0, C4<1>, C4<1>;
L_0x186d250 .functor OR 1, L_0x186cb80, L_0x186d190, C4<0>, C4<0>;
L_0x186d450 .functor OR 1, L_0x186d3b0, v0x1868c60_0, C4<0>, C4<0>;
L_0x186d510 .functor AND 1, v0x1868b20_0, L_0x186d450, C4<1>, C4<1>;
L_0x186d7f0 .functor AND 1, L_0x186d610, v0x1868a80_0, C4<1>, C4<1>;
L_0x186d8b0 .functor OR 1, L_0x186d510, L_0x186d7f0, C4<0>, C4<0>;
L_0x186dab0 .functor OR 1, L_0x186da10, v0x1868c60_0, C4<0>, C4<0>;
L_0x186db70 .functor AND 1, v0x1868b20_0, L_0x186dab0, C4<1>, C4<1>;
L_0x186dc90 .functor XNOR 1, L_0x186d8b0, L_0x186db70, C4<0>, C4<0>;
v0x1869370_0 .net *"_ivl_0", 0 0, L_0x186cb80;  1 drivers
v0x1869450_0 .net *"_ivl_13", 0 0, L_0x186d3b0;  1 drivers
v0x1869510_0 .net *"_ivl_14", 0 0, L_0x186d450;  1 drivers
v0x1869600_0 .net *"_ivl_16", 0 0, L_0x186d510;  1 drivers
v0x18696e0_0 .net *"_ivl_19", 0 0, L_0x186d610;  1 drivers
v0x18697f0_0 .net *"_ivl_20", 0 0, L_0x186d7f0;  1 drivers
v0x18698d0_0 .net *"_ivl_25", 0 0, L_0x186da10;  1 drivers
v0x1869990_0 .net *"_ivl_26", 0 0, L_0x186dab0;  1 drivers
v0x1869a70_0 .net *"_ivl_3", 0 0, L_0x186ce30;  1 drivers
v0x1869bc0_0 .net *"_ivl_30", 0 0, L_0x186dc90;  1 drivers
L_0x7fdc3d1ee060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1869c80_0 .net *"_ivl_32", 0 0, L_0x7fdc3d1ee060;  1 drivers
v0x1869d60_0 .net *"_ivl_5", 0 0, L_0x186ced0;  1 drivers
v0x1869e20_0 .net *"_ivl_6", 0 0, L_0x186d080;  1 drivers
v0x1869f00_0 .net *"_ivl_8", 0 0, L_0x186d190;  1 drivers
v0x1869fe0_0 .net "a", 0 0, v0x18689e0_0;  alias, 1 drivers
v0x186a080_0 .net "b", 0 0, v0x1868a80_0;  alias, 1 drivers
v0x186a170_0 .net "c", 0 0, v0x1868b20_0;  alias, 1 drivers
v0x186a370_0 .net "d", 0 0, v0x1868c60_0;  alias, 1 drivers
v0x186a460_0 .net "out_pos", 0 0, L_0x186dd50;  alias, 1 drivers
v0x186a520_0 .net "out_sop", 0 0, L_0x186d250;  alias, 1 drivers
v0x186a5e0_0 .net "pos0", 0 0, L_0x186d8b0;  1 drivers
v0x186a6a0_0 .net "pos1", 0 0, L_0x186db70;  1 drivers
L_0x186ce30 .reduce/nor v0x18689e0_0;
L_0x186ced0 .reduce/nor v0x1868a80_0;
L_0x186d3b0 .reduce/nor v0x1868a80_0;
L_0x186d610 .reduce/nor v0x18689e0_0;
L_0x186da10 .reduce/nor v0x18689e0_0;
L_0x186dd50 .functor MUXZ 1, L_0x7fdc3d1ee060, L_0x186d8b0, L_0x186dc90, C4<>;
S_0x186a820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1811320;
 .timescale -12 -12;
E_0x180d9f0 .event anyedge, v0x186b610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x186b610_0;
    %nor/r;
    %assign/vec4 v0x186b610_0, 0;
    %wait E_0x180d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1867eb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1868d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1868df0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1867eb0;
T_4 ;
    %wait E_0x1823d50;
    %load/vec4 v0x1868e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1868d50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1867eb0;
T_5 ;
    %wait E_0x1823bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %wait E_0x1823bf0;
    %load/vec4 v0x1868d50_0;
    %store/vec4 v0x1868df0_0, 0, 1;
    %fork t_1, S_0x18681e0;
    %jmp t_0;
    .scope S_0x18681e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1868420_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1868420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1823bf0;
    %load/vec4 v0x1868420_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1868420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1868420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1867eb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1823d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1868c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1868a80_0, 0;
    %assign/vec4 v0x18689e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1868d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1868df0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1811320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186b610_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1811320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x186b1b0_0;
    %inv;
    %store/vec4 v0x186b1b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1811320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1868bc0_0, v0x186b890_0, v0x186afd0_0, v0x186b070_0, v0x186b110_0, v0x186b250_0, v0x186b4d0_0, v0x186b430_0, v0x186b390_0, v0x186b2f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1811320;
T_9 ;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x186b570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1811320;
T_10 ;
    %wait E_0x1823d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186b570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
    %load/vec4 v0x186b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186b570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x186b4d0_0;
    %load/vec4 v0x186b4d0_0;
    %load/vec4 v0x186b430_0;
    %xor;
    %load/vec4 v0x186b4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x186b390_0;
    %load/vec4 v0x186b390_0;
    %load/vec4 v0x186b2f0_0;
    %xor;
    %load/vec4 v0x186b390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x186b570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186b570_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/ece241_2013_q2/iter0/response2/top_module.sv";
