;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	JMP -17, @-20
	SUB #12, @200
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB @-3, 0
	SUB @-3, 0
	SUB 12, @10
	JMN 0, <332
	SUB 100, 600
	MOV -1, <-20
	JMN 100, 600
	SUB 3, 320
	SUB #12, @200
	SUB 3, 320
	JMP <127, #106
	DAT #0, <332
	SUB 100, 600
	SLT -10, 9
	SPL 0, <332
	MOV -3, <320
	CMP -7, <-420
	SPL 0, #502
	ADD -1, <-100
	ADD <-30, 9
	CMP -7, <-420
	SUB -10, 9
	ADD <-30, 9
	SPL <-223, 106
	ADD <-30, 9
	ADD 210, 30
	CMP 0, -0
	SUB @121, 106
	JMZ -1, @-20
	SPL -100, -600
	SPL 0, #502
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
	SUB @0, @2
	CMP -7, <-420
	JMP -17, @-90
