module _4bitBIN2bcd (Bin,BCD1,BCD0);
input [3:0] Bin;
output reg [3:0] BCD1, BCDO;
 always @ (Bin) 
begin 
{BCD1,BCDO}=8'h00;
if (Bin<10) begin 
BCD1=4'h0;
BCD0=Bin;end  
else begin BCD1=4'hl; BCD0=Bin-4'd10; 

end 
end endmodule