#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 30 12:12:13 2020
# Process ID: 13229
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design
# Command line: vivado tmp/double_iq_pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp/double_iq_pid_vco.xpr
INFO: [Project 1-313] Project file moved from '/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp' since last save.
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bma/git/fpga_ip/redpitaya_converters/redpitaya_converters.xdc'; using path '/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as '/home/bma/git/fpga_ip'; using path '/home/bma/git/github/oscimpDigital/fpga_ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 6629.902 ; gain = 217.684 ; free physical = 312 ; free virtual = 11604
update_compile_order -fileset sources_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ps7_rst
Adding component instance block -- ggm:cogen:redpitaya_converters:1.0 - redpitaya_converters_0
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc1_offset
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_axi
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- ggm:cogen:add_constReal:1.0 - adc2_offset
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_0
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_1
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_4
Adding component instance block -- ggm:cogen:convertComplexToReal:1.0 - convertComplexToReal_5
Adding component instance block -- ggm:cogen:dataReal_to_ram:1.0 - dataReal_to_ram_fast
Adding component instance block -- ggm:cogen:dataReal_to_ram:1.0 - dataReal_to_ram_slow
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds1_f0
Adding component instance block -- ggm:cogen:nco_counter:1.0 - dds1_nco
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds1_offset
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds2_f0
Adding component instance block -- ggm:cogen:nco_counter:1.0 - dds2_nco
Adding component instance block -- ggm:cogen:add_constReal:1.0 - dds2_offset
Adding component instance block -- ggm:cogen:axi_to_dac:1.0 - dds_ampl
Adding component instance block -- ggm:cogen:axi_to_dac:1.0 - dds_range
Adding component instance block -- ggm:cogen:nco_counter:1.0 - demod1_nco
Adding component instance block -- ggm:cogen:nco_counter:1.0 - demod2_nco
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_2
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_3
Adding component instance block -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_4
Adding component instance block -- ggm:cogen:expanderReal:1.0 - expanderReal_2
Adding component instance block -- ggm:cogen:expanderReal:1.0 - expanderReal_3
Adding component instance block -- ggm:cogen:firReal:1.0 - firReal_0
Adding component instance block -- ggm:cogen:firReal:1.0 - firReal_1
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_0
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_1
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_2
Adding component instance block -- ggm:cogen:meanReal:1.0 - meanReal_3
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_1
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_2
Adding component instance block -- ggm:cogen:multiplierReal:1.0 - mixer_sin_3
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_4
Adding component instance block -- ggm:cogen:mixer_sin:1.0 - mixer_sin_5
Adding component instance block -- ggm:cogen:pidv3_axi:1.0 - pidv3_axi_0
Adding component instance block -- ggm:cogen:pidv3_axi:1.0 - pidv3_axi_1
Adding component instance block -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding component instance block -- ggm:cogen:shifterReal:1.0 - shifterReal_3
Adding component instance block -- ggm:cogen:shifterReal_dyn:1.0 - shifterReal_dyn_0
Adding component instance block -- ggm:cogen:shifterReal_dyn:1.0 - shifterReal_dyn_1
Successfully read diagram <double_iq_pid_vco> from BD file </home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7006.109 ; gain = 0.000 ; free physical = 943 ; free virtual = 11469
set_property location {10 3100 1310} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1320} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1310} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1320} [get_bd_cells mixer_sin_2]
delete_bd_objs [get_bd_intf_nets dds1_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds1_f0/data_out] [get_bd_intf_pins demod1_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets dds2_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds2_f0/data_out] [get_bd_intf_pins demod2_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets shifterReal_dyn_1_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data2_out]
connect_bd_intf_net [get_bd_intf_pins pidv3_axi_1/data_in] [get_bd_intf_pins shifterReal_dyn_1/data_out]
delete_bd_objs [get_bd_intf_nets shifterReal_dyn_0_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
connect_bd_intf_net [get_bd_intf_pins pidv3_axi_0/data_in] [get_bd_intf_pins shifterReal_dyn_0/data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data1_out]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_2/data2_out] [get_bd_intf_pins dupplReal_1_to_2_3/data_in]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal:1.0 dupplReal_0
endgroup
set_property location {7 2277 520} [get_bd_cells dupplReal_0]
set_property -dict [list CONFIG.NB_OUTPUT {3} CONFIG.DATA_SIZE {40}] [get_bd_cells dupplReal_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_4_data1_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_4_data2_out]
startgroup
set_property -dict [list CONFIG.DATA_SIZE {40}] [get_bd_cells dataReal_to_ram_fast]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {40}] [get_bd_cells dataReal_to_ram_slow]
endgroup
delete_bd_objs [get_bd_intf_nets dds1_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds1_f0/data_out] [get_bd_intf_pins dupplReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data2_out] [get_bd_intf_pins meanReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data3_out] [get_bd_intf_pins meanReal_2/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data1_out] [get_bd_intf_pins demod1_nco/pinc_in]
set_property location {9 2999 241} [get_bd_cells dupplReal_0]
copy_bd_objs /  [get_bd_cells {dupplReal_0}]
set_property location {9 2974 388} [get_bd_cells dupplReal_1]
delete_bd_objs [get_bd_intf_nets dds2_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds2_f0/data_out] [get_bd_intf_pins dupplReal_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1/data1_out] [get_bd_intf_pins demod2_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data2_out]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_2]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data2_out]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_4]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_3_data1_out] [get_bd_intf_nets dupplReal_1_to_2_3_data2_out] [get_bd_cells dupplReal_1_to_2_3]
connect_bd_intf_net [get_bd_intf_pins meanReal_1/data_in] [get_bd_intf_pins dupplReal_1/data2_out]
connect_bd_intf_net [get_bd_intf_pins meanReal_3/data_in] [get_bd_intf_pins dupplReal_1/data3_out]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_2]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_3]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {64}] [get_bd_cells dataReal_to_ram_fast]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {64}] [get_bd_cells dataReal_to_ram_slow]
endgroup
startgroup
set_property -dict [list CONFIG.NB_ACCUM {32768} CONFIG.SHIFT {15}] [get_bd_cells meanReal_2]
endgroup
startgroup
set_property -dict [list CONFIG.NB_ACCUM {32768} CONFIG.SHIFT {15}] [get_bd_cells meanReal_3]
endgroup
startgroup
endgroup
startgroup
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ui/bd_9505d025.ui> 
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [Project 1-954] Importing /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/double_iq_pid_vco_wrapper_routed.dcp file to utils Fileset.
reset_run double_iq_pid_vco_meanReal_0_0_synth_1
reset_run double_iq_pid_vco_meanReal_1_0_synth_1
reset_run double_iq_pid_vco_meanReal_2_0_synth_1
reset_run double_iq_pid_vco_meanReal_3_0_synth_1
reset_run double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1
reset_run double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /adc1_offset/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /adc2_offset/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dataReal_to_ram_fast/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dataReal_to_ram_slow/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds1_f0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds1_nco/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds1_nco/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds1_offset/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds2_f0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds2_nco/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds2_nco/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds2_offset/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds_ampl/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds_ampl/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds_range/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /dds_range/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /demod1_nco/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /demod1_nco/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /demod2_nco/ref_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /demod2_nco/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /firReal_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /firReal_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /pidv3_axi_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /pidv3_axi_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /shifterReal_dyn_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
WARNING: [BD 41-927] Following properties on pin /shifterReal_dyn_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=125000000 
Wrote  : </home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd> 
VHDL Output written to : /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/synth/double_iq_pid_vco.v
VHDL Output written to : /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/sim/double_iq_pid_vco.v
VHDL Output written to : /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/hdl/double_iq_pid_vco_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_converters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc2_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convertComplexToReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convertComplexToReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convertComplexToReal_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convertComplexToReal_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataReal_to_ram_fast .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataReal_to_ram_slow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds1_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds1_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds2_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds2_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds2_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod1_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod2_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block firReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block firReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block meanReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block meanReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block meanReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block meanReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pidv3_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pidv3_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_dyn_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_dyn_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi/tier2_xbar_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_auto_pc_0/double_iq_pid_vco_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/hw_handoff/double_iq_pid_vco.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/hw_handoff/double_iq_pid_vco_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/synth/double_iq_pid_vco.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_iq_pid_vco_auto_pc_0, cache-ID = e2feee7b3bdab5fa; cache size = 10.062 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_iq_pid_vco_tier2_xbar_2_0, cache-ID = 007f70924b439101; cache size = 10.062 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_iq_pid_vco_tier2_xbar_1_0, cache-ID = 6fa1f58b009f6bee; cache size = 10.062 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_iq_pid_vco_tier2_xbar_0_0, cache-ID = 4e0353a7a40a8237; cache size = 10.062 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sat May 30 19:52:33 2020] Launched double_iq_pid_vco_meanReal_0_0_synth_1, double_iq_pid_vco_meanReal_1_0_synth_1, double_iq_pid_vco_meanReal_2_0_synth_1, double_iq_pid_vco_meanReal_3_0_synth_1, double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1, double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1, double_iq_pid_vco_dupplReal_0_0_synth_1, double_iq_pid_vco_dupplReal_0_1_synth_1, synth_1...
Run output will be captured here:
double_iq_pid_vco_meanReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_0_0_synth_1/runme.log
double_iq_pid_vco_meanReal_1_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_1_0_synth_1/runme.log
double_iq_pid_vco_meanReal_2_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_2_0_synth_1/runme.log
double_iq_pid_vco_meanReal_3_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_meanReal_3_0_synth_1/runme.log
double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1/runme.log
double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/runme.log
double_iq_pid_vco_dupplReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_0_synth_1/runme.log
double_iq_pid_vco_dupplReal_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/synth_1/runme.log
[Sat May 30 19:52:34 2020] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 7627.918 ; gain = 270.980 ; free physical = 1004 ; free virtual = 11122
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
get_param general.maxThreads
8
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 31 19:56:35 2020...
