// Seed: 1429915033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_1 = id_2;
  id_6(
      1
  );
  wire id_7;
  assign id_5 = -1;
  wire id_8;
  assign id_7 = id_8;
  generate
    assign id_4 = id_5;
  endgenerate
  assign id_3 = id_6;
  initial assign id_3 = !1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_8,
      id_7,
      id_5,
      id_8,
      id_7,
      id_7,
      id_7,
      id_1,
      id_8,
      id_7,
      id_4
  );
endmodule
