// Seed: 2041919150
module module_0 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd96
) (
    id_1
);
  input wire id_1;
  wire _id_2;
  wire [-1 : 1 'h0] _id_3;
  logic [1 : 1] id_4[id_3  *  id_2 : 1 'b0];
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output logic id_2,
    input wor id_3
);
  always begin : LABEL_0
    id_2 <= -1;
  end
  wire id_5, id_6;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  module_0 modCall_1 (id_20);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
