\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields}{}\section{\+\_\+hw\+\_\+rtc\+\_\+cr\+:\+:\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields Struct Reference}
\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields}\index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_aec2a155b2f48eec64efc59895b1990be}{S\+WR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab90a9a6e0ca418fedaf6776edd140bfd}{W\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a7af7d1ad1bac5039bbb368d3648e26b4}{S\+UP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a6622ff8ce84a75c0c3fb20b40d2b55f0}{UM}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a83df9924852ad443486c194fc49ef28f}{W\+PS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_adba5a30ca5550dc9f7636cd0b40e6153}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab2a94aef34e6a78b34ab968986a31f27}{O\+S\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab5ccd1ae50218c6670a4e387fec04da2}{C\+L\+KO}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a38e0f3133b1185dda33a2dc1fe191f44}{S\+C16P}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a8915f6cfda9fc867c19274d7b9135704}{S\+C8P}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_affec35fb5f9408746b88efc8d5206983}{S\+C4P}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a3d8ad5c254b7c5c0c84e8335c3948a03}{S\+C2P}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_af5a8a16c0fba3a1233eca4b958ad4aa0}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 18
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!C\+L\+KO@{C\+L\+KO}}
\index{C\+L\+KO@{C\+L\+KO}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+L\+KO}{CLKO}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+C\+L\+KO}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab5ccd1ae50218c6670a4e387fec04da2}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab5ccd1ae50218c6670a4e387fec04da2}
\mbox{[}9\mbox{]} Clock Output \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!O\+S\+CE@{O\+S\+CE}}
\index{O\+S\+CE@{O\+S\+CE}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+S\+CE}{OSCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+O\+S\+CE}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab2a94aef34e6a78b34ab968986a31f27}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab2a94aef34e6a78b34ab968986a31f27}
\mbox{[}8\mbox{]} Oscillator Enable \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_adba5a30ca5550dc9f7636cd0b40e6153}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_adba5a30ca5550dc9f7636cd0b40e6153}
\mbox{[}7\+:5\mbox{]} \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_af5a8a16c0fba3a1233eca4b958ad4aa0}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_af5a8a16c0fba3a1233eca4b958ad4aa0}
\mbox{[}31\+:14\mbox{]} \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+C16P@{S\+C16P}}
\index{S\+C16P@{S\+C16P}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C16P}{SC16P}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+C16P}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a38e0f3133b1185dda33a2dc1fe191f44}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a38e0f3133b1185dda33a2dc1fe191f44}
\mbox{[}10\mbox{]} Oscillator 16pF Load Configure \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+C2P@{S\+C2P}}
\index{S\+C2P@{S\+C2P}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C2P}{SC2P}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+C2P}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a3d8ad5c254b7c5c0c84e8335c3948a03}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a3d8ad5c254b7c5c0c84e8335c3948a03}
\mbox{[}13\mbox{]} Oscillator 2pF Load Configure \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+C4P@{S\+C4P}}
\index{S\+C4P@{S\+C4P}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C4P}{SC4P}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+C4P}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_affec35fb5f9408746b88efc8d5206983}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_affec35fb5f9408746b88efc8d5206983}
\mbox{[}12\mbox{]} Oscillator 4pF Load Configure \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+C8P@{S\+C8P}}
\index{S\+C8P@{S\+C8P}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C8P}{SC8P}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+C8P}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a8915f6cfda9fc867c19274d7b9135704}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a8915f6cfda9fc867c19274d7b9135704}
\mbox{[}11\mbox{]} Oscillator 8pF Load Configure \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+UP@{S\+UP}}
\index{S\+UP@{S\+UP}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+UP}{SUP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+UP}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a7af7d1ad1bac5039bbb368d3648e26b4}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a7af7d1ad1bac5039bbb368d3648e26b4}
\mbox{[}2\mbox{]} Supervisor Access \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!S\+WR@{S\+WR}}
\index{S\+WR@{S\+WR}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+WR}{SWR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+S\+WR}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_aec2a155b2f48eec64efc59895b1990be}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_aec2a155b2f48eec64efc59895b1990be}
\mbox{[}0\mbox{]} Software Reset \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!UM@{UM}}
\index{UM@{UM}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{UM}{UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+UM}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a6622ff8ce84a75c0c3fb20b40d2b55f0}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a6622ff8ce84a75c0c3fb20b40d2b55f0}
\mbox{[}3\mbox{]} Update Mode \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!W\+PE@{W\+PE}}
\index{W\+PE@{W\+PE}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+PE}{WPE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+W\+PE}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab90a9a6e0ca418fedaf6776edd140bfd}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_ab90a9a6e0ca418fedaf6776edd140bfd}
\mbox{[}1\mbox{]} Wakeup Pin Enable \index{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}!W\+PS@{W\+PS}}
\index{W\+PS@{W\+PS}!\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+PS}{WPS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+cr\+::\+\_\+hw\+\_\+rtc\+\_\+cr\+\_\+bitfields\+::\+W\+PS}\hypertarget{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a83df9924852ad443486c194fc49ef28f}{}\label{struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields_a83df9924852ad443486c194fc49ef28f}
\mbox{[}4\mbox{]} Wakeup Pin Select 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
