{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535529417196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535529417196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 15:56:57 2018 " "Processing started: Wed Aug 29 15:56:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535529417196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535529417196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535529417196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1535529417373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_control " "Found entity 1: pid_control" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1535529417405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/w_dale.v 1 1 " "Found 1 design units, including 1 entities, in source file source/w_dale.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_dale " "Found entity 1: w_dale" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig top.v(57) " "Verilog HDL Declaration information at top.v(57): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/top.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1535529417412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/angle_dale.v 1 1 " "Found 1 design units, including 1 entities, in source file source/angle_dale.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_dale " "Found entity 1: angle_dale" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266.v(4) " "Verilog HDL Declaration information at esp8266.v(4): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/esp8266.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1535529417414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266.v(3) " "Verilog HDL Declaration information at esp8266.v(3): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/esp8266.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1535529417415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266 " "Found entity 1: esp8266" {  } { { "source/esp8266.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/esp8266.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529417415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529417415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535529417531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:U1 " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:U1\"" {  } { { "source/top.v" "U1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:U2 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:U2\"" {  } { { "source/top.v" "U2" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_dale angle_dale:U3 " "Elaborating entity \"angle_dale\" for hierarchy \"angle_dale:U3\"" {  } { { "source/top.v" "U3" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 angle_dale.v(111) " "Verilog HDL assignment warning at angle_dale.v(111): truncated value with size 32 to match size of target (16)" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_dale.v(112) " "Verilog HDL assignment warning at angle_dale.v(112): truncated value with size 32 to match size of target (4)" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_dale.v(113) " "Verilog HDL assignment warning at angle_dale.v(113): truncated value with size 32 to match size of target (4)" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_dale.v(114) " "Verilog HDL assignment warning at angle_dale.v(114): truncated value with size 32 to match size of target (4)" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angley_g angle_dale.v(11) " "Output port \"angley_g\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angley_s angle_dale.v(11) " "Output port \"angley_s\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angley_b angle_dale.v(11) " "Output port \"angley_b\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "anglez_g angle_dale.v(11) " "Output port \"anglez_g\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "anglez_s angle_dale.v(11) " "Output port \"anglez_s\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "anglez_b angle_dale.v(11) " "Output port \"anglez_b\" at angle_dale.v(11) has no driver" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417572 "|top|angle_dale:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_dale w_dale:U4 " "Elaborating entity \"w_dale\" for hierarchy \"w_dale:U4\"" {  } { { "source/top.v" "U4" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 w_dale.v(46) " "Verilog HDL assignment warning at w_dale.v(46): truncated value with size 32 to match size of target (4)" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417573 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 w_dale.v(111) " "Verilog HDL assignment warning at w_dale.v(111): truncated value with size 32 to match size of target (16)" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 w_dale.v(112) " "Verilog HDL assignment warning at w_dale.v(112): truncated value with size 32 to match size of target (4)" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 w_dale.v(113) " "Verilog HDL assignment warning at w_dale.v(113): truncated value with size 32 to match size of target (4)" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 w_dale.v(114) " "Verilog HDL assignment warning at w_dale.v(114): truncated value with size 32 to match size of target (4)" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wy_g w_dale.v(11) " "Output port \"wy_g\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wy_s w_dale.v(11) " "Output port \"wy_s\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wy_b w_dale.v(11) " "Output port \"wy_b\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wz_g w_dale.v(11) " "Output port \"wz_g\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wz_s w_dale.v(11) " "Output port \"wz_s\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wz_b w_dale.v(11) " "Output port \"wz_b\" at w_dale.v(11) has no driver" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1535529417574 "|top|w_dale:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid_control pid_control:PID " "Elaborating entity \"pid_control\" for hierarchy \"pid_control:PID\"" {  } { { "source/top.v" "PID" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pid_control.v(39) " "Verilog HDL assignment warning at pid_control.v(39): truncated value with size 32 to match size of target (13)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pid_control.v(40) " "Verilog HDL assignment warning at pid_control.v(40): truncated value with size 32 to match size of target (14)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pid_control.v(53) " "Verilog HDL assignment warning at pid_control.v(53): truncated value with size 32 to match size of target (14)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 pid_control.v(63) " "Verilog HDL assignment warning at pid_control.v(63): truncated value with size 32 to match size of target (15)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid_control.v(67) " "Verilog HDL assignment warning at pid_control.v(67): truncated value with size 32 to match size of target (16)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid_control.v(70) " "Verilog HDL assignment warning at pid_control.v(70): truncated value with size 32 to match size of target (16)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid_control.v(71) " "Verilog HDL assignment warning at pid_control.v(71): truncated value with size 32 to match size of target (16)" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535529417576 "|top|pid_control:PID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_left " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_left\"" {  } { { "source/top.v" "pwm_left" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529417579 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "w_dale:U4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"w_dale:U4\|Mult0\"" {  } { { "source/w_dale.v" "Mult0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "w_dale:U4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"w_dale:U4\|Mult1\"" {  } { { "source/w_dale.v" "Mult1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_dale:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_dale:U4\|Div0\"" {  } { { "source/w_dale.v" "Div0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_dale:U4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_dale:U4\|Div2\"" {  } { { "source/w_dale.v" "Div2" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "angle_dale:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"angle_dale:U3\|Mult0\"" {  } { { "source/angle_dale.v" "Mult0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "angle_dale:U3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"angle_dale:U3\|Mult1\"" {  } { { "source/angle_dale.v" "Mult1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "angle_dale:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"angle_dale:U3\|Div0\"" {  } { { "source/angle_dale.v" "Div0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "angle_dale:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"angle_dale:U3\|Mod0\"" {  } { { "source/angle_dale.v" "Mod0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_dale:U4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_dale:U4\|Mod1\"" {  } { { "source/w_dale.v" "Mod1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_dale:U4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_dale:U4\|Div1\"" {  } { { "source/w_dale.v" "Div1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_dale:U4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_dale:U4\|Mod0\"" {  } { { "source/w_dale.v" "Mod0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pwm:pwm_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pwm:pwm_left\|Mult0\"" {  } { { "source/pwm.v" "Mult0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pwm:pwm_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pwm:pwm_right\|Mult0\"" {  } { { "source/pwm.v" "Mult0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pid_control:PID\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pid_control:PID\|Div0\"" {  } { { "source/pid_control.v" "Div0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "angle_dale:U3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"angle_dale:U3\|Div2\"" {  } { { "source/angle_dale.v" "Div2" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "angle_dale:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"angle_dale:U3\|Mod1\"" {  } { { "source/angle_dale.v" "Mod1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "angle_dale:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"angle_dale:U3\|Div1\"" {  } { { "source/angle_dale.v" "Div1" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420745 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1535529420745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_mult:Mult0 " "Instantiated megafunction \"w_dale:U4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420768 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529420768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529420845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529420845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529420896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529420896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult0\|altshift:external_latency_ffs w_dale:U4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_mult:Mult1 " "Instantiated megafunction \"w_dale:U4\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420908 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529420908 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core w_dale:U4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder w_dale:U4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] w_dale:U4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "w_dale:U4\|lpm_mult:Mult1\|altshift:external_latency_ffs w_dale:U4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"w_dale:U4\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_divide:Div0\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529420929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_divide:Div0 " "Instantiated megafunction \"w_dale:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529420929 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529420929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529420971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529420971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529420977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529420977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529420995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529420995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_divide:Div2\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_divide:Div2 " "Instantiated megafunction \"w_dale:U4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421093 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "angle_dale:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\"" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "angle_dale:U3\|lpm_mult:Mult1 " "Instantiated megafunction \"angle_dale:U3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421182 ""}  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core angle_dale:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder angle_dale:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] angle_dale:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "angle_dale:U3\|lpm_mult:Mult1\|altshift:external_latency_ffs angle_dale:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"angle_dale:U3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "angle_dale:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_divide:Div0\"" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "angle_dale:U3\|lpm_divide:Div0 " "Instantiated megafunction \"angle_dale:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421237 ""}  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "angle_dale:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_divide:Mod0\"" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "angle_dale:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"angle_dale:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421245 ""}  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_divide:Mod1\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_divide:Mod1 " "Instantiated megafunction \"w_dale:U4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421319 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_divide:Div1\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_divide:Div1 " "Instantiated megafunction \"w_dale:U4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421372 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "w_dale:U4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"w_dale:U4\|lpm_divide:Mod0\"" {  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_dale:U4\|lpm_divide:Mod0 " "Instantiated megafunction \"w_dale:U4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421438 ""}  } { { "source/w_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:pwm_left\|lpm_mult:Mult0 " "Instantiated megafunction \"pwm:pwm_left\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421447 ""}  } { { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:pwm_left\|lpm_mult:Mult0\|altshift:external_latency_ffs pwm:pwm_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pwm:pwm_left\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/pwm.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pid_control:PID\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pid_control:PID\|lpm_divide:Div0\"" {  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pid_control:PID\|lpm_divide:Div0 " "Instantiated megafunction \"pid_control:PID\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421526 ""}  } { { "source/pid_control.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_o0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_abs_1v9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535529421624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535529421624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "angle_dale:U3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_divide:Div2\"" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "angle_dale:U3\|lpm_divide:Div2 " "Instantiated megafunction \"angle_dale:U3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421630 ""}  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "angle_dale:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"angle_dale:U3\|lpm_divide:Mod1\"" {  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529421639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "angle_dale:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"angle_dale:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535529421639 ""}  } { { "source/angle_dale.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535529421639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1535529422122 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1535529422153 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1535529422153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "D:/Data/FPGA/fenglibai(UART)/Code/source/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535529422957 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1535529422957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535529423103 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1535529424396 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[1\]~14 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[1\]~14" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[1\]~14 " "Logic cell \"w_dale:U4\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[1\]~14" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"w_dale:U4\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"w_dale:U4\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[1\]~14 " "Logic cell \"angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[1\]~14" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16 " "Logic cell \"angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16 " "Logic cell \"angle_dale:U3\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[1\]~14 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[1\]~14" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~16 " "Logic cell \"angle_dale:U3\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~16\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~16" { Text "D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424404 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1535529424404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/FPGA/fenglibai(UART)/Code/output_files/lcd1602.map.smsg " "Generated suppressed messages file D:/Data/FPGA/fenglibai(UART)/Code/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1535529424485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535529424637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535529424637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2536 " "Implemented 2536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535529424772 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535529424772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2518 " "Implemented 2518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535529424772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535529424772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535529424793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 15:57:04 2018 " "Processing ended: Wed Aug 29 15:57:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535529424793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535529424793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535529424793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535529424793 ""}
