// Seed: 2514377773
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input logic id_3,
    input wire id_4,
    output tri0 id_5,
    output wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input logic id_11
    , id_18, id_19,
    output tri id_12,
    output wor id_13,
    input tri1 id_14
    , id_20,
    output tri0 id_15,
    input wor id_16
);
  wire id_21 = 1;
  always if ($display(id_7)) @(1 or id_2) {1, id_3, id_11} <= 1'b0;
  module_0();
  wire id_22;
  wire id_23;
endmodule
