Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec  1 21:45:25 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gf2mz_top_timing_summary_routed.rpt -pb gf2mz_top_timing_summary_routed.pb -rpx gf2mz_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gf2mz_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                 5760        0.033        0.000                      0                 5760        1.818        0.000                       0                  2631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.381}        4.762           209.996         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.046        0.000                      0                 5760        0.033        0.000                      0                 5760        1.818        0.000                       0                  2631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 mul21/a_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul21/c_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.318ns (30.440%)  route 3.012ns (69.560%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.270 - 4.762 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.935     5.146    mul21/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  mul21/a_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  mul21/a_reg[75]/Q
                         net (fo=67, routed)          1.832     7.397    mul21/a_reg_n_0_[75]
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.323     7.720 r  mul21/c[42]_i_7__6/O
                         net (fo=1, routed)           0.454     8.175    mul21/c[42]_i_7__6_n_0
    SLICE_X49Y113        LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  mul21/c[42]_i_5__6/O
                         net (fo=1, routed)           0.427     8.930    mul21/c[42]_i_5__6_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I5_O)        0.124     9.054 r  mul21/c[42]_i_3__6/O
                         net (fo=1, routed)           0.298     9.352    mul21/c[42]_i_3__6_n_0
    SLICE_X51Y114        LUT6 (Prop_lut6_I1_O)        0.124     9.476 r  mul21/c[42]_i_1__6/O
                         net (fo=1, routed)           0.000     9.476    mul21/c[42]_i_1__6_n_0
    SLICE_X51Y114        FDRE                                         r  mul21/c_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.545     9.270    mul21/clk_IBUF_BUFG
    SLICE_X51Y114        FDRE                                         r  mul21/c_reg[42]/C
                         clock pessimism              0.256     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X51Y114        FDRE (Setup_fdre_C_D)        0.031     9.522    mul21/c_reg[42]
  -------------------------------------------------------------------
                         required time                          9.522    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul21/b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.578ns (54.182%)  route 2.180ns (45.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.535 - 4.762 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.708     4.918    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  mem_B/mem_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.372 r  mem_B/mem_reg_1/DOADO[8]
                         net (fo=3, routed)           2.180     9.552    mem_B/doa[44]
    SLICE_X25Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.676 r  mem_B/b[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.676    mul21/mul10_op_b[44]
    SLICE_X25Y99         FDRE                                         r  mul21/b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.811     9.535    mul21/clk_IBUF_BUFG
    SLICE_X25Y99         FDRE                                         r  mul21/b_reg[22]/C
                         clock pessimism              0.256     9.792    
                         clock uncertainty           -0.035     9.756    
    SLICE_X25Y99         FDRE (Setup_fdre_C_D)        0.029     9.785    mul21/b_reg[22]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 mem_A/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul22/a_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 2.578ns (60.269%)  route 1.699ns (39.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.270 - 4.762 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.887     5.097    mem_A/clk_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  mem_A/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.551 r  mem_A/mem_reg_0/DOADO[0]
                         net (fo=3, routed)           1.699     9.251    mul22/do[0]
    SLICE_X50Y114        LUT4 (Prop_lut4_I0_O)        0.124     9.375 r  mul22/a[66]_i_1__7/O
                         net (fo=1, routed)           0.000     9.375    mul22/a[66]_i_1__7_n_0
    SLICE_X50Y114        FDRE                                         r  mul22/a_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.545     9.270    mul22/clk_IBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  mul22/a_reg[66]/C
                         clock pessimism              0.256     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X50Y114        FDRE (Setup_fdre_C_D)        0.032     9.523    mul22/a_reg[66]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mul00/b_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul11/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.182ns (25.815%)  route 3.397ns (74.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 9.363 - 4.762 ) 
    Source Clock Delay      (SCD):    4.978ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.767     4.978    mul00/clk_IBUF_BUFG
    SLICE_X23Y107        FDRE                                         r  mul00/b_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.456     5.434 r  mul00/b_reg[66]/Q
                         net (fo=68, routed)          1.322     6.756    mul00/c_reg[6]_0[57]
    SLICE_X14Y122        LUT4 (Prop_lut4_I1_O)        0.150     6.906 r  mul00/c[13]_i_6__7/O
                         net (fo=20, routed)          0.945     7.851    mul00/shift_5/px_k3[5]
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.328     8.179 r  mul00/c[14]_i_5__1/O
                         net (fo=1, routed)           0.151     8.330    mul00/c[14]_i_5__1_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.124     8.454 r  mul00/c[14]_i_2__3/O
                         net (fo=1, routed)           0.978     9.433    mul00/c[14]_i_2__3_n_0
    SLICE_X18Y127        LUT5 (Prop_lut5_I0_O)        0.124     9.557 r  mul00/c[14]_i_1__3/O
                         net (fo=1, routed)           0.000     9.557    mul11/D[13]
    SLICE_X18Y127        FDRE                                         r  mul11/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.638     9.363    mul11/clk_IBUF_BUFG
    SLICE_X18Y127        FDRE                                         r  mul11/c_reg[14]/C
                         clock pessimism              0.328     9.691    
                         clock uncertainty           -0.035     9.656    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.077     9.733    mul11/c_reg[14]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 mul00/b_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul00/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.182ns (26.255%)  route 3.320ns (73.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 9.363 - 4.762 ) 
    Source Clock Delay      (SCD):    4.978ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.767     4.978    mul00/clk_IBUF_BUFG
    SLICE_X23Y107        FDRE                                         r  mul00/b_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.456     5.434 r  mul00/b_reg[66]/Q
                         net (fo=68, routed)          1.322     6.756    mul00/c_reg[6]_0[57]
    SLICE_X14Y122        LUT4 (Prop_lut4_I1_O)        0.150     6.906 r  mul00/c[13]_i_6__7/O
                         net (fo=20, routed)          0.893     7.800    mul00/shift_5/px_k3[5]
    SLICE_X4Y122         LUT6 (Prop_lut6_I4_O)        0.328     8.128 r  mul00/c[8]_i_7/O
                         net (fo=1, routed)           0.444     8.572    mul00/c[8]_i_7_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I4_O)        0.124     8.696 r  mul00/c[8]_i_3/O
                         net (fo=1, routed)           0.660     9.356    mul00/c[8]_i_3_n_0
    SLICE_X9Y122         LUT5 (Prop_lut5_I1_O)        0.124     9.480 r  mul00/c[8]_i_1/O
                         net (fo=1, routed)           0.000     9.480    mul00/c[8]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  mul00/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.638     9.363    mul00/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  mul00/c_reg[8]/C
                         clock pessimism              0.328     9.691    
                         clock uncertainty           -0.035     9.656    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)        0.031     9.687    mul00/c_reg[8]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 ctrl/mul_start_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul00/a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.773ns (16.619%)  route 3.878ns (83.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.540 - 4.762 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.769     4.980    ctrl/clk_IBUF_BUFG
    SLICE_X22Y100        FDRE                                         r  ctrl/mul_start_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.478     5.458 r  ctrl/mul_start_reg_replica_2/Q
                         net (fo=442, routed)         3.878     9.336    mul00/mul_start_repN_2_alias
    SLICE_X12Y89         LUT4 (Prop_lut4_I1_O)        0.295     9.631 r  mul00/a[17]_i_1/O
                         net (fo=1, routed)           0.000     9.631    mul00/a[17]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  mul00/a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.816     9.540    mul00/clk_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  mul00/a_reg[17]/C
                         clock pessimism              0.256     9.797    
                         clock uncertainty           -0.035     9.761    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)        0.079     9.840    mul00/a_reg[17]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 mul21/a_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul21/c_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.180ns (28.312%)  route 2.988ns (71.688%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.274 - 4.762 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.935     5.146    mul21/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  mul21/a_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  mul21/a_reg[74]/Q
                         net (fo=67, routed)          1.824     7.426    mul21/a_reg_n_0_[74]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.150     7.576 r  mul21/c[59]_i_7__6/O
                         net (fo=1, routed)           0.433     8.010    mul21/c[59]_i_7__6_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I4_O)        0.326     8.336 r  mul21/c[59]_i_5__6/O
                         net (fo=1, routed)           0.431     8.766    mul21/c[59]_i_5__6_n_0
    SLICE_X47Y111        LUT6 (Prop_lut6_I5_O)        0.124     8.890 r  mul21/c[59]_i_3__6/O
                         net (fo=1, routed)           0.300     9.190    mul21/c[59]_i_3__6_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I1_O)        0.124     9.314 r  mul21/c[59]_i_1__6/O
                         net (fo=1, routed)           0.000     9.314    mul21/c[59]_i_1__6_n_0
    SLICE_X49Y110        FDRE                                         r  mul21/c_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.549     9.274    mul21/clk_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  mul21/c_reg[59]/C
                         clock pessimism              0.256     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X49Y110        FDRE (Setup_fdre_C_D)        0.031     9.526    mul21/c_reg[59]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mul21/a_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul21/c_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.320ns (31.698%)  route 2.844ns (68.302%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 9.275 - 4.762 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.935     5.146    mul21/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  mul21/a_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  mul21/a_reg[75]/Q
                         net (fo=67, routed)          1.796     7.361    mul21/a_reg_n_0_[75]
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.325     7.686 r  mul21/c[48]_i_7__6/O
                         net (fo=1, routed)           0.452     8.138    mul21/c[48]_i_7__6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.328     8.466 r  mul21/c[48]_i_5__6/O
                         net (fo=1, routed)           0.162     8.628    mul21/c[48]_i_5__6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.752 r  mul21/c[48]_i_3__6/O
                         net (fo=1, routed)           0.434     9.186    mul21/c[48]_i_3__6_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I1_O)        0.124     9.310 r  mul21/c[48]_i_1__6/O
                         net (fo=1, routed)           0.000     9.310    mul21/c[48]_i_1__6_n_0
    SLICE_X47Y107        FDRE                                         r  mul21/c_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.550     9.275    mul21/clk_IBUF_BUFG
    SLICE_X47Y107        FDRE                                         r  mul21/c_reg[48]/C
                         clock pessimism              0.256     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X47Y107        FDRE (Setup_fdre_C_D)        0.031     9.527    mul21/c_reg[48]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            ctrl/B_doa_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 2.702ns (60.599%)  route 1.757ns (39.401%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.274 - 4.762 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.708     4.918    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  mem_B/mem_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.372 r  mem_B/mem_reg_1/DOADO[15]
                         net (fo=3, routed)           1.069     8.441    ctrl/doa[51]
    SLICE_X59Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.565 r  ctrl/B_doa[51]_i_2/O
                         net (fo=1, routed)           0.688     9.253    ctrl/B_doa[51]_i_2_n_0
    SLICE_X59Y104        LUT4 (Prop_lut4_I0_O)        0.124     9.377 r  ctrl/B_doa[51]_i_1/O
                         net (fo=1, routed)           0.000     9.377    ctrl/B_doa[51]_i_1_n_0
    SLICE_X59Y104        FDRE                                         r  ctrl/B_doa_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.549     9.274    ctrl/clk_IBUF_BUFG
    SLICE_X59Y104        FDRE                                         r  ctrl/B_doa_reg[51]/C
                         clock pessimism              0.328     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X59Y104        FDRE (Setup_fdre_C_D)        0.029     9.596    ctrl/B_doa_reg[51]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 mul21/a_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mul21/c_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk rise@4.762ns - clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.952ns (22.662%)  route 3.249ns (77.338%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.272 - 4.762 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.935     5.146    mul21/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  mul21/a_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  mul21/a_reg[74]/Q
                         net (fo=67, routed)          1.824     7.426    mul21/a_reg_n_0_[74]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  mul21/c[60]_i_7__6/O
                         net (fo=1, routed)           0.402     7.952    mul21/c[60]_i_7__6_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  mul21/c[60]_i_5__6/O
                         net (fo=1, routed)           0.526     8.602    mul21/c[60]_i_5__6_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  mul21/c[60]_i_3__6/O
                         net (fo=1, routed)           0.496     9.223    mul21/c[60]_i_3__6_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.347 r  mul21/c[60]_i_1__6/O
                         net (fo=1, routed)           0.000     9.347    mul21/c[60]_i_1__6_n_0
    SLICE_X46Y112        FDRE                                         r  mul21/c_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.762     4.762 r  
    Y4                                                0.000     4.762 r  clk (IN)
                         net (fo=0)                   0.000     4.762    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867     5.629 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     7.633    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        1.547     9.272    mul21/clk_IBUF_BUFG
    SLICE_X46Y112        FDRE                                         r  mul21/c_reg[60]/C
                         clock pessimism              0.256     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.077     9.570    mul21/c_reg[60]
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_3/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.580     1.511    ctrl/clk_IBUF_BUFG
    SLICE_X63Y107        FDRE                                         r  ctrl/B_dob_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ctrl/B_dob_reg[132]/Q
                         net (fo=1, routed)           0.106     1.758    mem_B/dib[132]
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.894     2.076    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.505     1.571    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     1.726    mem_B/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_1/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.581     1.512    ctrl/clk_IBUF_BUFG
    SLICE_X63Y105        FDRE                                         r  ctrl/B_dob_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ctrl/B_dob_reg[47]/Q
                         net (fo=1, routed)           0.106     1.759    mem_B/dib[47]
    RAMB36_X3Y20         RAMB36E1                                     r  mem_B/mem_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.895     2.077    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  mem_B/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.505     1.572    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.727    mem_B/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_4/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.582     1.513    ctrl/clk_IBUF_BUFG
    SLICE_X43Y114        FDRE                                         r  ctrl/B_dob_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ctrl/B_dob_reg[173]/Q
                         net (fo=1, routed)           0.108     1.762    mem_B/dib[173]
    RAMB36_X2Y22         RAMB36E1                                     r  mem_B/mem_reg_4/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.897     2.079    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  mem_B/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.505     1.574    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     1.729    mem_B/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_3/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.581     1.512    ctrl/clk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  ctrl/B_dob_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ctrl/B_dob_reg[124]/Q
                         net (fo=1, routed)           0.106     1.759    mem_B/dib[124]
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.894     2.076    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.505     1.571    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     1.726    mem_B/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_3/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.580     1.511    ctrl/clk_IBUF_BUFG
    SLICE_X63Y108        FDRE                                         r  ctrl/B_dob_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ctrl/B_dob_reg[129]/Q
                         net (fo=1, routed)           0.108     1.760    mem_B/dib[129]
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.894     2.076    mem_B/clk_IBUF_BUFG
    RAMB36_X3Y21         RAMB36E1                                     r  mem_B/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.505     1.571    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     1.726    mem_B/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_2/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.587     1.518    ctrl/clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  ctrl/B_doa_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ctrl/B_doa_reg[86]/Q
                         net (fo=1, routed)           0.107     1.766    mem_B/dia[86]
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.899     2.081    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.576    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.731    mem_B/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_2/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.587     1.518    ctrl/clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  ctrl/B_doa_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ctrl/B_doa_reg[96]/Q
                         net (fo=1, routed)           0.107     1.766    mem_B/dia[96]
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.899     2.081    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.576    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.731    mem_B/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_2/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.587     1.518    ctrl/clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  ctrl/B_doa_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ctrl/B_doa_reg[98]/Q
                         net (fo=1, routed)           0.107     1.766    mem_B/dia[98]
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.899     2.081    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.576    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.731    mem_B/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_2/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.587     1.518    ctrl/clk_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  ctrl/B_dob_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ctrl/B_dob_reg[78]/Q
                         net (fo=1, routed)           0.108     1.767    mem_B/dib[78]
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.900     2.082    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.505     1.577    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.732    mem_B/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Destination:            mem_B/mem_reg_2/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.381ns period=4.762ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.587     1.518    ctrl/clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  ctrl/B_doa_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ctrl/B_doa_reg[102]/Q
                         net (fo=1, routed)           0.108     1.767    mem_B/dia[102]
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=2630, routed)        0.899     2.081    mem_B/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  mem_B/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.576    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.731    mem_B/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.381 }
Period(ns):         4.762
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.762       1.818      RAMB18_X0Y38   mem_A/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.762       1.818      RAMB18_X0Y38   mem_A/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.762       1.818      RAMB18_X3Y47   mem_C/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.762       1.818      RAMB18_X3Y47   mem_C/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.762       1.818      RAMB18_X0Y40   mem_A/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.762       1.818      RAMB18_X0Y40   mem_A/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.762       1.818      RAMB36_X3Y20   mem_B/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.762       1.818      RAMB36_X3Y20   mem_B/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.762       1.818      RAMB36_X3Y21   mem_B/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.762       1.818      RAMB36_X3Y21   mem_B/mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X43Y102  ctrl/B_dob_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X46Y104  ctrl/B_dob_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X46Y102  ctrl/B_dob_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X44Y103  ctrl/B_dob_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X46Y101  ctrl/B_dob_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X51Y102  ctrl/B_dob_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X13Y116  mul11/a_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X37Y94   mul20/c_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X37Y94   mul20/c_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X34Y94   mul20/c_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X23Y99   ctrl/A_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X10Y95   mul11/a_reg[49]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X7Y99    mul11/a_reg[51]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X7Y98    mul11/a_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X9Y96    mul11/a_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X12Y96   mul11/a_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X11Y96   mul11/a_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X20Y98   mul11/a_reg[63]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X19Y96   mul20/c_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.381       1.881      SLICE_X41Y90   mul21/a_reg[13]/C



