// Seed: 1381447010
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output tri0 id_2,
    output tri1 id_3,
    output logic id_4,
    input logic id_5,
    input supply1 id_6,
    input tri id_7
);
  assign id_3 = id_1 - id_1;
  module_0();
  always_latch @(posedge (id_6) or negedge 1) id_4 <= id_1;
  initial begin
    if (id_7)
      if (1)
        fork : id_9
          id_0 <= id_5;
        join_none
      else id_9 = 1;
  end
  assign id_4 = id_1 << id_1;
  logic id_10 = id_1;
  wire  id_11;
  wire  id_12;
endmodule
