/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az397-353
+ date
Wed Nov  9 16:33:23 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1668011603
+ CACTUS_STARTTIME=1668011603
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Nov 09 2022 (16:25:01)
Run date:          Nov 09 2022 (16:33:24+0000)
Run host:          fv-az397-353.digkgshymtuujfwfpq2czj2vug.jx.internal.cloudapp.net (pid=101942)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az397-353
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=5971a021-14d0-1d42-b10f-24a81961b9f0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1022-azure, OSVersion="#27~20.04.1-Ubuntu SMP Mon Oct 17 02:03:50 UTC 2022", HostName=fv-az397-353, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00355475 sec
      iterations=10000000... time=0.0318299 sec
      iterations=100000000... time=0.313793 sec
      iterations=400000000... time=1.25197 sec
      iterations=400000000... time=0.92586 sec
      result: 2.45316 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00332134 sec
      iterations=10000000... time=0.0332894 sec
      iterations=100000000... time=0.354735 sec
      iterations=300000000... time=1.00702 sec
      result: 9.53306 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00210023 sec
      iterations=10000000... time=0.0276296 sec
      iterations=100000000... time=0.211551 sec
      iterations=500000000... time=1.06344 sec
      result: 7.52278 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149502 sec
      iterations=10000... time=0.00163862 sec
      iterations=100000... time=0.0150619 sec
      iterations=1000000... time=0.1557 sec
      iterations=7000000... time=1.09194 sec
      result: 1.55991 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000455306 sec
      iterations=10000... time=0.00448556 sec
      iterations=100000... time=0.0456041 sec
      iterations=1000000... time=0.463057 sec
      iterations=2000000... time=0.942224 sec
      iterations=4000000... time=1.93634 sec
      result: 4.84086 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.99e-05 sec
      iterations=1000... time=0.000295803 sec
      iterations=10000... time=0.00297073 sec
      iterations=100000... time=0.0355277 sec
      iterations=1000000... time=0.302997 sec
      iterations=4000000... time=1.22609 sec
      result: 80.1766 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.9e-06 sec
      iterations=10... time=4.4601e-05 sec
      iterations=100... time=0.000424104 sec
      iterations=1000... time=0.00429214 sec
      iterations=10000... time=0.0438254 sec
      iterations=100000... time=0.442083 sec
      iterations=200000... time=0.877687 sec
      iterations=400000... time=1.75775 sec
      result: 44.7409 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.0601e-05 sec
      iterations=100000... time=0.000297404 sec
      iterations=1000000... time=0.00313224 sec
      iterations=10000000... time=0.0301986 sec
      iterations=100000000... time=0.312436 sec
      iterations=400000000... time=1.24496 sec
      result: 0.389051 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.4201e-05 sec
      iterations=10000... time=0.000185102 sec
      iterations=100000... time=0.00183612 sec
      iterations=1000000... time=0.0189663 sec
      iterations=10000000... time=0.188606 sec
      iterations=60000000... time=1.15971 sec
      result: 2.41607 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=5.8501e-05 sec
      iterations=1000... time=0.000583007 sec
      iterations=10000... time=0.00599737 sec
      iterations=100000... time=0.0599794 sec
      iterations=1000000... time=0.62047 sec
      iterations=2000000... time=1.21291 sec
      result: 40.524 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.401e-06 sec
      iterations=10... time=8.4201e-05 sec
      iterations=100... time=0.00084451 sec
      iterations=1000... time=0.0083105 sec
      iterations=10000... time=0.0901187 sec
      iterations=100000... time=0.858697 sec
      iterations=200000... time=1.70316 sec
      result: 23.0875 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.82e-05 sec
      iterations=10... time=0.000258003 sec
      iterations=100... time=0.00207582 sec
      iterations=1000... time=0.0220665 sec
      iterations=10000... time=0.231514 sec
      iterations=50000... time=1.0846 sec
      result: 0.0796608 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000126402 sec
      iterations=10... time=0.000762709 sec
      iterations=100... time=0.0082617 sec
      iterations=1000... time=0.0744981 sec
      iterations=10000... time=0.772626 sec
      iterations=20000... time=1.55974 sec
      result: 0.156013 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00440545 sec
      iterations=10... time=0.0423671 sec
      iterations=100... time=0.43261 sec
      iterations=300... time=1.29814 sec
      result: 0.342384 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00306694 sec
      iterations=10000000... time=0.0301988 sec
      iterations=100000000... time=0.310553 sec
      iterations=400000000... time=1.24797 sec
      iterations=400000000... time=0.929647 sec
      result: 2.51314 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00468811 sec
      iterations=10000000... time=0.0339402 sec
      iterations=100000000... time=0.339125 sec
      iterations=300000000... time=1.0084 sec
      result: 9.52006 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201322 sec
      iterations=10000000... time=0.0217336 sec
      iterations=100000000... time=0.212238 sec
      iterations=500000000... time=1.08686 sec
      result: 7.36064 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149351 sec
      iterations=10000... time=0.00148786 sec
      iterations=100000... time=0.0175658 sec
      iterations=1000000... time=0.155004 sec
      iterations=7000000... time=1.08343 sec
      result: 1.54776 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000496656 sec
      iterations=10000... time=0.00526 sec
      iterations=100000... time=0.0508534 sec
      iterations=1000000... time=0.514942 sec
      iterations=2000000... time=1.02982 sec
      result: 5.1491 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.99005e-05 sec
      iterations=1000... time=0.000295553 sec
      iterations=10000... time=0.00319173 sec
      iterations=100000... time=0.0301141 sec
      iterations=1000000... time=0.314451 sec
      iterations=3000000... time=0.913515 sec
      iterations=6000000... time=1.86137 sec
      result: 79.2192 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.9e-06 sec
      iterations=10... time=4.9701e-05 sec
      iterations=100... time=0.000477206 sec
      iterations=1000... time=0.00489816 sec
      iterations=10000... time=0.0506996 sec
      iterations=100000... time=0.511106 sec
      iterations=200000... time=1.00556 sec
      result: 39.1043 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.25e-06 sec
      iterations=10000... time=3.03e-05 sec
      iterations=100000... time=0.000297653 sec
      iterations=1000000... time=0.00303198 sec
      iterations=10000000... time=0.0320664 sec
      iterations=100000000... time=0.311868 sec
      iterations=400000000... time=1.24597 sec
      result: 0.389366 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0751e-05 sec
      iterations=10000... time=0.000185551 sec
      iterations=100000... time=0.00187097 sec
      iterations=1000000... time=0.01907 sec
      iterations=10000000... time=0.191049 sec
      iterations=60000000... time=1.18575 sec
      result: 2.4703 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.0505e-06 sec
      iterations=10... time=5.05e-06 sec
      iterations=100... time=4.57e-05 sec
      iterations=1000... time=0.000452353 sec
      iterations=10000... time=0.00461299 sec
      iterations=100000... time=0.0470608 sec
      iterations=1000000... time=0.494874 sec
      iterations=2000000... time=0.954432 sec
      iterations=4000000... time=1.89561 sec
      result: 51.8587 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.45e-06 sec
      iterations=10... time=8.3901e-05 sec
      iterations=100... time=0.000904661 sec
      iterations=1000... time=0.00941756 sec
      iterations=10000... time=0.0849845 sec
      iterations=100000... time=0.860874 sec
      iterations=200000... time=1.73685 sec
      result: 22.6395 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=2.925e-05 sec
      iterations=100... time=0.000277253 sec
      iterations=1000... time=0.00249018 sec
      iterations=10000... time=0.0264605 sec
      iterations=100000... time=0.258055 sec
      iterations=400000... time=1.04954 sec
      result: 0.277837 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.435e-05 sec
      iterations=10... time=0.000117452 sec
      iterations=100... time=0.00116596 sec
      iterations=1000... time=0.0118976 sec
      iterations=10000... time=0.126433 sec
      iterations=90000... time=1.13923 sec
      result: 0.460732 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00129081 sec
      iterations=10... time=0.0109547 sec
      iterations=100... time=0.113778 sec
      iterations=1000... time=1.14271 sec
      result: 1.29652 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Nov  9 16:34:22 UTC 2022
+ echo Done.
Done.
  Elapsed time: 59.7 s
