INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/UP_Down_Counter/UpDownSyncCounter/UpDownSyncCounter.srcs/sources_1/new/UpDownSyncCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UpDownSyncCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/UP_Down_Counter/UpDownSyncCounter/UpDownSyncCounter.srcs/sources_1/imports/new/ff_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ff_d
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/UP_Down_Counter/UpDownSyncCounter/UpDownSyncCounter.srcs/sim_1/imports/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
