parent	,	V_39
ENOMEM	,	V_46
of_find_property	,	F_31
pu_domain	,	V_57
GPC_PGC_CPU_PDN	,	V_9
"%s: no parent, giving up\n"	,	L_1
pu	,	V_58
hwirq	,	V_21
writel_relaxed	,	F_2
imx6q_pu_domain	,	V_70
imx_gpc_post_resume	,	F_7
irq_domain_alloc_irqs_parent	,	F_21
"%s: failed to enable regulator: %d\n"	,	L_6
dev	,	V_67
pr_warn	,	F_32
generic_pm_domain	,	V_49
clk_put	,	F_49
GPU_VPU_PDN_REQ	,	V_56
irq_domain	,	V_25
imx_gpc_init	,	F_22
devm_regulator_get_optional	,	F_52
val	,	V_24
imx_gpc_set_arm_power_down_timing	,	F_3
clk	,	V_63
imx_gpc_set_arm_power_up_timing	,	F_1
gpc_wake_irqs	,	V_16
regulator_disable	,	F_37
imx_gpc_irq_unmask	,	F_13
irq_chip_unmask_parent	,	F_14
node	,	V_41
full_name	,	V_43
"%s: unable to obtain parent domain\n"	,	L_2
__func__	,	V_61
domain	,	V_32
pr_err	,	F_23
of_node	,	V_71
device	,	V_66
irq_data	,	V_17
ENODEV	,	V_44
of_clk_get	,	F_43
pm_genpd_init	,	F_47
nr_irqs	,	V_34
"Outdated DT detected, suspend/resume will NOT work\n"	,	L_5
imx_gpc_probe	,	F_50
"fsl,imx6q-gpc"	,	L_3
"pu"	,	L_9
device_node	,	V_40
GPC_PGC_SW_SHIFT	,	V_4
power_off	,	V_8
irq_hw_number_t	,	T_3
imx6q_pm_pu_power_off	,	F_35
GPC_MAX_IRQS	,	V_37
gpc_saved_imrs	,	V_15
clk_prepare_enable	,	F_40
irq_domain_add_hierarchy	,	F_27
imx6q_pm_pu_power_on	,	F_38
sw	,	V_2
d	,	V_18
parent_fwspec	,	V_36
imx_gpc_chip	,	V_38
i	,	V_13
irq	,	V_33
GPC_PGC_CPU_PUPSCR	,	V_6
EINVAL	,	V_30
imx_gpc_check_dt	,	F_29
__init	,	T_4
of_iomap	,	F_25
of_property_read_bool	,	F_51
irq_chip_mask_parent	,	F_16
platform_device	,	V_76
imx_gpc_onecell_data	,	V_75
data	,	V_35
iso	,	V_51
imx_gpc_domain_translate	,	F_17
imx_gpc_pre_suspend	,	F_5
__iomem	,	T_2
IS_ENABLED	,	F_46
GPC_PGC_CPU_PDNSCR	,	V_7
of_genpd_add_provider_onecell	,	F_48
imx_gpc_set_arm_power_in_lpm	,	F_4
imx_gpc_domain_alloc	,	F_19
pdev	,	V_77
u32	,	T_1
sw2iso	,	V_1
reg	,	V_23
imx_gpc_genpd_init	,	F_42
fwnode	,	V_28
genpd	,	V_50
imx_gpc_hwirq_unmask	,	F_11
ret	,	V_60
reg_imr1	,	V_11
param_count	,	V_29
"interrupt-controller"	,	L_4
CONFIG_PM_GENERIC_DOMAINS	,	V_74
"#power-domain-cells"	,	L_8
GPC_PGC_GPU_PDN	,	V_54
platform_driver_register	,	F_55
GPU_VPU_PUP_REQ	,	V_65
GPC_PGC_SW2ISO_SHIFT	,	V_3
clk_err	,	V_73
PTR_ERR	,	F_53
"more than %d clocks\n"	,	L_7
ndelay	,	F_34
imx_gpc_domain_ops	,	V_47
readl_relaxed	,	F_6
imx_gpc_irq_set_wake	,	F_8
imx_gpc_restore_all	,	F_10
regulator	,	V_68
imx_gpc_driver	,	V_78
idx	,	V_20
imx_gpc_irq_mask	,	F_15
parent_domain	,	V_42
imx_pgc_init	,	F_54
iounmap	,	F_28
np	,	V_48
ENXIO	,	V_45
iso2sw	,	V_52
num_clks	,	V_62
imx_gpc_mask_all	,	F_9
dev_err	,	F_45
GPC_PGC_GPU_PDNSCR	,	V_53
GPC_PGC_GPU_PUPSCR	,	V_64
arm_power_off	,	V_10
param	,	V_31
of_find_compatible_node	,	F_30
GPC_CLK_MAX	,	V_72
GPC_CNTR	,	V_55
imx_gpc_hwirq_mask	,	F_12
fwspec	,	V_27
on	,	V_19
mask	,	V_22
pu_reg	,	V_69
is_of_node	,	F_18
WARN_ON	,	F_26
clk_disable_unprepare	,	F_41
"failed to get pu regulator: %d\n"	,	L_10
IMR_NUM	,	V_14
container_of	,	F_36
_imx6q_pm_pu_power_off	,	F_33
regulator_enable	,	F_39
gpc_base	,	V_5
irq_fwspec	,	V_26
irq_find_host	,	F_24
GPC_IMR1	,	V_12
irq_domain_set_hwirq_and_chip	,	F_20
base	,	V_59
IS_ERR	,	F_44
