{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1756218631233 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de1-picorv32-wb-soc_0 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"de1-picorv32-wb-soc_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756218631275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756218631325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756218631325 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk0 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3385 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1756218631426 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk1 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3386 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1756218631426 ""}  } { { "altpll.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3385 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1756218631426 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756218631663 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756218631685 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1756218632050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1756218632050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1756218632050 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756218632050 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 14684 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1756218632068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 14685 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1756218632068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756218632068 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756218632090 ""}
{ "Info" "ISTA_SDC_FOUND" "src/de1-picorv32-wb-soc_0/data/de1.sdc " "Reading SDC File: 'src/de1-picorv32-wb-soc_0/data/de1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756218632877 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen\|wrapped_altpll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\]\} \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{clkgen\|wrapped_altpll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\]\} \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1756218632927 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen\|wrapped_altpll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\]\} \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{clkgen\|wrapped_altpll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\]\} \{clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1756218632927 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1756218632927 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1756218632928 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756218633004 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1756218633007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1756218633007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\] " "  41.666 clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1756218633007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\] " "  13.333 clkgen\|wrapped_altpll\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1756218633007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1756218633007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756218633007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1756218633375 ""}  } { { "altpll.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll_wb_clkgen:clkgen|wrapped_altpll:wrapped_altpll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3385 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756218633375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""}  } { { "altpll.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll_wb_clkgen:clkgen|wrapped_altpll:wrapped_altpll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3385 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756218633382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_wb_clkgen:clkgen\|wb_rst_shr\[15\]  " "Automatically promoted node altpll_wb_clkgen:clkgen\|wb_rst_shr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_ack " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_ack" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 68 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 2903 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 44 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 2531 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_read_ack " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_read_ack" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 67 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_read_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 2905 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|gpio:gpio0\|wb_ack_o " "Destination node picorv32_wb_soc:soc\|gpio:gpio0\|wb_ack_o" {  } { { "src/gpio_0/gpio.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/gpio_0/gpio.v" 28 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|gpio:gpio0|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 1833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_ack " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_ack" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 68 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 44 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_read_ack " "Destination node picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_read_ack" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 67 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_read_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|latched_store " "Destination node picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|latched_store" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1181 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 1551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|latched_branch " "Destination node picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|latched_branch" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1183 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 1553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\|pcpi_wr " "Destination node picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\|pcpi_wr" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2357 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1756218633382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1756218633382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1756218633382 ""}  } { { "src/altera_clkgen_0/altpll_wb_clkgen.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altpll_wb_clkgen.v" 65 -1 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll_wb_clkgen:clkgen|wb_rst_shr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 3394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756218633382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756218634183 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756218634193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756218634194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756218634204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756218634215 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756218634223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756218634223 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756218634230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756218634456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1756218634464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756218634464 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[0\] " "Ignored I/O standard assignment to node \"gpio0_io\[0\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[1\] " "Ignored I/O standard assignment to node \"gpio0_io\[1\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[2\] " "Ignored I/O standard assignment to node \"gpio0_io\[2\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[3\] " "Ignored I/O standard assignment to node \"gpio0_io\[3\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[4\] " "Ignored I/O standard assignment to node \"gpio0_io\[4\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[5\] " "Ignored I/O standard assignment to node \"gpio0_io\[5\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[6\] " "Ignored I/O standard assignment to node \"gpio0_io\[6\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "gpio0_io\[7\] " "Ignored I/O standard assignment to node \"gpio0_io\[7\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[0\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[0\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[1\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[1\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[2\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[2\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[3\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[3\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[4\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[4\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[5\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[5\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[6\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[6\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[7\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[7\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[8\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[8\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led_r_pad_o\[9\] " "Ignored I/O standard assignment to node \"led_r_pad_o\[9\]\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rst_n_pad_i " "Ignored I/O standard assignment to node \"rst_n_pad_i\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst_n_pad_i" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "sd_clk_pad_o " "Ignored I/O standard assignment to node \"sd_clk_pad_o\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_clk_pad_o" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "sd_cmd_pad_o " "Ignored I/O standard assignment to node \"sd_cmd_pad_o\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_cmd_pad_o" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "sd_dat3_pad_o " "Ignored I/O standard assignment to node \"sd_dat3_pad_o\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_dat3_pad_o" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "sd_dat_pad_i " "Ignored I/O standard assignment to node \"sd_dat_pad_i\"" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_dat_pad_i" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218634624 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1756218634624 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[0\] " "Node \"gpio0_io\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[1\] " "Node \"gpio0_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[2\] " "Node \"gpio0_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[3\] " "Node \"gpio0_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[4\] " "Node \"gpio0_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[5\] " "Node \"gpio0_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[6\] " "Node \"gpio0_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0_io\[7\] " "Node \"gpio0_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "gpio0_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[0\] " "Node \"led_r_pad_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[1\] " "Node \"led_r_pad_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[2\] " "Node \"led_r_pad_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[3\] " "Node \"led_r_pad_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[4\] " "Node \"led_r_pad_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[5\] " "Node \"led_r_pad_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[6\] " "Node \"led_r_pad_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[7\] " "Node \"led_r_pad_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[8\] " "Node \"led_r_pad_o\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_r_pad_o\[9\] " "Node \"led_r_pad_o\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "led_r_pad_o\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n_pad_i " "Node \"rst_n_pad_i\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst_n_pad_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk_pad_o " "Node \"sd_clk_pad_o\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_clk_pad_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd_pad_o " "Node \"sd_cmd_pad_o\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_cmd_pad_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3_pad_o " "Node \"sd_dat3_pad_o\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_dat3_pad_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat_pad_i " "Node \"sd_dat_pad_i\" is assigned to location or region, but does not exist in design" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd_dat_pad_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1756218634626 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1756218634626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756218634628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756218639628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756218647915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756218647970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756218663344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756218663344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756218664462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1756218670401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756218670401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756218675705 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.98 " "Total time spent on timing analysis during the Fitter is 4.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1756218675903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756218675922 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[0\] 0 " "Pin \"sdram_dq_pad_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[1\] 0 " "Pin \"sdram_dq_pad_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[2\] 0 " "Pin \"sdram_dq_pad_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[3\] 0 " "Pin \"sdram_dq_pad_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[4\] 0 " "Pin \"sdram_dq_pad_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[5\] 0 " "Pin \"sdram_dq_pad_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[6\] 0 " "Pin \"sdram_dq_pad_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[7\] 0 " "Pin \"sdram_dq_pad_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[8\] 0 " "Pin \"sdram_dq_pad_io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[9\] 0 " "Pin \"sdram_dq_pad_io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[10\] 0 " "Pin \"sdram_dq_pad_io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[11\] 0 " "Pin \"sdram_dq_pad_io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[12\] 0 " "Pin \"sdram_dq_pad_io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[13\] 0 " "Pin \"sdram_dq_pad_io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[14\] 0 " "Pin \"sdram_dq_pad_io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dq_pad_io\[15\] 0 " "Pin \"sdram_dq_pad_io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad_o\[0\] 0 " "Pin \"sdram_ba_pad_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad_o\[1\] 0 " "Pin \"sdram_ba_pad_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[0\] 0 " "Pin \"sdram_a_pad_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[1\] 0 " "Pin \"sdram_a_pad_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[2\] 0 " "Pin \"sdram_a_pad_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[3\] 0 " "Pin \"sdram_a_pad_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[4\] 0 " "Pin \"sdram_a_pad_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[5\] 0 " "Pin \"sdram_a_pad_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[6\] 0 " "Pin \"sdram_a_pad_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[7\] 0 " "Pin \"sdram_a_pad_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[8\] 0 " "Pin \"sdram_a_pad_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[9\] 0 " "Pin \"sdram_a_pad_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[10\] 0 " "Pin \"sdram_a_pad_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_a_pad_o\[11\] 0 " "Pin \"sdram_a_pad_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cs_n_pad_o 0 " "Pin \"sdram_cs_n_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ras_pad_o 0 " "Pin \"sdram_ras_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cas_pad_o 0 " "Pin \"sdram_cas_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_we_pad_o 0 " "Pin \"sdram_we_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dqm_pad_o\[0\] 0 " "Pin \"sdram_dqm_pad_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_dqm_pad_o\[1\] 0 " "Pin \"sdram_dqm_pad_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cke_pad_o 0 " "Pin \"sdram_cke_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_clk_pad_o 0 " "Pin \"sdram_clk_pad_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1756218676064 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1756218676064 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756218778894 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756218779193 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756218882077 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:03:27 " "Fitter post-fit operations ending: elapsed time is 00:03:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756218882530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756218882621 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1756218882622 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1756218882660 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1756218882660 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1756218882661 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1756218882758 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/ubuntu/altera/13.0sp1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/ubuntu/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 0 0 } } { "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/ubuntu/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1756218882765 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1756218882765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/output_files/de1-picorv32-wb-soc_0.fit.smsg " "Generated suppressed messages file /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/output_files/de1-picorv32-wb-soc_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756218883435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2047 " "Peak virtual memory: 2047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1756218885376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 26 14:34:45 2025 " "Processing ended: Tue Aug 26 14:34:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1756218885376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:16 " "Elapsed time: 00:04:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1756218885376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1756218885376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756218885376 ""}
