INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/ALU/ALU.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_A.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MUX_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MUX_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Addr_Gen/Branch_Addr_Gen.srcs/sources_1/new/Branch_Address_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Address_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Cond_Gen/Branch_Cond_Gen.srcs/sources_1/new/Branch_Condition_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Condition_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Immediate Generator/Immediate Generator.srcs/sources_1/new/Immed_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/imports/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/PCregister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCregister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/RF_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/RegFile/RegFile.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sim_1/imports/new/otter_mcu_pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu_pipeline_tb
