module D_latch (input D, input Enable, output Q);

input d;
input enable;

output Q;


always @ (D or Enable)
 if(Enable)
 begin
 Q <= D;
 Qbar <= ~D;
 end
endmodule 