<stg><name>Self_attention_Pipeline_l_j3</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %sub_ln89_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln89

]]></Node>
<StgValue><ssdm name="sub_ln89_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc75.i:0 %j3_1 = load i4 %j3

]]></Node>
<StgValue><ssdm name="j3_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc75.i:1 %icmp_ln91 = icmp_eq  i4 %j3_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc75.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc75.i:3 %add_ln91 = add i4 %j3_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc75.i:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc75.i.split, void %for.inc78.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="4">
<![CDATA[
for.inc75.i.split:0 %zext_ln93 = zext i4 %j3_1

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc75.i.split:1 %add_ln93 = add i8 %sub_ln89_read, i8 %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
for.inc75.i.split:2 %zext_ln93_1 = zext i8 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc75.i.split:3 %v88_addr = getelementptr i32 %v88, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="v88_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
for.inc75.i.split:6 %v40 = load i8 %v88_addr

]]></Node>
<StgValue><ssdm name="v40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.i.split:9 %store_ln91 = store i4 %add_ln91, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
for.inc75.i.split:6 %v40 = load i8 %v88_addr

]]></Node>
<StgValue><ssdm name="v40"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75.i.split:7 %v41 = fmul i32 %v40, i32 0.125

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="27" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75.i.split:7 %v41 = fmul i32 %v40, i32 0.125

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="28" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75.i.split:7 %v41 = fmul i32 %v40, i32 0.125

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="29" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75.i.split:7 %v41 = fmul i32 %v40, i32 0.125

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
for.inc78.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc75.i.split:4 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc75.i.split:5 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc75.i.split:8 %store_ln95 = store i32 %v41, i8 %v88_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc75.i.split:10 %br_ln91 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="sub_ln89" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln89"/></StgValue>
</port>
<port id="55" name="v88" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v88"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="j3" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i8" to="sub_ln89_read" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="sub_ln89" to="sub_ln89_read" fromId="54" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="j3" to="store_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="64" from="j3" to="j3_1" fromId="10" toId="14">
</dataflow>
<dataflow id="65" from="j3_1" to="icmp_ln91" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln91" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="74" from="j3_1" to="add_ln91" fromId="14" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln91" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="icmp_ln91" to="br_ln91" fromId="15" toId="18">
</dataflow>
<dataflow id="78" from="j3_1" to="zext_ln93" fromId="14" toId="19">
</dataflow>
<dataflow id="79" from="sub_ln89_read" to="add_ln93" fromId="11" toId="20">
</dataflow>
<dataflow id="80" from="zext_ln93" to="add_ln93" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="add_ln93" to="zext_ln93_1" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="v88" to="v88_addr" fromId="55" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_83" to="v88_addr" fromId="83" toId="22">
</dataflow>
<dataflow id="85" from="zext_ln93_1" to="v88_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="86" from="v88_addr" to="v40" fromId="22" toId="23">
</dataflow>
<dataflow id="87" from="add_ln91" to="store_ln91" fromId="17" toId="24">
</dataflow>
<dataflow id="88" from="j3" to="store_ln91" fromId="10" toId="24">
</dataflow>
<dataflow id="89" from="v88_addr" to="v40" fromId="22" toId="25">
</dataflow>
<dataflow id="90" from="v40" to="v41" fromId="25" toId="26">
</dataflow>
<dataflow id="92" from="StgValue_91" to="v41" fromId="91" toId="26">
</dataflow>
<dataflow id="93" from="v40" to="v41" fromId="25" toId="27">
</dataflow>
<dataflow id="94" from="StgValue_91" to="v41" fromId="91" toId="27">
</dataflow>
<dataflow id="95" from="v40" to="v41" fromId="25" toId="28">
</dataflow>
<dataflow id="96" from="StgValue_91" to="v41" fromId="91" toId="28">
</dataflow>
<dataflow id="97" from="v40" to="v41" fromId="25" toId="29">
</dataflow>
<dataflow id="98" from="StgValue_91" to="v41" fromId="91" toId="29">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecPipeline" to="specpipeline_ln92" fromId="99" toId="30">
</dataflow>
<dataflow id="101" from="StgValue_56" to="specpipeline_ln92" fromId="56" toId="30">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specpipeline_ln92" fromId="102" toId="30">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specpipeline_ln92" fromId="102" toId="30">
</dataflow>
<dataflow id="105" from="StgValue_102" to="specpipeline_ln92" fromId="102" toId="30">
</dataflow>
<dataflow id="107" from="empty_35" to="specpipeline_ln92" fromId="106" toId="30">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="108" toId="31">
</dataflow>
<dataflow id="111" from="empty" to="specloopname_ln91" fromId="110" toId="31">
</dataflow>
<dataflow id="112" from="v41" to="store_ln95" fromId="29" toId="32">
</dataflow>
<dataflow id="113" from="v88_addr" to="store_ln95" fromId="22" toId="32">
</dataflow>
<dataflow id="114" from="icmp_ln91" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="115" from="icmp_ln91" to="StgValue_7" fromId="15" toId="7">
</dataflow>
</dataflows>


</stg>
