DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
<<<<<<< HEAD
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
=======
>>>>>>> course_upstream/main
]
instances [
(Instance
name "alien_defeated_const"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 350,0
)
(Instance
name "alien_coord_const"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 369,0
)
(Instance
name "simulation_ends"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 556,0
)
(Instance
name "U_1"
duLibraryName "tb_lib"
duName "wr_seq_tester"
elements [
]
mwi 0
uid 606,0
)
<<<<<<< HEAD
(Instance
name "U_0"
duLibraryName "alien_game_lib"
duName "c5_t1_write_sequencer"
elements [
]
mwi 0
uid 868,0
)
=======
>>>>>>> course_upstream/main
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
<<<<<<< HEAD
value "/home/mqange/DD/27/tb_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/mqange/DD/27/tb_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/mqange/DD/27/tb_lib/hds"
=======
value "P:\\digital_design\\hdl_d\\tb_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds"
>>>>>>> course_upstream/main
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
<<<<<<< HEAD
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer"
)
(vvPair
variable "d_logical"
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer"
)
(vvPair
variable "date"
value "11/11/22"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "11"
=======
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer"
)
(vvPair
variable "d_logical"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer"
)
(vvPair
variable "date"
value " 3.09.2020"
)
(vvPair
variable "day"
value "to"
)
(vvPair
variable "day_long"
value "torstai"
)
(vvPair
variable "dd"
value "03"
>>>>>>> course_upstream/main
)
(vvPair
variable "entity_name"
value "tb_write_sequencer"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
<<<<<<< HEAD
value "mqange"
)
(vvPair
variable "graphical_source_date"
value "11/11/22"
)
(vvPair
variable "graphical_source_group"
value "mqange"
)
(vvPair
variable "graphical_source_host"
value "pikkuhaikara.lin.tuni.fi"
)
(vvPair
variable "graphical_source_time"
value "15:18:05"
)
(vvPair
variable "group"
value "mqange"
)
(vvPair
variable "host"
value "pikkuhaikara.lin.tuni.fi"
=======
value "kayra"
)
(vvPair
variable "graphical_source_date"
value " 3.09.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WS-11696-PC"
)
(vvPair
variable "graphical_source_time"
value "12:41:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WS-11696-PC"
>>>>>>> course_upstream/main
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tb_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
<<<<<<< HEAD
value "P:/Git_stuff/27/tb_lib/work"
)
(vvPair
variable "mm"
value "11"
=======
value "$HDS_PROJECT_DIR/tb_lib/work"
)
(vvPair
variable "mm"
value "09"
>>>>>>> course_upstream/main
)
(vvPair
variable "module_name"
value "tb_write_sequencer"
)
(vvPair
variable "month"
<<<<<<< HEAD
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/mqange/DD/27/tb_lib/hds/tb_write_sequencer/struct.bd"
=======
value "syys"
)
(vvPair
variable "month_long"
value "syyskuu"
)
(vvPair
variable "p"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer\\struct.bd"
)
(vvPair
variable "p_logical"
value "P:\\digital_design\\hdl_d\\tb_lib\\hds\\tb_write_sequencer\\struct.bd"
>>>>>>> course_upstream/main
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
<<<<<<< HEAD
value "alien_game"
=======
value "new_digiharks_2k18"
>>>>>>> course_upstream/main
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
<<<<<<< HEAD
value "/opt/lintula/modelsim/10.7d/modeltech/bin"
=======
value "C:\\Apps\\MentorGraphics\\ModelSim_10.7d\\win64"
>>>>>>> course_upstream/main
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
<<<<<<< HEAD
value "15:18:05"
=======
value "12:41:32"
>>>>>>> course_upstream/main
)
(vvPair
variable "unit"
value "tb_write_sequencer"
)
(vvPair
variable "user"
<<<<<<< HEAD
value "mqange"
=======
value "kayra"
>>>>>>> course_upstream/main
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
<<<<<<< HEAD
value "2022"
)
(vvPair
variable "yy"
value "22"
=======
value "2020"
)
(vvPair
variable "yy"
value "20"
>>>>>>> course_upstream/main
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26976,47599,48121,48999"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "27176,47799,42176,48799"
=======
xt "27176,47799,36876,48799"
>>>>>>> course_upstream/main
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 21145
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48121,42001,53097,43401"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "48321,42201,53121,43201"
=======
xt "48321,42201,51321,43201"
>>>>>>> course_upstream/main
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4976
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26976,44801,48121,46199"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "27176,45000,46976,46000"
=======
xt "27176,45000,40476,46000"
>>>>>>> course_upstream/main
st "
Write Sequencer Module Testbench
"
tm "CommentText"
wrapOption 3
visibleHeight 1398
visibleWidth 21145
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,44801,26976,46199"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "22200,45000,25800,46000"
=======
xt "22200,45000,24300,46000"
>>>>>>> course_upstream/main
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1398
visibleWidth 4976
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48121,43401,73000,48999"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "48321,43601,72321,48601"
=======
xt "48321,43601,71021,48601"
>>>>>>> course_upstream/main
st "
Simulation ends constant allows you to choose if the 
simulation ends after 2us.
Use constants to have your module inputs to pass the 
syntax checks.
Ensure your design works, then calculate delays and test them!
"
tm "CommentText"
wrapOption 3
visibleHeight 5598
visibleWidth 24879
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53097,42001,73000,43401"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "53297,42201,59897,43201"
=======
xt "53297,42201,60997,43201"
>>>>>>> course_upstream/main
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 19903
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,42001,48121,44801"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
<<<<<<< HEAD
xt "29360,42901,40760,43901"
=======
xt "31260,42901,38860,43901"
>>>>>>> course_upstream/main
st "
Tampere University
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2800
visibleWidth 26121
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,46199,26976,47599"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "22200,46399,25200,47399"
=======
xt "22200,46399,24300,47399"
>>>>>>> course_upstream/main
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4976
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,47599,26976,48999"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "22200,47799,26400,48799"
=======
xt "22200,47799,24900,48799"
>>>>>>> course_upstream/main
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 4976
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26976,46199,48121,47599"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
<<<<<<< HEAD
xt "27176,46399,46976,47399"
=======
xt "27176,46399,39076,47399"
>>>>>>> course_upstream/main
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1400
visibleWidth 21145
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,42000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 217,0
decl (Decl
n "write_ready"
t "std_logic"
o 3
suid 7,0
)
declText (MLText
uid 218,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,9400,40500,10300"
=======
font "Courier New,8,0"
)
xt "22000,9400,41500,10200"
>>>>>>> course_upstream/main
st "SIGNAL write_ready       : std_logic"
)
)
*13 (Net
uid 239,0
decl (Decl
n "clk"
t "std_logic"
o 5
suid 10,0
)
declText (MLText
uid 240,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,4600,40500,5500"
=======
font "Courier New,8,0"
)
xt "22000,4600,41500,5400"
>>>>>>> course_upstream/main
st "SIGNAL clk               : std_logic"
)
)
*14 (Net
uid 241,0
decl (Decl
n "rst_n"
t "std_logic"
o 4
suid 11,0
)
declText (MLText
uid 242,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,6200,40500,7100"
=======
font "Courier New,8,0"
)
xt "22000,6200,41500,7000"
>>>>>>> course_upstream/main
st "SIGNAL rst_n             : std_logic"
)
)
*15 (Net
uid 253,0
decl (Decl
n "write"
t "std_logic"
o 6
suid 13,0
)
declText (MLText
uid 254,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,8600,40500,9500"
=======
font "Courier New,8,0"
)
xt "22000,8600,41500,9400"
>>>>>>> course_upstream/main
st "SIGNAL write             : std_logic"
)
)
*16 (Net
uid 265,0
decl (Decl
n "wr_done"
t "std_logic"
o 7
suid 15,0
)
declText (MLText
uid 266,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,7800,40500,8700"
=======
font "Courier New,8,0"
)
xt "22000,7800,41500,8600"
>>>>>>> course_upstream/main
st "SIGNAL wr_done           : std_logic"
)
)
*17 (Net
uid 309,0
decl (Decl
n "enable"
t "std_logic"
o 8
suid 17,0
)
declText (MLText
uid 310,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,5400,40500,6300"
=======
font "Courier New,8,0"
)
xt "22000,5400,41500,6200"
>>>>>>> course_upstream/main
st "SIGNAL enable            : std_logic"
)
)
*18 (MWC
uid 350,0
optionalChildren [
*19 (CptPort
uid 341,0
optionalChildren [
*20 (Line
uid 345,0
layer 5
sl 0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "27000,21000,27000,21000"
pts [
"27000,21000"
"27000,21000"
=======
xt "12000,35000,12000,35000"
pts [
"12000,35000"
"12000,35000"
>>>>>>> course_upstream/main
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
<<<<<<< HEAD
xt "27000,20625,27750,21375"
=======
xt "12000,34625,12750,35375"
>>>>>>> course_upstream/main
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
sl 0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "27791,20544,29791,21444"
st "dout"
ju 2
blo "29791,21244"
=======
font "arial,8,0"
)
xt "12991,34544,14791,35544"
st "dout"
ju 2
blo "14791,35344"
>>>>>>> course_upstream/main
)
s (Text
uid 359,0
sl 0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "29791,21544,29791,21544"
ju 2
blo "29791,21544"
=======
font "arial,8,0"
)
xt "14791,35544,14791,35544"
ju 2
blo "14791,35544"
>>>>>>> course_upstream/main
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 10
suid 1,0
)
)
)
*21 (CommentGraphic
uid 346,0
shape (PolyLine2D
pts [
<<<<<<< HEAD
"27000,21000"
"25000,21000"
=======
"12000,35000"
"10000,35000"
>>>>>>> course_upstream/main
]
uid 347,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
<<<<<<< HEAD
xt "25000,21000,27000,21000"
=======
xt "10000,35000,12000,35000"
>>>>>>> course_upstream/main
)
oxt "6000,7000,8000,7000"
)
*22 (CommentGraphic
uid 348,0
shape (PolyLine2D
pts [
<<<<<<< HEAD
"25000,20000"
"25000,22000"
=======
"10000,34000"
"10000,36000"
>>>>>>> course_upstream/main
]
uid 349,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
<<<<<<< HEAD
xt "25000,20000,25000,22000"
=======
xt "10000,34000,10000,36000"
>>>>>>> course_upstream/main
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 351,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
<<<<<<< HEAD
xt "25000,20000,27000,22000"
=======
xt "10000,34000,12000,36000"
>>>>>>> course_upstream/main
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 352,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 353,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "29350,19100,34850,20000"
st "moduleware"
blo "29350,19800"
=======
font "arial,8,0"
)
xt "9350,35100,14350,36100"
st "moduleware"
blo "9350,35900"
>>>>>>> course_upstream/main
)
*24 (Text
uid 354,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "29350,20100,33350,21000"
st "constval"
blo "29350,20800"
=======
font "arial,8,0"
)
xt "9350,36100,12550,37100"
st "constval"
blo "9350,36900"
>>>>>>> course_upstream/main
)
*25 (Text
uid 355,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "29350,21100,39850,22000"
st "alien_defeated_const"
blo "29350,21800"
=======
font "arial,8,0"
)
xt "9350,37100,17550,38100"
st "alien_defeated_const"
blo "9350,37900"
>>>>>>> course_upstream/main
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 356,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 357,0
text (MLText
uid 358,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "18000,400,18000,400"
=======
font "arial,8,0"
)
xt "3000,14400,3000,14400"
>>>>>>> course_upstream/main
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*26 (MWC
uid 369,0
optionalChildren [
*27 (CptPort
uid 360,0
optionalChildren [
*28 (Line
uid 364,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,39000,14000,39000"
pts [
"14000,39000"
"14000,39000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "14000,38625,14750,39375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 363,0
sl 0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "14791,38544,16791,39444"
st "dout"
ju 2
blo "16791,39244"
=======
font "arial,8,0"
)
xt "14991,38544,16791,39544"
st "dout"
ju 2
blo "16791,39344"
>>>>>>> course_upstream/main
)
s (Text
uid 378,0
sl 0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "arial,8,0"
>>>>>>> course_upstream/main
)
xt "16791,39544,16791,39544"
ju 2
blo "16791,39544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 1,0
)
)
)
*29 (CommentGraphic
uid 365,0
shape (PolyLine2D
pts [
"14000,39000"
"12000,39000"
]
uid 366,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "12000,39000,14000,39000"
)
oxt "6000,7000,8000,7000"
)
*30 (CommentGraphic
uid 367,0
shape (PolyLine2D
pts [
"12000,38000"
"12000,40000"
]
uid 368,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "12000,38000,12000,40000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 370,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "12000,38000,14000,40000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 371,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 372,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "11350,39100,16850,40000"
st "moduleware"
blo "11350,39800"
=======
font "arial,8,0"
)
xt "11350,39100,16350,40100"
st "moduleware"
blo "11350,39900"
>>>>>>> course_upstream/main
)
*32 (Text
uid 373,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "11350,40100,15350,41000"
st "constval"
blo "11350,40800"
=======
font "arial,8,0"
)
xt "11350,40100,14550,41100"
st "constval"
blo "11350,40900"
>>>>>>> course_upstream/main
)
*33 (Text
uid 374,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "11350,41100,20350,42000"
st "alien_coord_const"
blo "11350,41800"
=======
font "arial,8,0"
)
xt "11350,41100,18250,42100"
st "alien_coord_const"
blo "11350,41900"
>>>>>>> course_upstream/main
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 375,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 376,0
text (MLText
uid 377,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "arial,8,0"
>>>>>>> course_upstream/main
)
xt "5000,18400,5000,18400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*34 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*35 (Net
uid 395,0
decl (Decl
n "alien_def_const"
t "std_logic"
o 10
suid 24,0
)
declText (MLText
uid 396,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,3800,40500,4700"
=======
font "Courier New,8,0"
)
xt "22000,3800,41500,4600"
>>>>>>> course_upstream/main
st "SIGNAL alien_def_const   : std_logic"
)
)
*36 (Net
uid 397,0
decl (Decl
n "alien_coord_const"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 25,0
)
declText (MLText
uid 398,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,3000,50000,3900"
=======
font "Courier New,8,0"
)
xt "22000,3000,51500,3800"
>>>>>>> course_upstream/main
st "SIGNAL alien_coord_const : std_logic_vector(7 DOWNTO 0)"
)
)
*37 (MWC
uid 556,0
optionalChildren [
*38 (CptPort
uid 547,0
optionalChildren [
*39 (Line
uid 551,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6000,30000,6000,30000"
pts [
"6000,30000"
"6000,30000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "6000,29625,6750,30375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 550,0
sl 0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "6791,29544,8791,30444"
st "dout"
ju 2
blo "8791,30244"
=======
font "arial,8,0"
)
xt "6991,29544,8791,30544"
st "dout"
ju 2
blo "8791,30344"
>>>>>>> course_upstream/main
)
s (Text
uid 565,0
sl 0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "arial,8,0"
>>>>>>> course_upstream/main
)
xt "8791,30544,8791,30544"
ju 2
blo "8791,30544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 9
suid 1,0
)
)
)
*40 (CommentGraphic
uid 552,0
shape (PolyLine2D
pts [
"6000,30000"
"4000,30000"
]
uid 553,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "4000,30000,6000,30000"
)
oxt "6000,7000,8000,7000"
)
*41 (CommentGraphic
uid 554,0
shape (PolyLine2D
pts [
"4000,29000"
"4000,31000"
]
uid 555,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "4000,29000,4000,31000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 557,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "4000,29000,6000,31000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 558,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 559,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
)
xt "3350,30100,8850,31000"
st "moduleware"
blo "3350,30800"
=======
font "arial,8,0"
)
xt "3350,30100,8350,31100"
st "moduleware"
blo "3350,30900"
>>>>>>> course_upstream/main
)
*43 (Text
uid 560,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "3350,31100,7350,32000"
st "constval"
blo "3350,31800"
=======
font "arial,8,0"
)
xt "3350,31100,6550,32100"
st "constval"
blo "3350,31900"
>>>>>>> course_upstream/main
)
*44 (Text
uid 561,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "3350,32100,11350,33000"
st "simulation_ends"
blo "3350,32800"
=======
font "arial,8,0"
)
xt "3350,32100,9650,33100"
st "simulation_ends"
blo "3350,32900"
>>>>>>> course_upstream/main
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 562,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 563,0
text (MLText
uid 564,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "arial,8,0"
>>>>>>> course_upstream/main
)
xt "-3000,9400,-3000,9400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*45 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*46 (Net
uid 574,0
decl (Decl
n "simulation_ends"
t "std_logic"
o 9
suid 32,0
)
declText (MLText
uid 575,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
)
xt "22000,7000,40500,7900"
=======
font "Courier New,8,0"
)
xt "22000,7000,41500,7800"
>>>>>>> course_upstream/main
st "SIGNAL simulation_ends   : std_logic"
)
)
*47 (SaComponent
uid 606,0
optionalChildren [
*48 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "20000,22625,20750,23375"
=======
xt "20000,20625,20750,21375"
>>>>>>> course_upstream/main
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
)
<<<<<<< HEAD
xt "17200,22500,19000,23500"
st "clk"
ju 2
blo "19000,23300"
=======
xt "17600,20500,19000,21500"
st "clk"
ju 2
blo "19000,21300"
>>>>>>> course_upstream/main
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 4
suid 35,0
)
)
)
*49 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,20625,9000,21375"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
)
<<<<<<< HEAD
xt "10000,20500,13600,21500"
=======
xt "10000,20500,12600,21500"
>>>>>>> course_upstream/main
st "enable"
blo "10000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_logic"
o 1
suid 36,0
)
)
)
*50 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "20000,23625,20750,24375"
=======
xt "20000,21625,20750,22375"
>>>>>>> course_upstream/main
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
<<<<<<< HEAD
xt "16000,23500,19000,24500"
st "rst_n"
ju 2
blo "19000,24300"
=======
xt "16900,21500,19000,22500"
st "rst_n"
ju 2
blo "19000,22300"
>>>>>>> course_upstream/main
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 5
suid 37,0
)
)
)
*51 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,29625,9000,30375"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
)
<<<<<<< HEAD
xt "10000,29500,19600,30500"
=======
xt "10000,29500,16300,30500"
>>>>>>> course_upstream/main
st "simulation_ends"
blo "10000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "simulation_ends"
t "std_logic"
o 7
suid 38,0
)
)
)
*52 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,22625,9000,23375"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
)
<<<<<<< HEAD
xt "10000,22500,14200,23500"
=======
xt "10000,22500,13300,23500"
>>>>>>> course_upstream/main
st "wr_done"
blo "10000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_done"
t "std_logic"
o 2
suid 39,0
)
)
)
*53 (CptPort
uid 598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,21625,9000,22375"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
)
<<<<<<< HEAD
xt "10000,21500,13000,22500"
=======
xt "10000,21500,12100,22500"
>>>>>>> course_upstream/main
st "write"
blo "10000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_logic"
o 3
suid 40,0
)
)
)
*54 (CptPort
uid 602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,25625,20750,26375"
)
tg (CPTG
uid 604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 605,0
va (VaSet
)
<<<<<<< HEAD
xt "11800,25500,19000,26500"
=======
xt "14200,25500,19000,26500"
>>>>>>> course_upstream/main
st "write_ready"
ju 2
blo "19000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write_ready"
t "std_logic"
o 6
suid 41,0
)
)
)
]
shape (Rectangle
uid 607,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,20000,20000,32000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 609,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "10100,26000,13100,26900"
st "tb_lib"
blo "10100,26700"
=======
font "Arial,8,1"
)
xt "10100,26000,12600,27000"
st "tb_lib"
blo "10100,26800"
>>>>>>> course_upstream/main
tm "BdLibraryNameMgr"
)
*56 (Text
uid 610,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "10100,27000,17100,27900"
st "wr_seq_tester"
blo "10100,27700"
=======
font "Arial,8,1"
)
xt "10100,27000,15900,28000"
st "wr_seq_tester"
blo "10100,27800"
>>>>>>> course_upstream/main
tm "CptNameMgr"
)
*57 (Text
uid 611,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "10100,28000,11600,28900"
st "U_1"
blo "10100,28700"
=======
font "Arial,8,1"
)
xt "10100,28000,11900,29000"
st "U_1"
blo "10100,28800"
>>>>>>> course_upstream/main
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 612,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 613,0
text (MLText
uid 614,0
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "-8000,23000,-8000,23000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 615,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,30250,10750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
<<<<<<< HEAD
*58 (SaComponent
uid 868,0
optionalChildren [
*59 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,25625,34000,26375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "courier,8,0"
)
xt "35000,25500,41000,26400"
st "write_ready"
blo "35000,26200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "write_ready"
t "std_logic"
o 4
suid 1,0
)
)
)
*60 (CptPort
uid 836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,20625,34000,21375"
)
tg (CPTG
uid 838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 839,0
va (VaSet
font "courier,8,0"
)
xt "35000,20500,42500,21400"
st "alien_defeated"
blo "35000,21200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "alien_defeated"
t "std_logic"
o 1
suid 2,0
)
)
)
*61 (CptPort
uid 840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,22625,34000,23375"
)
tg (CPTG
uid 842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 843,0
va (VaSet
font "courier,8,0"
)
xt "35000,22500,36500,23400"
st "clk"
blo "35000,23200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 2
suid 3,0
)
)
)
*62 (CptPort
uid 844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,23625,34000,24375"
)
tg (CPTG
uid 846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 847,0
va (VaSet
font "courier,8,0"
)
xt "35000,23500,37500,24400"
st "rst_n"
blo "35000,24200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 3
suid 4,0
)
)
)
*63 (CptPort
uid 848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,29625,52750,30375"
)
tg (CPTG
uid 850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 851,0
va (VaSet
font "courier,8,0"
)
xt "40000,29500,51000,30400"
st "module_select : (1:0)"
ju 2
blo "51000,30200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "module_select"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 8
suid 5,0
)
)
)
*64 (CptPort
uid 852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,30625,52750,31375"
)
tg (CPTG
uid 854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 855,0
va (VaSet
font "courier,8,0"
)
xt "41500,30500,51000,31400"
st "gun_px_idx : (1:0)"
ju 2
blo "51000,31200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gun_px_idx"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
suid 6,0
)
)
)
*65 (CptPort
uid 856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,24625,52750,25375"
)
tg (CPTG
uid 858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 859,0
va (VaSet
font "courier,8,0"
)
xt "48500,24500,51000,25400"
st "write"
ju 2
blo "51000,25200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "write"
t "std_logic"
o 9
suid 7,0
)
)
)
*66 (CptPort
uid 860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,26625,52750,27375"
)
tg (CPTG
uid 862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 863,0
va (VaSet
font "courier,8,0"
)
xt "45500,26500,51000,27400"
st "frame_done"
ju 2
blo "51000,27200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "frame_done"
t "std_logic"
o 6
suid 8,0
)
)
)
*67 (CptPort
uid 864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,20625,52750,21375"
)
tg (CPTG
uid 866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 867,0
va (VaSet
font "courier,8,0"
)
xt "48000,20600,51000,21500"
st "enable"
ju 2
blo "51000,21300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enable"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 869,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,20000,52000,40000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 870,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 871,0
va (VaSet
font "courier,8,1"
)
xt "36200,27000,43700,27900"
st "alien_game_lib"
blo "36200,27700"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 872,0
va (VaSet
font "courier,8,1"
)
xt "36200,27900,47200,28800"
st "c5_t1_write_sequencer"
blo "36200,28600"
tm "CptNameMgr"
)
*70 (Text
uid 873,0
va (VaSet
font "courier,8,1"
)
xt "36200,28800,37700,29700"
st "U_0"
blo "36200,29500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 874,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 875,0
text (MLText
uid 876,0
va (VaSet
font "courier,8,0"
)
xt "19000,26000,19000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 877,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,38250,35750,39750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*71 (Wire
=======
*58 (Wire
>>>>>>> course_upstream/main
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "20750,26000,33250,26000"
pts [
"20750,26000"
"33250,26000"
]
)
start &54
end &59
sat 32
eat 32
=======
xt "20750,26000,25000,26000"
pts [
"20750,26000"
"25000,26000"
]
)
start &54
sat 32
eat 16
>>>>>>> course_upstream/main
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
<<<<<<< HEAD
xt "30000,25000,37200,26000"
st "write_ready"
blo "30000,25800"
=======
xt "22000,25000,26800,26000"
st "write_ready"
blo "22000,25800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &12
)
<<<<<<< HEAD
*72 (Wire
=======
*59 (Wire
>>>>>>> course_upstream/main
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "20750,24000,33250,24000"
pts [
"20750,24000"
"33250,24000"
]
)
start &50
end &62
sat 32
eat 32
=======
xt "20750,22000,25000,22000"
pts [
"20750,22000"
"25000,22000"
]
)
start &50
sat 32
eat 16
>>>>>>> course_upstream/main
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
<<<<<<< HEAD
xt "30000,23000,33000,24000"
st "rst_n"
blo "30000,23800"
=======
xt "22000,21000,24100,22000"
st "rst_n"
blo "22000,21800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &14
)
<<<<<<< HEAD
*73 (Wire
=======
*60 (Wire
>>>>>>> course_upstream/main
uid 231,0
shape (OrthoPolyLine
uid 232,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "20750,23000,33250,23000"
pts [
"20750,23000"
"23000,23000"
"33250,23000"
]
)
start &48
end &61
sat 32
eat 32
=======
xt "20750,21000,25000,21000"
pts [
"20750,21000"
"23000,21000"
"25000,21000"
]
)
start &48
sat 32
eat 16
>>>>>>> course_upstream/main
st 0
sf 1
si 0
tg (WTG
uid 237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
<<<<<<< HEAD
xt "30000,22000,31800,23000"
st "clk"
blo "30000,22800"
=======
xt "22000,20000,23400,21000"
st "clk"
blo "22000,20800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &13
)
<<<<<<< HEAD
*74 (Wire
=======
*61 (Wire
>>>>>>> course_upstream/main
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "4000,12000,63000,25000"
pts [
"52750,25000"
"63000,25000"
=======
xt "4000,12000,63000,28000"
pts [
"57000,28000"
"63000,28000"
>>>>>>> course_upstream/main
"63000,12000"
"4000,12000"
"4000,22000"
"8250,22000"
]
)
<<<<<<< HEAD
start &65
end &53
sat 32
=======
end &53
sat 16
>>>>>>> course_upstream/main
eat 32
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
)
<<<<<<< HEAD
xt "55000,24000,58000,25000"
st "write"
blo "55000,24800"
=======
xt "59000,27000,61100,28000"
st "write"
blo "59000,27800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &15
)
<<<<<<< HEAD
*75 (Wire
=======
*62 (Wire
>>>>>>> course_upstream/main
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "3000,11000,64000,27000"
pts [
"52750,27000"
"64000,27000"
=======
xt "3000,11000,64000,30000"
pts [
"57000,30000"
"64000,30000"
>>>>>>> course_upstream/main
"64000,11000"
"3000,11000"
"3000,23000"
"8250,23000"
]
)
<<<<<<< HEAD
start &66
end &52
sat 32
=======
end &52
sat 16
>>>>>>> course_upstream/main
eat 32
st 0
sf 1
si 0
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
)
<<<<<<< HEAD
xt "55000,26000,59200,27000"
st "wr_done"
blo "55000,26800"
=======
xt "59000,29000,62300,30000"
st "wr_done"
blo "59000,29800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &16
)
<<<<<<< HEAD
*76 (Wire
=======
*63 (Wire
>>>>>>> course_upstream/main
uid 301,0
shape (OrthoPolyLine
uid 302,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "5000,13000,62000,21000"
pts [
"52750,21000"
"62000,21000"
=======
xt "5000,13000,62000,26000"
pts [
"57000,26000"
"62000,26000"
>>>>>>> course_upstream/main
"62000,13000"
"5000,13000"
"5000,21000"
"8250,21000"
]
)
<<<<<<< HEAD
start &67
end &49
sat 32
=======
end &49
sat 16
>>>>>>> course_upstream/main
eat 32
st 0
sf 1
si 0
tg (WTG
uid 307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
)
<<<<<<< HEAD
xt "54000,20000,57600,21000"
st "enable"
blo "54000,20800"
=======
xt "58000,25000,60600,26000"
st "enable"
blo "58000,25800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &17
)
<<<<<<< HEAD
*77 (Wire
=======
*64 (Wire
>>>>>>> course_upstream/main
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
<<<<<<< HEAD
xt "27000,21000,33250,21000"
pts [
"27000,21000"
"33250,21000"
]
)
start &19
end &60
sat 32
eat 32
=======
xt "12000,35000,17000,35000"
pts [
"12000,35000"
"17000,35000"
]
)
start &19
sat 32
eat 16
>>>>>>> course_upstream/main
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
isHidden 1
)
<<<<<<< HEAD
xt "30000,20000,39600,21000"
st "alien_def_const"
blo "30000,20800"
=======
xt "14000,34000,20000,35000"
st "alien_def_const"
blo "14000,34800"
>>>>>>> course_upstream/main
tm "WireNameMgr"
)
)
on &35
)
<<<<<<< HEAD
*78 (Wire
=======
*65 (Wire
>>>>>>> course_upstream/main
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,39000,21000,39000"
pts [
"14000,39000"
"21000,39000"
]
)
start &27
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
<<<<<<< HEAD
xt "19000,38000,29800,39000"
=======
xt "19000,38000,25900,39000"
>>>>>>> course_upstream/main
st "alien_coord_const"
blo "19000,38800"
tm "WireNameMgr"
)
)
on &36
)
<<<<<<< HEAD
*79 (Wire
=======
*66 (Wire
>>>>>>> course_upstream/main
uid 568,0
shape (OrthoPolyLine
uid 569,0
va (VaSet
vasetType 3
)
xt "6000,30000,8250,30000"
pts [
"6000,30000"
"7000,30000"
"8250,30000"
]
)
start &38
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 572,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
isHidden 1
)
<<<<<<< HEAD
xt "4000,29000,13600,30000"
=======
xt "4000,29000,10300,30000"
>>>>>>> course_upstream/main
st "simulation_ends"
blo "4000,29800"
tm "WireNameMgr"
)
)
on &46
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
<<<<<<< HEAD
packageList *80 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*82 (MLText
uid 43,0
va (VaSet
)
xt "0,900,18000,3900"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
=======
packageList *67 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*69 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10800,3000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;"
>>>>>>> course_upstream/main
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*83 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*84 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,31500,1900"
st "Pre-module directives:"
blo "20000,1700"
)
*85 (MLText
=======
*70 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*71 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*72 (MLText
>>>>>>> course_upstream/main
uid 47,0
va (VaSet
isHidden 1
)
<<<<<<< HEAD
xt "20000,2000,32000,4000"
=======
xt "20000,2000,27600,4000"
>>>>>>> course_upstream/main
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
<<<<<<< HEAD
*86 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,32000,4900"
st "Post-module directives:"
blo "20000,4700"
)
*87 (MLText
=======
*73 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*74 (MLText
>>>>>>> course_upstream/main
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
<<<<<<< HEAD
*88 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,31500,5900"
st "End-module directives:"
blo "20000,5700"
)
*89 (MLText
=======
*75 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*76 (MLText
>>>>>>> course_upstream/main
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
<<<<<<< HEAD
windowSize "-8,41,2568,1410"
viewArea "-4200,-1100,160510,84720"
cachedDiagramExtent "0,0,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 877,0
=======
windowSize "477,295,1744,1262"
viewArea "-4200,-1100,74764,60688"
cachedDiagramExtent "0,0,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 654,0
>>>>>>> course_upstream/main
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
<<<<<<< HEAD
xt "200,200,2600,1200"
=======
xt "200,200,2100,1200"
>>>>>>> course_upstream/main
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
<<<<<<< HEAD
font "courier,8,0"
)
xt "450,2150,1450,3050"
=======
font "arial,8,0"
)
xt "500,2150,1400,3150"
>>>>>>> course_upstream/main
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
=======
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*90 (Text
va (VaSet
font "courier,8,1"
=======
*77 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
<<<<<<< HEAD
*91 (Text
va (VaSet
font "courier,8,1"
=======
*78 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
<<<<<<< HEAD
*92 (Text
va (VaSet
font "courier,8,1"
=======
*79 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*93 (Text
va (VaSet
font "courier,8,1"
=======
*80 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
<<<<<<< HEAD
*94 (Text
va (VaSet
font "courier,8,1"
=======
*81 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
<<<<<<< HEAD
*95 (Text
va (VaSet
font "courier,8,1"
=======
*82 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*96 (Text
va (VaSet
font "courier,8,1"
=======
*83 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
<<<<<<< HEAD
*97 (Text
va (VaSet
font "courier,8,1"
=======
*84 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
<<<<<<< HEAD
*98 (Text
va (VaSet
font "courier,8,1"
=======
*85 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*99 (Text
va (VaSet
font "courier,8,1"
=======
*86 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
<<<<<<< HEAD
*100 (Text
va (VaSet
font "courier,8,1"
=======
*87 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
<<<<<<< HEAD
*101 (Text
va (VaSet
font "courier,8,1"
=======
*88 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*102 (Text
va (VaSet
font "courier,8,1"
=======
*89 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
<<<<<<< HEAD
*103 (Text
va (VaSet
font "courier,8,1"
=======
*90 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
<<<<<<< HEAD
*104 (Text
va (VaSet
font "courier,8,1"
=======
*91 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*105 (Text
va (VaSet
font "courier,8,1"
=======
*92 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
<<<<<<< HEAD
*106 (Text
va (VaSet
font "courier,8,1"
=======
*93 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
<<<<<<< HEAD
xt "200,200,2600,1200"
=======
xt "200,200,2100,1200"
>>>>>>> course_upstream/main
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
=======
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
<<<<<<< HEAD
xt "0,1000,1200,2000"
=======
xt "0,1000,1000,2000"
>>>>>>> course_upstream/main
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
<<<<<<< HEAD
xt "0,-1100,17400,-100"
=======
xt "0,-1100,12500,-100"
>>>>>>> course_upstream/main
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*107 (Text
va (VaSet
font "courier,8,1"
=======
*94 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
<<<<<<< HEAD
*108 (MLText
=======
*95 (MLText
>>>>>>> course_upstream/main
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
<<<<<<< HEAD
xt "0,-1100,10800,-100"
=======
xt "0,-1100,7300,-100"
>>>>>>> course_upstream/main
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
<<<<<<< HEAD
*109 (Text
va (VaSet
font "courier,8,1"
=======
*96 (Text
va (VaSet
font "Arial,8,1"
>>>>>>> course_upstream/main
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
<<<<<<< HEAD
*110 (MLText
=======
*97 (MLText
>>>>>>> course_upstream/main
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Declarations"
blo "20000,700"
=======
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
>>>>>>> course_upstream/main
)
portLabel (Text
uid 3,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "20000,1000,23000,1900"
st "Ports:"
blo "20000,1700"
=======
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
>>>>>>> course_upstream/main
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,1"
)
xt "20000,0,24500,900"
st "Pre User:"
blo "20000,700"
=======
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
>>>>>>> course_upstream/main
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
<<<<<<< HEAD
font "courier,8,1"
)
xt "20000,2000,28500,2900"
st "Diagram Signals:"
blo "20000,2700"
=======
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
>>>>>>> course_upstream/main
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,1"
)
xt "20000,0,25500,900"
st "Post User:"
blo "20000,700"
=======
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
>>>>>>> course_upstream/main
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
<<<<<<< HEAD
font "courier,8,0"
=======
font "Courier New,8,0"
>>>>>>> course_upstream/main
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 32,0
usingSuid 1
<<<<<<< HEAD
emptyRow *111 (LEmptyRow
)
uid 54,0
optionalChildren [
*112 (RefLabelRowHdr
)
*113 (TitleRowHdr
)
*114 (FilterRowHdr
)
*115 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*116 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*117 (GroupColHdr
tm "GroupColHdrMgr"
)
*118 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*119 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*120 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*121 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*122 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*123 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*124 (LeafLogPort
=======
emptyRow *98 (LEmptyRow
)
uid 54,0
optionalChildren [
*99 (RefLabelRowHdr
)
*100 (TitleRowHdr
)
*101 (FilterRowHdr
)
*102 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*103 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*104 (GroupColHdr
tm "GroupColHdrMgr"
)
*105 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*106 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*107 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*108 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*109 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*110 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*111 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "write_ready"
t "std_logic"
o 3
suid 7,0
)
)
uid 271,0
)
<<<<<<< HEAD
*125 (LeafLogPort
=======
*112 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 5
suid 10,0
)
)
uid 273,0
)
<<<<<<< HEAD
*126 (LeafLogPort
=======
*113 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "rst_n"
t "std_logic"
o 4
suid 11,0
)
)
uid 275,0
)
<<<<<<< HEAD
*127 (LeafLogPort
=======
*114 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "write"
t "std_logic"
o 6
suid 13,0
)
)
uid 277,0
)
<<<<<<< HEAD
*128 (LeafLogPort
=======
*115 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "wr_done"
t "std_logic"
o 7
suid 15,0
)
)
uid 279,0
)
<<<<<<< HEAD
*129 (LeafLogPort
=======
*116 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "enable"
t "std_logic"
o 8
suid 17,0
)
)
uid 527,0
)
<<<<<<< HEAD
*130 (LeafLogPort
=======
*117 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "alien_def_const"
t "std_logic"
o 10
suid 24,0
)
)
uid 529,0
)
<<<<<<< HEAD
*131 (LeafLogPort
=======
*118 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "alien_coord_const"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 25,0
)
)
uid 531,0
)
<<<<<<< HEAD
*132 (LeafLogPort
=======
*119 (LeafLogPort
>>>>>>> course_upstream/main
port (LogicalPort
m 4
decl (Decl
n "simulation_ends"
t "std_logic"
o 9
suid 32,0
)
)
uid 576,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
<<<<<<< HEAD
*133 (Sheet
=======
*120 (Sheet
>>>>>>> course_upstream/main
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
)
emptyMRCItem *134 (MRCItem
litem &111
=======
font "Tahoma,10,0"
)
emptyMRCItem *121 (MRCItem
litem &98
>>>>>>> course_upstream/main
pos 9
dimension 20
)
uid 69,0
optionalChildren [
<<<<<<< HEAD
*135 (MRCItem
litem &112
=======
*122 (MRCItem
litem &99
>>>>>>> course_upstream/main
pos 0
dimension 20
uid 70,0
)
<<<<<<< HEAD
*136 (MRCItem
litem &113
=======
*123 (MRCItem
litem &100
>>>>>>> course_upstream/main
pos 1
dimension 23
uid 71,0
)
<<<<<<< HEAD
*137 (MRCItem
litem &114
=======
*124 (MRCItem
litem &101
>>>>>>> course_upstream/main
pos 2
hidden 1
dimension 20
uid 72,0
)
<<<<<<< HEAD
*138 (MRCItem
litem &124
=======
*125 (MRCItem
litem &111
>>>>>>> course_upstream/main
pos 0
dimension 20
uid 272,0
)
<<<<<<< HEAD
*139 (MRCItem
litem &125
=======
*126 (MRCItem
litem &112
>>>>>>> course_upstream/main
pos 1
dimension 20
uid 274,0
)
<<<<<<< HEAD
*140 (MRCItem
litem &126
=======
*127 (MRCItem
litem &113
>>>>>>> course_upstream/main
pos 2
dimension 20
uid 276,0
)
<<<<<<< HEAD
*141 (MRCItem
litem &127
=======
*128 (MRCItem
litem &114
>>>>>>> course_upstream/main
pos 3
dimension 20
uid 278,0
)
<<<<<<< HEAD
*142 (MRCItem
litem &128
=======
*129 (MRCItem
litem &115
>>>>>>> course_upstream/main
pos 4
dimension 20
uid 280,0
)
<<<<<<< HEAD
*143 (MRCItem
litem &129
=======
*130 (MRCItem
litem &116
>>>>>>> course_upstream/main
pos 5
dimension 20
uid 528,0
)
<<<<<<< HEAD
*144 (MRCItem
litem &130
=======
*131 (MRCItem
litem &117
>>>>>>> course_upstream/main
pos 6
dimension 20
uid 530,0
)
<<<<<<< HEAD
*145 (MRCItem
litem &131
=======
*132 (MRCItem
litem &118
>>>>>>> course_upstream/main
pos 7
dimension 20
uid 532,0
)
<<<<<<< HEAD
*146 (MRCItem
litem &132
=======
*133 (MRCItem
litem &119
>>>>>>> course_upstream/main
pos 8
dimension 20
uid 577,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
textAngle 90
)
uid 73,0
optionalChildren [
<<<<<<< HEAD
*147 (MRCItem
litem &115
=======
*134 (MRCItem
litem &102
>>>>>>> course_upstream/main
pos 0
dimension 20
uid 74,0
)
<<<<<<< HEAD
*148 (MRCItem
litem &117
=======
*135 (MRCItem
litem &104
>>>>>>> course_upstream/main
pos 1
dimension 50
uid 75,0
)
<<<<<<< HEAD
*149 (MRCItem
litem &118
=======
*136 (MRCItem
litem &105
>>>>>>> course_upstream/main
pos 2
dimension 100
uid 76,0
)
<<<<<<< HEAD
*150 (MRCItem
litem &119
=======
*137 (MRCItem
litem &106
>>>>>>> course_upstream/main
pos 3
dimension 50
uid 77,0
)
<<<<<<< HEAD
*151 (MRCItem
litem &120
=======
*138 (MRCItem
litem &107
>>>>>>> course_upstream/main
pos 4
dimension 100
uid 78,0
)
<<<<<<< HEAD
*152 (MRCItem
litem &121
=======
*139 (MRCItem
litem &108
>>>>>>> course_upstream/main
pos 5
dimension 100
uid 79,0
)
<<<<<<< HEAD
*153 (MRCItem
litem &122
=======
*140 (MRCItem
litem &109
>>>>>>> course_upstream/main
pos 6
dimension 50
uid 80,0
)
<<<<<<< HEAD
*154 (MRCItem
litem &123
=======
*141 (MRCItem
litem &110
>>>>>>> course_upstream/main
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
<<<<<<< HEAD
emptyRow *155 (LEmptyRow
)
uid 83,0
optionalChildren [
*156 (RefLabelRowHdr
)
*157 (TitleRowHdr
)
*158 (FilterRowHdr
)
*159 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*160 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*161 (GroupColHdr
tm "GroupColHdrMgr"
)
*162 (NameColHdr
tm "GenericNameColHdrMgr"
)
*163 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*164 (InitColHdr
tm "GenericValueColHdrMgr"
)
*165 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*166 (EolColHdr
=======
emptyRow *142 (LEmptyRow
)
uid 83,0
optionalChildren [
*143 (RefLabelRowHdr
)
*144 (TitleRowHdr
)
*145 (FilterRowHdr
)
*146 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*147 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*148 (GroupColHdr
tm "GroupColHdrMgr"
)
*149 (NameColHdr
tm "GenericNameColHdrMgr"
)
*150 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*151 (InitColHdr
tm "GenericValueColHdrMgr"
)
*152 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*153 (EolColHdr
>>>>>>> course_upstream/main
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
<<<<<<< HEAD
*167 (Sheet
=======
*154 (Sheet
>>>>>>> course_upstream/main
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
)
emptyMRCItem *168 (MRCItem
litem &155
=======
font "Tahoma,10,0"
)
emptyMRCItem *155 (MRCItem
litem &142
>>>>>>> course_upstream/main
pos 0
dimension 20
)
uid 97,0
optionalChildren [
<<<<<<< HEAD
*169 (MRCItem
litem &156
=======
*156 (MRCItem
litem &143
>>>>>>> course_upstream/main
pos 0
dimension 20
uid 98,0
)
<<<<<<< HEAD
*170 (MRCItem
litem &157
=======
*157 (MRCItem
litem &144
>>>>>>> course_upstream/main
pos 1
dimension 23
uid 99,0
)
<<<<<<< HEAD
*171 (MRCItem
litem &158
=======
*158 (MRCItem
litem &145
>>>>>>> course_upstream/main
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
<<<<<<< HEAD
font "courier,10,0"
=======
font "Tahoma,10,0"
>>>>>>> course_upstream/main
textAngle 90
)
uid 101,0
optionalChildren [
<<<<<<< HEAD
*172 (MRCItem
litem &159
=======
*159 (MRCItem
litem &146
>>>>>>> course_upstream/main
pos 0
dimension 20
uid 102,0
)
<<<<<<< HEAD
*173 (MRCItem
litem &161
=======
*160 (MRCItem
litem &148
>>>>>>> course_upstream/main
pos 1
dimension 50
uid 103,0
)
<<<<<<< HEAD
*174 (MRCItem
litem &162
=======
*161 (MRCItem
litem &149
>>>>>>> course_upstream/main
pos 2
dimension 100
uid 104,0
)
<<<<<<< HEAD
*175 (MRCItem
litem &163
=======
*162 (MRCItem
litem &150
>>>>>>> course_upstream/main
pos 3
dimension 100
uid 105,0
)
<<<<<<< HEAD
*176 (MRCItem
litem &164
=======
*163 (MRCItem
litem &151
>>>>>>> course_upstream/main
pos 4
dimension 50
uid 106,0
)
<<<<<<< HEAD
*177 (MRCItem
litem &165
=======
*164 (MRCItem
litem &152
>>>>>>> course_upstream/main
pos 5
dimension 50
uid 107,0
)
<<<<<<< HEAD
*178 (MRCItem
litem &166
=======
*165 (MRCItem
litem &153
>>>>>>> course_upstream/main
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
