Timing Analyzer report for openMSP430_fpga
Thu Mar 14 10:51:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Thu Mar 14 10:51:34 2019 ;
+-----------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; FPGA_CLK1_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                     ; { FPGA_CLK1_50 }                                      ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ; 50.00      ; 25        ; 8           ;       ;        ;           ;            ; false    ; FPGA_CLK1_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 29.19 MHz ; 29.19 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 14.120 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.331 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 58.234 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.926 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.747  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.973 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 14.120 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 17.024     ;
; 14.123 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 17.014     ;
; 14.171 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.076     ; 16.988     ;
; 14.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.906     ;
; 14.433 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 16.682     ;
; 14.451 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.665     ;
; 14.468 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.095     ; 16.672     ;
; 14.484 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.105     ; 16.646     ;
; 14.486 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.655     ;
; 14.492 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.662     ;
; 14.502 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 16.629     ;
; 14.533 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.611     ;
; 14.534 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.610     ;
; 14.535 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.609     ;
; 14.536 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 16.601     ;
; 14.537 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 16.600     ;
; 14.538 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 16.599     ;
; 14.577 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.564     ;
; 14.578 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.566     ;
; 14.581 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 16.556     ;
; 14.584 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.076     ; 16.575     ;
; 14.585 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.076     ; 16.574     ;
; 14.586 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.076     ; 16.573     ;
; 14.591 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.525     ;
; 14.593 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.523     ;
; 14.593 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.561     ;
; 14.595 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.547     ;
; 14.624 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.520     ;
; 14.626 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.515     ;
; 14.628 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.513     ;
; 14.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.076     ; 16.530     ;
; 14.642 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 16.489     ;
; 14.644 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 16.487     ;
; 14.661 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.493     ;
; 14.662 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.492     ;
; 14.663 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.491     ;
; 14.706 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.448     ;
; 14.708 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 16.407     ;
; 14.708 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 16.407     ;
; 14.735 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.407     ;
; 14.737 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.405     ;
; 14.743 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.095     ; 16.397     ;
; 14.743 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.095     ; 16.397     ;
; 14.747 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.407     ;
; 14.759 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.105     ; 16.371     ;
; 14.759 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.105     ; 16.371     ;
; 14.765 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 16.372     ;
; 14.821 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.320     ;
; 14.839 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.303     ;
; 14.852 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.289     ;
; 14.852 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.289     ;
; 14.905 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.249     ;
; 14.906 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.248     ;
; 14.907 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.247     ;
; 14.913 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                 ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.090     ; 16.232     ;
; 14.922 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.219     ;
; 14.937 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 16.178     ;
; 14.940 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.202     ;
; 14.950 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.204     ;
; 14.955 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.161     ;
; 14.959 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg   ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.395     ; 15.881     ;
; 14.979 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.163     ;
; 14.981 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.161     ;
; 14.991 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.414     ; 15.830     ;
; 15.006 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.148     ;
; 15.007 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.147     ;
; 15.008 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.146     ;
; 15.035 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.109     ;
; 15.037 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.107     ;
; 15.038 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.106     ;
; 15.039 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.105     ;
; 15.051 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 16.103     ;
; 15.054 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.393     ; 15.788     ;
; 15.075 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.135     ; 16.025     ;
; 15.076 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.065     ;
; 15.080 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.062     ;
; 15.082 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 16.062     ;
; 15.082 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.060     ;
; 15.094 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.093     ; 16.048     ;
; 15.094 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 16.015     ;
; 15.095 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.021     ;
; 15.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.045     ;
; 15.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.045     ;
; 15.097 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.119     ; 16.019     ;
; 15.110 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.095     ; 16.030     ;
; 15.126 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.989     ;
; 15.128 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 16.013     ;
; 15.149 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.404     ; 15.682     ;
; 15.160 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 15.994     ;
; 15.161 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 15.993     ;
; 15.162 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 15.992     ;
; 15.172 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 15.972     ;
; 15.178 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.091     ; 15.966     ;
; 15.178 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 15.959     ;
; 15.179 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 15.958     ;
; 15.180 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 15.957     ;
; 15.181 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.098     ; 15.956     ;
; 15.188 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.927     ;
; 15.188 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.927     ;
; 15.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.094     ; 15.944     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.331 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.904      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl2[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.387 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.607      ;
; 0.391 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.399 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.403 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.623      ;
; 0.403 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.623      ;
; 0.404 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.624      ;
; 0.411 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.479 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.481 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.501 ; omsp_timerA:timerA_0|tar[11]                                                                                             ; omsp_timerA:timerA_0|taccr1[11]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.720      ;
; 0.503 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.508 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.727      ;
; 0.515 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.515 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.736      ;
; 0.516 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.737      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[0]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.191      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[12]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 4.199      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[15]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 4.167      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[12]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[13]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[14]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 4.167      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[11]                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 4.167      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap1_taken                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 4.167      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[1]                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 4.167      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[8]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sign_sel                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[15]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[14]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[13]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[12]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[9]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[0]                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.191      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|cycle[0]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 4.183      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 4.183      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[1]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 4.183      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.191      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[5]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.191      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[8]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[10]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[8]                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[11]                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[9]                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[8]                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[9]                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 4.168      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[0]                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 4.187      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[2]                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 4.187      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|led_ctrl[7]                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.185      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[13]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 4.199      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[14]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.190      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.191      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[15]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 4.199      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 4.199      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[10]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 4.197      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[11]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[10]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[1]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 4.194      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[8]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.192      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[7]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 4.189      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[3]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 4.194      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[0]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 4.198      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.188      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 4.194      ;
; 58.234 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 4.199      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 1.535 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.770      ;
; 1.535 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.770      ;
; 2.227 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.445      ;
; 2.227 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.445      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.254 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.472      ;
; 2.387 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.622      ;
; 2.387 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.622      ;
; 2.632 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.852      ;
; 2.632 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.852      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.324      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.088 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.333      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.325      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.324      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.323      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 118.894 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 32.14 MHz ; 32.14 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 15.692 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 58.695 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.833 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.709  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.946 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.692 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.423     ;
; 15.717 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 15.418     ;
; 15.724 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 15.397     ;
; 16.026 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 15.083     ;
; 16.029 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 15.088     ;
; 16.033 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 15.062     ;
; 16.056 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.125     ; 15.054     ;
; 16.059 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 15.059     ;
; 16.063 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 15.033     ;
; 16.067 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 15.064     ;
; 16.095 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.020     ;
; 16.105 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.010     ;
; 16.106 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 15.009     ;
; 16.120 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 15.015     ;
; 16.127 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.994     ;
; 16.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 15.005     ;
; 16.131 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 15.004     ;
; 16.134 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.981     ;
; 16.137 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.984     ;
; 16.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.983     ;
; 16.143 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.978     ;
; 16.159 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 14.976     ;
; 16.166 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.955     ;
; 16.196 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.125     ; 14.914     ;
; 16.198 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.125     ; 14.912     ;
; 16.199 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 14.919     ;
; 16.201 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 14.917     ;
; 16.203 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 14.893     ;
; 16.205 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 14.891     ;
; 16.209 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.906     ;
; 16.252 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.879     ;
; 16.270 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 14.839     ;
; 16.270 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 14.839     ;
; 16.273 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 14.844     ;
; 16.273 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 14.844     ;
; 16.277 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.818     ;
; 16.277 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.818     ;
; 16.321 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.810     ;
; 16.378 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.753     ;
; 16.391 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.728     ;
; 16.420 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.700     ;
; 16.436 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                 ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.685     ;
; 16.452 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.643     ;
; 16.470 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.661     ;
; 16.479 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.642     ;
; 16.482 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 14.614     ;
; 16.504 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.627     ;
; 16.505 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.626     ;
; 16.509 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.622     ;
; 16.530 ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a9~porta_we_reg ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.403     ; 14.302     ;
; 16.546 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.575     ;
; 16.546 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 14.571     ;
; 16.556 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.565     ;
; 16.557 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.564     ;
; 16.570 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.550     ;
; 16.572 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.548     ;
; 16.576 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_we_reg   ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.385     ; 14.274     ;
; 16.576 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.543     ;
; 16.576 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 14.542     ;
; 16.585 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.536     ;
; 16.598 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.149     ; 14.488     ;
; 16.603 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.393     ; 14.239     ;
; 16.605 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.515     ;
; 16.609 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.143     ; 14.483     ;
; 16.612 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.503     ;
; 16.616 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.157     ; 14.462     ;
; 16.622 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 14.474     ;
; 16.622 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.493     ;
; 16.623 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.492     ;
; 16.624 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.139     ; 14.472     ;
; 16.645 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.474     ;
; 16.651 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.464     ;
; 16.652 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.467     ;
; 16.652 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                           ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.467     ;
; 16.655 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.476     ;
; 16.659 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                                ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.462     ;
; 16.661 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.383     ; 14.191     ;
; 16.669 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.120     ; 14.446     ;
; 16.674 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.446     ;
; 16.677 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 14.432     ;
; 16.677 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.126     ; 14.432     ;
; 16.680 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 14.437     ;
; 16.680 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                                ; ext_de0_sram:ram|sram_dout[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.118     ; 14.437     ;
; 16.684 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.411     ;
; 16.684 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.411     ;
; 16.689 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_OE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.442     ;
; 16.690 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_LB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.441     ;
; 16.694 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                  ; ext_de0_sram:ram|sram_dout[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.100     ; 14.441     ;
; 16.694 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|SRAM_UB_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.437     ;
; 16.696 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.399     ;
; 16.696 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                  ; ext_de0_sram:ram|sram_dout[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.399     ;
; 16.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                  ; ext_de0_sram:ram|sram_dout[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.114     ; 14.420     ;
; 16.701 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.116     ; 14.418     ;
; 16.716 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 14.402     ;
; 16.718 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                ; ext_de0_sram:ram|sram_dout[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.117     ; 14.400     ;
; 16.724 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                           ; ext_de0_sram:ram|rnw           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.104     ; 14.407     ;
; 16.731 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                           ; ext_de0_sram:ram|sram_dout[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.389     ;
; 16.745 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                 ; ext_de0_sram:ram|sram_dout[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.140     ; 14.350     ;
; 16.747 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg  ; ext_de0_sram:ram|SRAM_WE_N     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.394     ; 14.094     ;
; 16.755 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                           ; ext_de0_sram:ram|sram_dout[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.115     ; 14.365     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.840      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|tacctl2[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.551      ;
; 0.354 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.560      ;
; 0.364 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.432 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.447 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.646      ;
; 0.450 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.649      ;
; 0.452 ; omsp_timerA:timerA_0|tar[11]                                                                                             ; omsp_timerA:timerA_0|taccr1[11]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.651      ;
; 0.463 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.464 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.667      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pmem_busy                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[13]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[12]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[11]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[10]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[9]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[8]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[7]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[5]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[0]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 3.722      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 3.722      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 3.722      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 3.722      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 3.729      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[0]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.728      ;
; 58.695 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[5]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 3.729      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[16] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[17] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.696 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[15]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[12]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.075     ; 3.713      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[13]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.075     ; 3.713      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[14]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[11]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap1_taken                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[8]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.074     ; 3.714      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[11]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.074     ; 3.714      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[9]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.074     ; 3.714      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[8]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.074     ; 3.714      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[9]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.074     ; 3.714      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[0]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 3.728      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 3.727      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.726      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.075     ; 3.713      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.075     ; 3.713      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_dly                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_evt_s                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_sync                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.697 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|scci1                                                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.076     ; 3.712      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 3.728      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[11]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap0_taken                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 3.723      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[6]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 3.726      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[5]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 3.721      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|clk_div[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 3.726      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|clk_div[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 3.726      ;
; 58.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[4]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.064     ; 3.721      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 1.387 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.598      ;
; 1.387 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.598      ;
; 2.053 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.252      ;
; 2.053 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.252      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.079 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.278      ;
; 2.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.354      ;
; 2.141 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.354      ;
; 2.410 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.611      ;
; 2.410 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.611      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.990      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.989      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.992      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.992      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.992      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.996      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.992      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.005      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.995      ;
; 2.783 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.992      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.996      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
; 2.784 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.997      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 119.492 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 21.202 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.157 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 59.902 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.506 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.416  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.965 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 21.202 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 10.036     ;
; 21.219 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 10.025     ;
; 21.221 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.027      ; 10.033     ;
; 21.238 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 10.011     ;
; 21.356 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.004     ; 9.867      ;
; 21.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.006      ; 9.875      ;
; 21.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.891      ;
; 21.361 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.878      ;
; 21.383 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.841      ;
; 21.385 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.007      ; 9.849      ;
; 21.386 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.853      ;
; 21.388 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.852      ;
; 21.395 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.854      ;
; 21.413 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.827      ;
; 21.421 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.817      ;
; 21.422 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.816      ;
; 21.423 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.815      ;
; 21.438 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.806      ;
; 21.439 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.805      ;
; 21.440 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.804      ;
; 21.440 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.027      ; 9.814      ;
; 21.441 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.027      ; 9.813      ;
; 21.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.027      ; 9.812      ;
; 21.446 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.792      ;
; 21.454 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.795      ;
; 21.457 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.792      ;
; 21.458 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.791      ;
; 21.459 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.790      ;
; 21.463 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.781      ;
; 21.465 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.027      ; 9.789      ;
; 21.470 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.754      ;
; 21.470 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.754      ;
; 21.472 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.007      ; 9.762      ;
; 21.472 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.007      ; 9.762      ;
; 21.475 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.765      ;
; 21.475 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.765      ;
; 21.481 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.763      ;
; 21.482 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.767      ;
; 21.497 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.741      ;
; 21.500 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.740      ;
; 21.500 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.740      ;
; 21.506 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.733      ;
; 21.514 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.004     ; 9.709      ;
; 21.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]   ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.004     ; 9.708      ;
; 21.516 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.006      ; 9.717      ;
; 21.517 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]   ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.006      ; 9.716      ;
; 21.519 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.720      ;
; 21.520 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.719      ;
; 21.533 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.707      ;
; 21.543 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.696      ;
; 21.544 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.695      ;
; 21.545 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]            ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.694      ;
; 21.570 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.670      ;
; 21.573 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.018      ; 9.672      ;
; 21.577 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.672      ;
; 21.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.671      ;
; 21.579 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.670      ;
; 21.602 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.647      ;
; 21.602 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.637      ;
; 21.614 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.635      ;
; 21.615 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.634      ;
; 21.616 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.633      ;
; 21.618 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.004     ; 9.605      ;
; 21.620 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.620      ;
; 21.620 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.620      ;
; 21.629 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.611      ;
; 21.639 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.610      ;
; 21.645 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.579      ;
; 21.652 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0] ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.592      ;
; 21.656 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.583      ;
; 21.657 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.583      ;
; 21.657 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.583      ;
; 21.661 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]   ; ext_de0_sram:ram|SRAM_WE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.583      ;
; 21.664 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.575      ;
; 21.665 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]            ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.574      ;
; 21.673 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.576      ;
; 21.674 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.575      ;
; 21.675 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.574      ;
; 21.683 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.557      ;
; 21.698 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.022      ; 9.551      ;
; 21.700 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.544      ;
; 21.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.543      ;
; 21.701 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.538      ;
; 21.702 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.542      ;
; 21.702 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]            ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.537      ;
; 21.710 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ext_de0_sram:ram|sram_dout[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.514      ;
; 21.716 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.524      ;
; 21.716 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.524      ;
; 21.716 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|rnw          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.522      ;
; 21.717 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|SRAM_OE_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.521      ;
; 21.718 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|SRAM_LB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.520      ;
; 21.725 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.017      ; 9.519      ;
; 21.732 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.492      ;
; 21.732 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]   ; ext_de0_sram:ram|sram_dout[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.003     ; 9.492      ;
; 21.737 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st  ; ext_de0_sram:ram|sram_dout[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.002     ; 9.488      ;
; 21.741 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|SRAM_UB_N    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.011      ; 9.497      ;
; 21.760 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[7] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.479      ;
; 21.761 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]            ; ext_de0_sram:ram|sram_dout[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.012      ; 9.478      ;
; 21.769 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1] ; ext_de0_sram:ram|sram_dout[5] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.008     ; 9.450      ;
; 21.770 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2] ; ext_de0_sram:ram|sram_dout[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; 0.013      ; 9.470      ;
+--------+---------------------------------------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.157 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; ram_16x8k:sp_dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.185 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl2[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.253 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.263 ; omsp_timerA:timerA_0|tar[11]                                                                                             ; omsp_timerA:timerA_0|taccr1[11]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[15]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[12]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 2.521      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[13]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 2.521      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[14]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[11]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap1_taken                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pmem_busy                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[13]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[12]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[11]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[10]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[9]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[8]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[7]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[5]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[0]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[16] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[17] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.042     ; 2.533      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 2.521      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 2.521      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_dly                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_evt_s                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci1_sync                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|scci1                                                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 2.520      ;
; 59.902 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[0]                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.534      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[8]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 2.521      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[11]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 2.521      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[9]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 2.521      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[8]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 2.521      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[9]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 2.521      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.046     ; 2.528      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.046     ; 2.528      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.046     ; 2.528      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.046     ; 2.528      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[0]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.534      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.041     ; 2.533      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.534      ;
; 59.903 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[5]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.534      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.030     ; 2.541      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.030     ; 2.541      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.030     ; 2.541      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.030     ; 2.541      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.535      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.535      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[12]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.535      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.039     ; 2.532      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[15]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.531      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[14]                                                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.531      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.040     ; 2.531      ;
; 59.906 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.043     ; 2.528      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.959      ;
; 0.829 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.959      ;
; 1.229 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.350      ;
; 1.229 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.350      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.240 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.361      ;
; 1.346 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.478      ;
; 1.346 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.478      ;
; 1.469 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.592      ;
; 1.469 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.592      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.900      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.901      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.900      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 121.554 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 14.120 ; 0.157 ; 58.234   ; 0.506   ; 9.416               ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 14.120 ; 0.157 ; 58.234   ; 0.506   ; 30.946              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 32       ; 1763935  ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 32       ; 1763935  ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; FPGA_CLK1_50                                      ; FPGA_CLK1_50                                      ; Base      ; Constrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 14 10:51:33 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332174): Ignored filter at design.sdc(10): FPGA_CLK2_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332049): Ignored create_clock at design.sdc(10): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332174): Ignored filter at design.sdc(11): FPGA_CLK3_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Warning (332049): Ignored create_clock at design.sdc(11): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 8 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.120               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 58.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    58.234               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 FPGA_CLK1_50 
    Info (332119):    30.973               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 118.894 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.692               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 58.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    58.695               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.833               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 FPGA_CLK1_50 
    Info (332119):    30.946               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 119.492 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 21.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.202               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 59.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    59.902               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 FPGA_CLK1_50 
    Info (332119):    30.965               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 121.554 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 852 megabytes
    Info: Processing ended: Thu Mar 14 10:51:38 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


