<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICV_HPPIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICV_HPPIR, Virtual Machine Highest Priority Pending Interrupt Register</h1><p>The GICV_HPPIR characteristics are:</p><h2>Purpose</h2>
          <p>Provides the INTID of the highest priority pending Group 0 virtual interrupt in the List registers.</p>
        
          <p>This register corresponds to the physical CPU interface register <a href="ext-gicc_hppir.html">GICC_HPPIR</a>.</p>
        <p>This 
        register
       is part of the GIC virtual CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, <a href="AArch64-icc_hppir0_el1.html">ICC_HPPIR0_EL1</a> provides equivalent functionality.
            </li>
          </ul>
        
          <p>This register is used for Group 0 interrupts only. <a href="ext-gicv_ahppir.html">GICV_AHPPIR</a> provides equivalent functionality for Group 1 interrupts.</p>
        
          <p>When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.</p>
        <h2>Configuration</h2><p></p>
          <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
        <h2>Attributes</h2>
          <p>GICV_HPPIR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICV_HPPIR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="25"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [24:0]
                  </h4>
              <p>The INTID of the signaled interrupt.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p>
              </div>
            
              <p>When affinity routing is not enabled:</p>
            
              <ul>
                <li>
                  Bits [23:13] are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
                </li>
              </ul>
            <div class="text_after_fields">
            <p>Reads of the GICC_HPPIR that do not return a valid INTID return a spurious INTID, 1022 or 1023. See <span class="xref">Special INTIDs</span>.</p>
            <table class="valuetable">
              
                <thead>
                  <tr>
                    <th>Highest priority pending interrupt Group</th>
                    <th>GICV_HPPIR read</th>
                    <th><a href="ext-gicv_ctlr.html">GICV_CTLR</a>.AckCtl</th>
                    <th>Returned INTID</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td>1</td>
                    <td>Non-secure</td>
                    <td>x</td>
                    <td>ID of Group 1 interrupt</td>
                  </tr>
                  <tr>
                    <td>1</td>
                    <td>Secure</td>
                    <td>0</td>
                    <td>1022</td>
                  </tr>
                  <tr>
                    <td>1</td>
                    <td>Secure</td>
                    <td>1</td>
                    <td>ID of Group 1 interrupt</td>
                  </tr>
                  <tr>
                    <td>0</td>
                    <td>Non-secure</td>
                    <td>x</td>
                    <td>1023</td>
                  </tr>
                  <tr>
                    <td>0</td>
                    <td>Secure</td>
                    <td>x</td>
                    <td>ID of Group 0 interrupt</td>
                  </tr>
                  <tr>
                    <td>No pending interrupts</td>
                    <td>x</td>
                    <td>x</td>
                    <td>1023</td>
                  </tr>
                </tbody>
              
            </table>
            <p>If the CPU interface supports only a single Security state, the entries that apply to Secure reads describe the behavior.</p>
          </div><h2>Accessing the GICV_HPPIR</h2><p>GICV_HPPIR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Virtual CPU interface</td><td>
          <span class="hexnumber">0x0018</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
