
synpwrap -msg -prj "i2s_small_impl1_synplify.tcl" -log "i2s_small_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.8.0.115.3
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of i2s_small_impl1.srf
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MI6T705

# Mon Mar 27 22:49:40 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\pll1.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_left.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_right.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\squares.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_submean.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\rising_edge_det.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v":9:7:9:12|Synthesizing module i2s_rx in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
   Generated name = i2s_rx_16s

@N: CG179 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v":106:34:106:43|Removing redundant assignment.
@N: CG179 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v":107:35:107:45|Removing redundant assignment.
@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v":1:7:1:20|Synthesizing module I2S_Controller in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1759:7:1759:10|Synthesizing module OSCH in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1696:7:1696:13|Synthesizing module EHXPLLJ in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\pll1.v":8:7:8:10|Synthesizing module pll1 in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v":1:7:1:13|Synthesizing module clk_div in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1482:7:1482:13|Synthesizing module FIFO8KB in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_left.v":8:7:8:15|Synthesizing module fifo_left in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v":1:7:1:16|Synthesizing module char_cntrl in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_right.v":8:7:8:16|Synthesizing module fifo_right in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":1:7:1:9|Synthesizing module zcr in library work.

@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":23:4:23:8|Object clear is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[0][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[1][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[2][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[3][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[4][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[5][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[6][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[7][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[8][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[9][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[10][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[11][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[12][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[13][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[14][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[15][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[16][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[17][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[18][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[19][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[20][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[21][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[22][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[23][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[24][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[25][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[26][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[27][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[28][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[29][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[30][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[31][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[32][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[33][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[34][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[35][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[36][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[37][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[38][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[39][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[40][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[41][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[42][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[43][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[44][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[45][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[46][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[47][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[48][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[49][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[50][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[51][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[52][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[53][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[54][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[55][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[56][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[57][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[58][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[59][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[60][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[61][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[62][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Pruning unused bits 14 to 0 of zcr_window[63][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":61:0:61:5|Feedback mux created for signal not_previous -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":61:0:61:5|Feedback mux created for signal current -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":49:0:49:5|Feedback mux created for signal zcr_window[63][15:15] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":26:0:26:5|Feedback mux created for signal zcr_valid -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":26:0:26:5|Feedback mux created for signal zcr_count[4:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v":1037:7:1037:15|Synthesizing module ROM128X1A in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\squares.v":8:7:8:13|Synthesizing module squares in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":1:7:1:9|Synthesizing module ste in library work.

@W: CS263 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":59:63:59:63|Port-width mismatch for port OutClockEn. Formal has width 1, Actual 32
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_0_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_1_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_2_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_3_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_4_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_5_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_6_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_7_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_8_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_9_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_10_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_11_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_12_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_13_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_14_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_15_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_16_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_17_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_18_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_19_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_20_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_21_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_22_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_23_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_24_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_25_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_26_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_27_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_28_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_29_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_30_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_31_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_32_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_33_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_34_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_35_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_36_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_37_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_38_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_39_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_40_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_41_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_42_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_43_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_44_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_45_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_46_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_47_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_48_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_49_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_50_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_51_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_52_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_53_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_54_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_55_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_56_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_57_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_58_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_59_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_60_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_61_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_62_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":49:0:49:5|Pruning unused register ste_window_63_[15:0]. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":24:0:24:5|Feedback mux created for signal ste_valid -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":24:0:24:5|Feedback mux created for signal ste[30:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_submean.v":8:7:8:18|Synthesizing module fifo_submean in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\rising_edge_det.v":1:7:1:21|Synthesizing module rising_edge_det in library work.

@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":1:7:1:14|Synthesizing module submean2 in library work.

@W: CG781 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":29:27:29:27|Input RPReset on instance f1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":28:75:28:75|Port-width mismatch for port WrEn. Formal has width 1, Actual 32
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":24:10:24:26|Object window_init_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":24:28:24:39|Object window_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":25:8:25:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":1:7:1:18|Synthesizing module beam_forming in library work.

@W: CG532 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":32:0:32:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG179 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":168:19:168:29|Removing redundant assignment.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_9_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_10_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_11_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_12_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_13_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_14_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_15_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_16_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_17_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_18_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_19_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_20_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_21_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_22_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_23_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_24_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_25_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_26_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_27_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_28_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_29_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_30_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_31_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_32_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_33_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_34_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_35_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_36_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_37_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_38_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_39_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_40_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_41_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_42_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_43_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_44_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_45_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_46_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_47_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_48_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_49_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_50_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_51_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_52_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_53_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_54_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_55_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_56_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_57_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_58_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":31:10:31:23|Object phase_diff_LUT_59_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":148:0:148:5|Pruning unused register current_diff[20:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":148:0:148:5|Pruning unused register min_diff[20:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register left_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":129:0:129:5|Pruning unused register right_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register window_count[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register full. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register min_diff[20:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register right_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Pruning unused register left_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|Feedback mux created for signal beam_forming_valid. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL207 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":95:0:95:5|All reachable assignments to led_pattern[7:0] assign 0, register removed by optimization.
@W: CL250 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":98:0:98:5|All reachable assignments to beam_forming_valid assign 0, register removed by optimization
@N: CG364 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":1:7:1:9|Synthesizing module top in library work.

@W: CG781 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":116:31:116:31|Input RPReset on instance horizontal_port is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":121:31:121:31|Input RPReset on instance vertical_port is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":120:103:120:103|Port-width mismatch for port RdEn. Formal has width 1, Actual 32
@W: CS263 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":138:7:138:14|Port-width mismatch for port ste. Formal has width 31, Actual 1
@W: CG360 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":53:12:53:26|Removing wire zcr_count_right, as there is no assignment to it.
@W: CG360 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":54:6:54:20|Removing wire zcr_valid_right, as there is no assignment to it.
@W: CG360 :"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v":61:14:61:25|Removing wire left_pattern, as there is no assignment to it.
@N: CL159 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":12:6:12:8|Input clk is unused.
@N: CL159 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":13:25:13:36|Input left_data_in is unused.
@N: CL159 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":14:25:14:37|Input right_data_in is unused.
@N: CL159 :"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v":15:6:15:10|Input reset is unused.
@W: CL247 :"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v":14:24:14:30|Input port bit 15 of data_in[15:0] is unused

@W: CL247 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":13:24:13:27|Input port bit 15 of data[15:0] is unused

@W: CL246 :"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v":13:24:13:27|Input port bits 7 to 0 of data[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v":13:24:13:27|Input port bits 14 to 0 of data[15:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v":16:0:16:5|Register bit counter[7] is always 0.
@N: CL189 :"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v":16:0:16:5|Register bit counter[8] is always 0.
@W: CL279 :"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v":16:0:16:5|Pruning register bits 8 to 7 of counter[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v":16:0:16:5|Optimizing register bit r_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v":16:0:16:5|Pruning register bit 2 of r_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v":47:0:47:5|Optimizing register bit count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v":47:0:47:5|Pruning register bit 4 of count[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 27 22:49:40 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 27 22:49:40 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 27 22:49:40 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
File D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\synwork\i2s_small_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 27 22:49:41 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\i2s_small_impl1_scck.rpt 
Printing clock  summary report in "D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\i2s_small_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":131:4:131:9|Removing sequential instance left_data_twos_compl_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":161:4:161:9|Removing sequential instance d2_right_vld (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":161:4:161:9|Removing sequential instance d1_right_vld (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":124:4:124:9|Removing sequential instance left_data_ones_compl_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":111:4:111:9|Removing sequential instance right_vld_reg_i (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":93:4:93:9|Removing sequential instance right_vld_i (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":82:4:82:9|Removing sequential instance left_data_reg_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=240  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                                        Clock                   Clock
Clock                               Frequency     Period        Type                                         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                                       system_clkgroup         0    
clk_div|clk_track_derived_clock     1.0 MHz       1000.000      derived (from pll1|CLKOS_inferred_clock)     Inferred_clkgroup_1     172  
pll1|CLKOP_inferred_clock           1.0 MHz       1000.000      inferred                                     Inferred_clkgroup_0     232  
pll1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                     Inferred_clkgroup_1     3    
==========================================================================================================================================

@W: MT529 :"d:\uiuc\2017_spring\ece_396\beamforming\char_cntrl.v":16:0:16:5|Found inferred clock pll1|CLKOP_inferred_clock which controls 232 sequential elements including f1.out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\uiuc\2017_spring\ece_396\beamforming\clkdiv.v":16:0:16:5|Found inferred clock pll1|CLKOS_inferred_clock which controls 3 sequential elements including div8.r_reg[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[30] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[29] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[28] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[27] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[26] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[25] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[24] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[23] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[22] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[21] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[20] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[19] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[18] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[17] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[16] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[15] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[14] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[13] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[12] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[11] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[10] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[9] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[8] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[7] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[6] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[5] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[4] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[3] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[2] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[1] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 27 22:49:42 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v":57:9:57:16|Removing user instance port2.un2_count[3:0] because it is equivalent to instance port1.un2_count[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Removing sequential instance port2.count[3:0] because it is equivalent to instance port1.count[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Removing sequential instance port2.o_ws because it is equivalent to instance port1.o_ws. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":64:4:64:9|Removing sequential instance port2.i2s_rx_inst.ws_i because it is equivalent to instance port1.i2s_rx_inst.ws_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v":60:9:60:13|Removing user instance port2.o_ws_2 because it is equivalent to instance port1.o_ws_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":64:4:64:9|Removing sequential instance port2.i2s_rx_inst.ws_reg_i because it is equivalent to instance port1.i2s_rx_inst.ws_reg_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":87:16:87:24|Removing user instance port2.i2s_rx_inst.left_data_reg_i7 because it is equivalent to instance port1.i2s_rx_inst.left_data_reg_i7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":79:24:79:39|Removing user instance port2.i2s_rx_inst.ws_pulse_i because it is equivalent to instance port1.i2s_rx_inst.ws_pulse_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v":47:0:47:5|Boundary register port2.o_ws (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":93:4:93:9|Removing sequential instance port2.i2s_rx_inst.left_vld_i because it is equivalent to instance port1.i2s_rx_inst.left_vld_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v":111:4:111:9|Removing sequential instance port2.i2s_rx_inst.left_vld_reg_i because it is equivalent to instance port1.i2s_rx_inst.left_vld_reg_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "0000000000000000" on instance subMean1.avg[15:0] 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N:"d:\uiuc\2017_spring\ece_396\beamforming\zcr.v":61:0:61:5|Found counter in view:work.zcr(verilog) inst zcr_count_temp[4:0]
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[30] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[30] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[29] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[29] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[28] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[28] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[27] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[27] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[26] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[26] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[25] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[25] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[24] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[24] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[23] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[23] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[22] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[22] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[21] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[21] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[20] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[20] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[19] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[19] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[18] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[18] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[17] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[17] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[16] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[16] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[15] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[15] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[14] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[14] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[13] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[13] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[12] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[12] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[11] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[11] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[10] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[10] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[9] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[9] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[8] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[8] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[7] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[7] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[6] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[6] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[5] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[5] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[4] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[4] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[3] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[3] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[2] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[2] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Removing sequential instance ste[1] (in view: work.ste(verilog)) because it does not drive other instances.
@A: BN291 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":24:0:24:5|Boundary register ste[1] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 149MB)

@N: FA113 :"d:\uiuc\2017_spring\ece_396\beamforming\submean2.v":37:1:37:2|Pipelining module un1_sum[19:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\uiuc\2017_spring\ece_396\beamforming\submean2.v":35:0:35:5|Pushed in register sum[19:0].
@N: MF169 :"d:\uiuc\2017_spring\ece_396\beamforming\submean2.v":35:0:35:5|Pushed in register avg[15:0].
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\ste.v":61:0:61:5|Removing sequential instance ste2.sum[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":31:12:31:16|Removing sequential instance ste2.sq1.FF_14 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":35:12:35:16|Removing sequential instance ste2.sq1.FF_13 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":39:12:39:16|Removing sequential instance ste2.sq1.FF_12 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":43:12:43:16|Removing sequential instance ste2.sq1.FF_11 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":47:12:47:16|Removing sequential instance ste2.sq1.FF_10 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":51:12:51:15|Removing sequential instance ste2.sq1.FF_9 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":55:12:55:15|Removing sequential instance ste2.sq1.FF_8 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":59:12:59:15|Removing sequential instance ste2.sq1.FF_7 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":63:12:63:15|Removing sequential instance ste2.sq1.FF_6 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":67:12:67:15|Removing sequential instance ste2.sq1.FF_5 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":71:12:71:15|Removing sequential instance ste2.sq1.FF_4 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":75:12:75:15|Removing sequential instance ste2.sq1.FF_3 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":79:12:79:15|Removing sequential instance ste2.sq1.FF_2 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":83:12:83:15|Removing sequential instance ste2.sq1.FF_1 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":92:14:92:21|Removing instance ste2.sq1.mem_0_14 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":97:14:97:21|Removing instance ste2.sq1.mem_0_13 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":102:14:102:21|Removing instance ste2.sq1.mem_0_12 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":107:14:107:21|Removing instance ste2.sq1.mem_0_11 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":112:14:112:21|Removing instance ste2.sq1.mem_0_10 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":117:14:117:20|Removing instance ste2.sq1.mem_0_9 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":122:14:122:20|Removing instance ste2.sq1.mem_0_8 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":127:14:127:20|Removing instance ste2.sq1.mem_0_7 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":132:14:132:20|Removing instance ste2.sq1.mem_0_6 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":137:14:137:20|Removing instance ste2.sq1.mem_0_5 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":142:14:142:20|Removing instance ste2.sq1.mem_0_4 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":147:14:147:20|Removing instance ste2.sq1.mem_0_3 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":152:14:152:20|Removing instance ste2.sq1.mem_0_2 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.
@W: BN114 :"d:\uiuc\2017_spring\ece_396\beamforming\squares.v":157:14:157:20|Removing instance ste2.sq1.mem_0_1 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 171MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   990.96ns		 371 /       352

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 171MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 170MB peak: 171MB)

@N: MT611 :|Automatically generated clock clk_div|clk_track_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 353 clock pin(s) of sequential element(s)
0 instances converted, 353 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_pll.PLLInst_0     EHXPLLJ                189        zcr2.current                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       my_pll.PLLInst_0     EHXPLLJ                164        port1_i2s_rx_inst_sd_iio     No gated clock conversion method for cell cell:LUCENT.IFS1P3DX                                                                
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 171MB)

Writing Analyst data base D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\synwork\i2s_small_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\i2s_small_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)

@W: MT246 :"d:\uiuc\2017_spring\ece_396\beamforming\fifo_submean.v":46:12:46:27|Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\uiuc\2017_spring\ece_396\beamforming\pll1.v":67:12:67:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll1|CLKOS_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:my_pll.CLKOS"
@W: MT420 |Found inferred clock pll1|CLKOP_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:my_pll.CLKOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 27 22:49:46 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 991.759

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
pll1|CLKOP_inferred_clock     1.0 MHz       121.3 MHz     1000.000      8.241         991.759     inferred     Inferred_clkgroup_0
pll1|CLKOS_inferred_clock     1.0 MHz       190.7 MHz     1000.000      5.242         994.758     inferred     Inferred_clkgroup_1
System                        1.0 MHz       627.5 MHz     1000.000      1.594         998.406     system       system_clkgroup    
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1000.000    998.406  |  No paths    -      |  No paths    -      |  No paths    -    
System                     pll1|CLKOP_inferred_clock  |  1000.000    994.676  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  System                     |  1000.000    997.219  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  pll1|CLKOP_inferred_clock  |  1000.000    991.759  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  System                     |  1000.000    994.623  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  pll1|CLKOS_inferred_clock  |  1000.000    994.758  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                   Arrival            
Instance                      Reference                     Type        Pin     Net                      Time        Slack  
                              Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------
zcr2.window_count[1]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       un3lto1                  1.349       991.759
zcr2.window_count[4]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[4]          1.360       991.763
zcr2.window_count[5]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[5]          1.355       991.768
zcr2.window_count[0]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       un3lto0                  1.337       991.770
zcr2.window_count[2]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[2]          1.363       991.776
zcr2.window_count[3]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[3]          1.360       991.779
zcr2.zcr_window\[14\][15]     pll1|CLKOP_inferred_clock     FD1P3DX     Q       zcr_window\[14\][15]     0.972       992.327
zcr2.zcr_window\[16\][15]     pll1|CLKOP_inferred_clock     FD1P3DX     Q       zcr_window\[16\][15]     0.972       992.327
zcr2.zcr_window\[24\][15]     pll1|CLKOP_inferred_clock     FD1P3DX     Q       zcr_window\[24\][15]     0.972       992.327
zcr2.zcr_window\[33\][15]     pll1|CLKOP_inferred_clock     FD1P3DX     Q       zcr_window\[33\][15]     0.972       992.327
============================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                  Required            
Instance                   Reference                     Type        Pin     Net                     Time         Slack  
                           Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------
zcr2.current               pll1|CLKOP_inferred_clock     FD1P3AX     D       N_14_i                  1000.089     991.759
zcr2.not_previous          pll1|CLKOP_inferred_clock     FD1P3AX     D       N_16                    1000.089     991.875
zcr2.zcr_count_temp[3]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[3]     999.894      992.774
zcr2.zcr_count_temp[4]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[4]     999.894      992.774
zcr2.zcr_count_temp[1]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[1]     999.894      992.916
zcr2.zcr_count_temp[2]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[2]     999.894      992.916
subMean1.avg[15]           pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]                 999.894      993.279
subMean1.sum_pipe_19       pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]                 999.894      993.279
subMean1.avg[13]           pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[17]                 999.894      993.422
subMean1.avg[14]           pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[18]                 999.894      993.422
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      8.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.759

    Number of logic level(s):                7
    Starting point:                          zcr2.window_count[1] / Q
    Ending point:                            zcr2.current / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
zcr2.window_count[1]         FD1S3DX      Q        Out     1.349     1.349       -         
un3lto1                      Net          -        -       -         -           47        
zcr2.current_2_62_i_o2_5     ORCALUT4     B        In      0.000     1.349       -         
zcr2.current_2_62_i_o2_5     ORCALUT4     Z        Out     1.281     2.629       -         
N_293                        Net          -        -       -         -           11        
zcr2.current_2_62_i_a2_1     ORCALUT4     A        In      0.000     2.629       -         
zcr2.current_2_62_i_a2_1     ORCALUT4     Z        Out     1.017     3.646       -         
N_333                        Net          -        -       -         -           1         
zcr2.current_2_62_i_7        ORCALUT4     B        In      0.000     3.646       -         
zcr2.current_2_62_i_7        ORCALUT4     Z        Out     1.017     4.663       -         
current_2_62_i_7             Net          -        -       -         -           1         
zcr2.current_2_62_i_14       ORCALUT4     C        In      0.000     4.663       -         
zcr2.current_2_62_i_14       ORCALUT4     Z        Out     1.017     5.680       -         
current_2_62_i_14            Net          -        -       -         -           1         
zcr2.current_2_62_i_18       ORCALUT4     C        In      0.000     5.680       -         
zcr2.current_2_62_i_18       ORCALUT4     Z        Out     1.017     6.697       -         
current_2_62_i_18            Net          -        -       -         -           1         
zcr2.current_2_62_i_20       ORCALUT4     B        In      0.000     6.697       -         
zcr2.current_2_62_i_20       ORCALUT4     Z        Out     1.017     7.713       -         
current_2_62_i_20            Net          -        -       -         -           1         
zcr2.current_RNO             ORCALUT4     C        In      0.000     7.713       -         
zcr2.current_RNO             ORCALUT4     Z        Out     0.617     8.330       -         
N_14_i                       Net          -        -       -         -           1         
zcr2.current                 FD1P3AX      D        In      0.000     8.330       -         
===========================================================================================




====================================
Detailed Report for Clock: pll1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                         Arrival            
Instance                                         Reference                     Type        Pin     Net                            Time        Slack  
                                                 Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------
port1.o_ws                                       pll1|CLKOS_inferred_clock     FD1S3DX     Q       o_ws_c                         1.284       994.623
port2.i2s_rx_inst.left_data_ones_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[0]      1.044       994.758
port2.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       994.758
port1.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       994.758
port2.i2s_rx_inst.left_data_twos_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_left_data2_c[0]              1.108       994.799
port2.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_right_data2_c[0]             1.108       994.799
port1.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       un1_fifo_in1                   1.044       994.863
port2.i2s_rx_inst.left_data_ones_compl_i[1]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[1]      0.972       994.972
port2.i2s_rx_inst.left_data_ones_compl_i[2]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[2]      0.972       994.972
port1.i2s_rx_inst.right_data_ones_compl_i[1]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[1]     0.972       994.972
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                      Required            
Instance                                          Reference                     Type        Pin      Net                                        Time         Slack  
                                                  Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI6      un1_o_left_data2_1_i[15]                   1000.000     994.623
port2.i2s_rx_inst.left_data_twos_compl_i[15]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_s_15_0_S0       999.894      994.758
port2.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i_s_15_0_S0      999.894      994.758
port1.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]            999.894      994.758
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI4      un1_o_left_data2_1_i[13]                   1000.000     994.766
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI5      un1_o_left_data2_1_i[14]                   1000.000     994.766
horizontal_port.fifo_left_0_0                     pll1|CLKOS_inferred_clock     FIFO8KB     DI15     un1_fifo_in1_i[15]                         1000.000     994.863
port2.i2s_rx_inst.left_data_twos_compl_i[13]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_cry_13_0_S0     999.894      994.900
port2.i2s_rx_inst.left_data_twos_compl_i[14]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_cry_13_0_S1     999.894      994.900
port1.i2s_rx_inst.right_data_twos_compl_i[13]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[13]            999.894      994.900
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      5.377
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.623

    Number of logic level(s):                10
    Starting point:                          port1.o_ws / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
port1.o_ws                             FD1S3DX     Q        Out     1.284     1.284       -         
o_ws_c                                 Net         -        -       -         -           21        
un1_o_left_data2_1_cry_0_0             CCU2D       A1       In      0.000     1.284       -         
un1_o_left_data2_1_cry_0_0             CCU2D       COUT     Out     1.545     2.828       -         
un1_o_left_data2_1_cry_0               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0             CCU2D       CIN      In      0.000     2.828       -         
un1_o_left_data2_1_cry_1_0             CCU2D       COUT     Out     0.143     2.971       -         
un1_o_left_data2_1_cry_2               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0             CCU2D       CIN      In      0.000     2.971       -         
un1_o_left_data2_1_cry_3_0             CCU2D       COUT     Out     0.143     3.114       -         
un1_o_left_data2_1_cry_4               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0             CCU2D       CIN      In      0.000     3.114       -         
un1_o_left_data2_1_cry_5_0             CCU2D       COUT     Out     0.143     3.257       -         
un1_o_left_data2_1_cry_6               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0             CCU2D       CIN      In      0.000     3.257       -         
un1_o_left_data2_1_cry_7_0             CCU2D       COUT     Out     0.143     3.400       -         
un1_o_left_data2_1_cry_8               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0             CCU2D       CIN      In      0.000     3.400       -         
un1_o_left_data2_1_cry_9_0             CCU2D       COUT     Out     0.143     3.542       -         
un1_o_left_data2_1_cry_10              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0            CCU2D       CIN      In      0.000     3.542       -         
un1_o_left_data2_1_cry_11_0            CCU2D       COUT     Out     0.143     3.685       -         
un1_o_left_data2_1_cry_12              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0            CCU2D       CIN      In      0.000     3.685       -         
un1_o_left_data2_1_cry_13_0            CCU2D       COUT     Out     0.143     3.828       -         
un1_o_left_data2_1_cry_14              Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0              CCU2D       CIN      In      0.000     3.828       -         
un1_o_left_data2_1_s_15_0              CCU2D       S0       Out     0.981     4.809       -         
un1_o_left_data2_1_s_15_0_S0           Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5     INV         A        In      0.000     4.809       -         
vertical_port.fifo_right_1_0_RNO_5     INV         Z        Out     0.568     5.377       -         
un1_o_left_data2_1_i[15]               Net         -        -       -         -           1         
vertical_port.fifo_right_1_0           FIFO8KB     DI6      In      0.000     5.377       -         
====================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                   Arrival            
Instance                          Reference     Type        Pin      Net                     Time        Slack  
                                  Clock                                                                         
----------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  System        EHXPLLJ     LOCK     lock                    0.000       994.676
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO9      horizontal_out_c[0]     0.000       996.369
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO10     horizontal_out_c[1]     0.000       996.512
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO11     horizontal_out_c[2]     0.000       996.512
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO12     horizontal_out_c[3]     0.000       996.655
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO13     horizontal_out_c[4]     0.000       996.655
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO14     horizontal_out_c[5]     0.000       996.798
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO15     horizontal_out_c[6]     0.000       996.798
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO16     horizontal_out_c[7]     0.000       996.941
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO17     horizontal_out_c[8]     0.000       996.941
================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required            
Instance                       Reference     Type         Pin     Net                             Time         Slack  
                               Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------
zcr2.zcr_count_temp[0]         System        FD1P3DX      SP      zcr_count_tempe                 999.528      994.676
zcr2.zcr_count_temp[1]         System        FD1P3DX      SP      zcr_count_tempe                 999.528      994.676
zcr2.zcr_count_temp[2]         System        FD1P3DX      SP      zcr_count_tempe                 999.528      994.676
zcr2.zcr_count_temp[3]         System        FD1P3DX      SP      zcr_count_tempe                 999.528      994.676
zcr2.zcr_count_temp[4]         System        FD1P3DX      SP      zcr_count_tempe                 999.528      994.676
subMean1_subMean_outio[15]     System        OFS1P3DX     D       un2_subMean_out_s_15_0_S0       999.894      996.369
subMean1_subMean_outio[13]     System        OFS1P3DX     D       un2_subMean_out_cry_13_0_S0     999.894      996.512
subMean1_subMean_outio[14]     System        OFS1P3DX     D       un2_subMean_out_cry_13_0_S1     999.894      996.512
subMean1_subMean_outio[11]     System        OFS1P3DX     D       un2_subMean_out_cry_11_0_S0     999.894      996.655
subMean1_subMean_outio[12]     System        OFS1P3DX     D       un2_subMean_out_cry_11_0_S1     999.894      996.655
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      4.852
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 994.676

    Number of logic level(s):                4
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            zcr2.zcr_count_temp[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                                  EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                                              Net          -        -       -         -           7         
zcr2.un2_i_sys_rst_i_i_o2                         ORCALUT4     C        In      0.000     0.000       -         
zcr2.un2_i_sys_rst_i_i_o2                         ORCALUT4     Z        Out     1.594     1.594       -         
un2_i_sys_rst_i_i_o2                              Net          -        -       -         -           172       
zcr2.zcr_count_temp16_0_0_a2_i                    ORCALUT4     A        In      0.000     1.594       -         
zcr2.zcr_count_temp16_0_0_a2_i                    ORCALUT4     Z        Out     1.017     2.610       -         
zcr_count_temp16_0_0_a2_i                         Net          -        -       -         -           1         
zcr2.zcr_count_temp16_0_0_a2_i_RNI8BBO            ORCALUT4     A        In      0.000     2.610       -         
zcr2.zcr_count_temp16_0_0_a2_i_RNI8BBO            ORCALUT4     Z        Out     1.017     3.627       -         
N_408                                             Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_a2_24_RNI2D0H1[0]     ORCALUT4     B        In      0.000     3.627       -         
zcr2.un72_not_previous_62_i_a2_24_RNI2D0H1[0]     ORCALUT4     Z        Out     1.225     4.852       -         
zcr_count_tempe                                   Net          -        -       -         -           5         
zcr2.zcr_count_temp[0]                            FD1P3DX      SP       In      0.000     4.852       -         
================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 353 of 54912 (1%)
PIC Latch:       0
I/O cells:       107
Block Rams : 4 of 240 (1%)


Details:
CCU2D:          76
EHXPLLJ:        1
FD1P3AX:        4
FD1P3DX:        227
FD1S3AX:        1
FD1S3DX:        88
FD1S3IX:        7
FIFO8KB:        4
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            85
OB:             104
OFS1P3DX:       24
ORCALUT4:       282
OSCH:           1
PFUMX:          3
PUR:            1
ROM128X1A:      1
VHI:            14
VLO:            14
false:          2
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 34MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Mar 27 22:49:46 2017

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "D:/UIUC/2017_Spring/ECE_396/beamforming/impl1" -path "D:/UIUC/2017_Spring/ECE_396/beamforming"   "D:/UIUC/2017_Spring/ECE_396/beamforming/impl1/i2s_small_impl1.edi" "i2s_small_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="window_size"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="threshold"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="window_size"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="window_size"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ACTIVE"  />
Writing the design to i2s_small_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO3L" -d LCMXO3L-6900C  -p "C:/lscc/diamond/3.8_x64/ispfpga/xo3c00a/data"  -p "D:/UIUC/2017_Spring/ECE_396/beamforming/impl1" -p "D:/UIUC/2017_Spring/ECE_396/beamforming"  "i2s_small_impl1.ngo" "i2s_small_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'i2s_small_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT_0" arg2="port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1_0" arg2="port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0_0" arg2="port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1_0" arg2="port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_COUT" arg2="port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_S1" arg2="port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S0" arg2="port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S1" arg2="port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT" arg2="port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1" arg2="port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0" arg2="port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1" arg2="port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un1_sum_0_s_19_0_COUT" arg2="subMean1/un1_sum_0_s_19_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un1_sum_0_s_19_0_S1" arg2="subMean1/un1_sum_0_s_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un1_sum_0_cry_0_0_S0" arg2="subMean1/un1_sum_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un1_sum_0_cry_0_0_S1" arg2="subMean1/un1_sum_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un2_subMean_out_s_15_0_COUT" arg2="subMean1/un2_subMean_out_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un2_subMean_out_s_15_0_S1" arg2="subMean1/un2_subMean_out_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un2_subMean_out_cry_0_0_S0" arg2="subMean1/un2_subMean_out_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="subMean1/un2_subMean_out_cry_0_0_S1" arg2="subMean1/un2_subMean_out_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ste2/un3_window_count_1_cry_5_0_COUT" arg2="ste2/un3_window_count_1_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ste2/un3_window_count_1_cry_0_0_S0" arg2="ste2/un3_window_count_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ste2/un3_window_count_1_cry_0_0_S1" arg2="ste2/un3_window_count_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="zcr2/zcr_count_temp_cry_0_COUT[3]" arg2="zcr2/zcr_count_temp_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="zcr2/zcr_count_temp_cry_0_S0[0]" arg2="zcr2/zcr_count_temp_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f1/un1_counter_cry_5_0_COUT" arg2="f1/un1_counter_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f1/un1_counter_cry_0_0_S0" arg2="f1/un1_counter_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCH_inst_SEDSTDBY" arg2="OSCH_inst_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_o_left_data2_1_i_i[0]" arg2="un1_o_left_data2_1_i_i[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_fifo_in1_cry_0_0_S1" arg2="un1_fifo_in1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_o_left_data2_1_cry_0_0_S0" arg2="un1_o_left_data2_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_o_left_data2_1_s_15_0_S1" arg2="un1_o_left_data2_1_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_o_left_data2_1_s_15_0_COUT" arg2="un1_o_left_data2_1_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_fifo_in1_cry_0_0_S0" arg2="un1_fifo_in1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_fifo_in1_s_15_0_S1" arg2="un1_fifo_in1_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un1_fifo_in1_s_15_0_COUT" arg2="un1_fifo_in1_s_15_0_COUT"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="36"  />

Design Results:
    942 blocks expanded
Complete the first expansion.
Writing 'i2s_small_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "i2s_small_impl1.ngd" -o "i2s_small_impl1_map.ncd" -pr "i2s_small_impl1.prf" -mp "i2s_small_impl1.mrp" -lpf "D:/UIUC/2017_Spring/ECE_396/beamforming/impl1/i2s_small_impl1_synplify.lpf" -lpf "D:/UIUC/2017_Spring/ECE_396/beamforming/i2s_small.lpf" -c 0            
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: i2s_small_impl1.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="un2_i_sys_rst_i_i_o2"  />



Design Summary:
   Number of registers:    353 out of  7485 (5%)
      PFU registers:          327 out of  6864 (5%)
      PIO registers:           26 out of   621 (4%)
   Number of SLICEs:       268 out of  3432 (8%)
      SLICEs as Logic/ROM:    268 out of  3432 (8%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         76 out of  3432 (2%)
   Number of LUT4s:        522 out of  6864 (8%)
      Number used as logic LUTs:        370
      Number used as distributed RAM:     0
      Number used as ripple logic:      152
      Number used as shift registers:     0
   Number of PIO sites used: 107 + 4(JTAG) out of 207 (54%)
   Number of block RAMs:  4 out of 26 (15%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net osc_clk: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net o_sck_c: 3 loads, 3 rising, 0 falling (Driver: div8/clk_track )
     Net fpga_clk: 151 loads, 151 rising, 0 falling (Driver: my_pll/PLLInst_0 )
     Net mclk_c: 88 loads, 88 rising, 0 falling (Driver: my_pll/PLLInst_0 )
   Number of Clock Enables:  79
     Net un2_i_sys_rst_i: 3 loads, 0 LSLICEs
     Net r_reg_RNIOPPB1_0[1]: 56 loads, 54 LSLICEs
     Net o_left_vld: 1 loads, 0 LSLICEs
     Net wr_en2: 2 loads, 0 LSLICEs
     Net subMean_left_valid_c: 18 loads, 0 LSLICEs
     Net ste2/N_9_i: 1 loads, 1 LSLICEs
     Net rd_en1: 2 loads, 0 LSLICEs
     Net zcr2.zcr_count_1_sqmuxa: 5 loads, 0 LSLICEs
     Net zcr2/zcr_window[63]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[0]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/N_72: 1 loads, 1 LSLICEs
     Net zcr2/N_68: 1 loads, 1 LSLICEs
     Net zcr2/N_66: 1 loads, 1 LSLICEs
     Net zcr2/N_56: 1 loads, 1 LSLICEs
     Net zcr2/N_54: 1 loads, 1 LSLICEs
     Net zcr2/N_52: 1 loads, 1 LSLICEs
     Net zcr2/N_40: 1 loads, 1 LSLICEs
     Net zcr2/N_38: 1 loads, 1 LSLICEs
     Net zcr2/N_31: 1 loads, 1 LSLICEs
     Net zcr2/N_26: 1 loads, 1 LSLICEs
     Net zcr2/N_24: 1 loads, 1 LSLICEs
     Net zcr2/N_101: 1 loads, 1 LSLICEs
     Net zcr2/N_99: 1 loads, 1 LSLICEs
     Net zcr2/N_87: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[18]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[19]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/N_69: 1 loads, 1 LSLICEs
     Net zcr2/N_67: 1 loads, 1 LSLICEs
     Net zcr2/N_65: 1 loads, 1 LSLICEs
     Net zcr2/N_55: 1 loads, 1 LSLICEs
     Net zcr2/N_53: 1 loads, 1 LSLICEs
     Net zcr2/N_51: 1 loads, 1 LSLICEs
     Net zcr2/N_49: 1 loads, 1 LSLICEs
     Net zcr2/N_47: 1 loads, 1 LSLICEs
     Net zcr2/N_45: 1 loads, 1 LSLICEs
     Net zcr2/N_43: 1 loads, 1 LSLICEs
     Net zcr2/N_41: 1 loads, 1 LSLICEs
     Net zcr2/N_71: 1 loads, 1 LSLICEs
     Net zcr2/N_29: 1 loads, 1 LSLICEs
     Net zcr2/N_42: 1 loads, 1 LSLICEs
     Net zcr2/N_58: 1 loads, 1 LSLICEs
     Net i_sys_rst_i: 1 loads, 1 LSLICEs
     Net zcr2/N_74: 1 loads, 1 LSLICEs
     Net zcr2/N_76: 1 loads, 1 LSLICEs
     Net zcr2/N_95: 1 loads, 1 LSLICEs
     Net zcr2/N_97: 1 loads, 1 LSLICEs
     Net zcr2/N_39: 1 loads, 1 LSLICEs
     Net zcr2/N_22: 1 loads, 1 LSLICEs
     Net zcr2/N_78: 1 loads, 1 LSLICEs
     Net zcr2/N_33: 1 loads, 1 LSLICEs
     Net zcr2/N_80: 1 loads, 1 LSLICEs
     Net zcr2/N_35: 1 loads, 1 LSLICEs
     Net zcr2/N_57: 1 loads, 1 LSLICEs
     Net zcr2/N_44: 1 loads, 1 LSLICEs
     Net zcr2/N_59: 1 loads, 1 LSLICEs
     Net zcr2/N_46: 1 loads, 1 LSLICEs
     Net zcr2/N_61: 1 loads, 1 LSLICEs
     Net zcr2/N_63: 1 loads, 1 LSLICEs
     Net zcr2/N_48: 1 loads, 1 LSLICEs
     Net zcr2/N_50: 1 loads, 1 LSLICEs
     Net zcr2/N_73: 1 loads, 1 LSLICEs
     Net zcr2/N_75: 1 loads, 1 LSLICEs
     Net zcr2/N_77: 1 loads, 1 LSLICEs
     Net zcr2/N_60: 1 loads, 1 LSLICEs
     Net zcr2/N_79: 1 loads, 1 LSLICEs
     Net zcr2/N_81: 1 loads, 1 LSLICEs
     Net zcr2/N_62: 1 loads, 1 LSLICEs
     Net zcr2/N_64: 1 loads, 1 LSLICEs
     Net zcr2/N_103: 1 loads, 1 LSLICEs
     Net zcr2/N_89: 1 loads, 1 LSLICEs
     Net zcr2/N_70: 1 loads, 1 LSLICEs
     Net zcr2/N_91: 1 loads, 1 LSLICEs
     Net zcr2/N_93: 1 loads, 1 LSLICEs
     Net zcr2/zcr_count_tempe: 3 loads, 3 LSLICEs
     Net zcr2/N_291_i: 2 loads, 2 LSLICEs
     Net port2/i2s_rx_inst/left_data_reg_i_cnv[0]: 8 loads, 8 LSLICEs
     Net ws_i_RNI5U2R1: 2 loads, 2 LSLICEs
     Net ws_reg_i_RNID2EK1: 16 loads, 16 LSLICEs
     Net r_reg_RNIOPPB1[1]: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net un2_i_sys_rst_i_i_o2 merged into GSR:  169
   Number of LSRs:  4
     Net rst_c: 1 loads, 0 LSLICEs
     Net i_sys_rst: 91 loads, 86 LSLICEs
     Net un2_i_sys_rst_i_i_o2: 1 loads, 0 LSLICEs
     Net f1/N_11: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i_sys_rst: 92 loads
     Net zcr2/N_292: 64 loads
     Net zcr2/zcr_window[1]_4[15]: 63 loads
     Net zcr2/window_count[2]: 58 loads
     Net r_reg_RNIOPPB1_0[1]: 57 loads
     Net zcr2/window_count[3]: 56 loads
     Net zcr2/window_count[4]: 54 loads
     Net zcr2/window_count[5]: 51 loads
     Net zcr2/un3lto1: 47 loads
     Net zcr2/un3lto0: 40 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 40 MB

Dumping design to file i2s_small_impl1_map.ncd.

trce -f "i2s_small_impl1.mt" -o "i2s_small_impl1.tw1" "i2s_small_impl1_map.ncd" "i2s_small_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file i2s_small_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Mon Mar 27 22:49:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o i2s_small_impl1.tw1 -gui -msgset D:/UIUC/2017_Spring/ECE_396/beamforming/promote.xml i2s_small_impl1_map.ncd i2s_small_impl1.prf 
Design file:     i2s_small_impl1_map.ncd
Preference file: i2s_small_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5691 paths, 3 nets, and 2017 connections (84.75% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Mon Mar 27 22:49:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o i2s_small_impl1.tw1 -gui -msgset D:/UIUC/2017_Spring/ECE_396/beamforming/promote.xml i2s_small_impl1_map.ncd i2s_small_impl1.prf 
Design file:     i2s_small_impl1_map.ncd
Preference file: i2s_small_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5691 paths, 3 nets, and 2029 connections (85.25% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

mpartrce -p "i2s_small_impl1.p2t" -f "i2s_small_impl1.p3t" -tf "i2s_small_impl1.pt" "i2s_small_impl1_map.ncd" "i2s_small_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "i2s_small_impl1_map.ncd"
Mon Mar 27 22:49:55 2017

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/UIUC/2017_Spring/ECE_396/beamforming/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF i2s_small_impl1_map.ncd i2s_small_impl1.dir/5_1.ncd i2s_small_impl1.prf
Preference file: i2s_small_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file i2s_small_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 36.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)  107+4(JTAG)/336     33% used
                 107+4(JTAG)/207     54% bonded
   IOLOGIC           26/336           7% used

   SLICE            268/3432          7% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   EBR                4/26           15% used
   PLL                1/2            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 975
Number of Connections: 2380
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   0 out of 107 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    fpga_clk (driver: my_pll/PLLInst_0, clk load #: 150)
    mclk_c (driver: my_pll/PLLInst_0, clk load #: 88)


The following 4 signals are selected to use the secondary clock routing resources:
    i_sys_rst (driver: SLICE_77, clk load #: 0, sr load #: 91, ce load #: 0)
    r_reg_RNIOPPB1_0[1] (driver: SLICE_307, clk load #: 0, sr load #: 0, ce load #: 56)
    subMean_left_valid_c (driver: subMean1/SLICE_175, clk load #: 0, sr load #: 0, ce load #: 18)
    ws_reg_i_RNID2EK1 (driver: SLICE_323, clk load #: 0, sr load #: 0, ce load #: 16)

Signal un2_i_sys_rst_i_i_o2 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
.....................
Placer score = 181541.
Finished Placer Phase 1.  REAL time: 15 secs 

Starting Placer Phase 2.
.
Placer score =  179344
Finished Placer Phase 2.  REAL time: 15 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "fpga_clk" from CLKOP on comp "my_pll/PLLInst_0" on PLL site "LPLL", clk load = 150
  PRIMARY "mclk_c" from CLKOS on comp "my_pll/PLLInst_0" on PLL site "LPLL", clk load = 88
  SECONDARY "i_sys_rst" from F1 on comp "SLICE_77" on site "R14C18C", clk load = 0, ce load = 0, sr load = 91
  SECONDARY "r_reg_RNIOPPB1_0[1]" from F0 on comp "SLICE_307" on site "R14C20D", clk load = 0, ce load = 56, sr load = 0
  SECONDARY "subMean_left_valid_c" from Q0 on comp "subMean1/SLICE_175" on site "R14C20C", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "ws_reg_i_RNID2EK1" from F1 on comp "SLICE_323" on site "R14C20B", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   107 + 4(JTAG) out of 336 (33.0%) PIO sites used.
   107 + 4(JTAG) out of 207 (53.6%) bonded PIO sites used.
   Number of PIO comps: 107; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 31 / 51 ( 60%) | 2.5V       | -         |
| 1        | 27 / 52 ( 51%) | 2.5V       | -         |
| 2        | 34 / 52 ( 65%) | 2.5V       | -         |
| 3        | 0 / 16 (  0%)  | -          | -         |
| 4        | 10 / 16 ( 62%) | 2.5V       | -         |
| 5        | 5 / 20 ( 25%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 15 secs 

Dumping design to file i2s_small_impl1.dir/5_1.ncd.

0 connections routed; 2380 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1&#xA;   Signal=o_sck_c loads=10 clock_loads=3"  />

Completed router resource preassignment. Real time: 17 secs 

Start NBR router at 22:50:12 03/27/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:50:12 03/27/17

Start NBR section for initial routing at 22:50:13 03/27/17
Level 4, iteration 1
95(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.163ns/0.000ns; real time: 18 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:50:13 03/27/17
Level 4, iteration 1
36(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.618ns/0.000ns; real time: 18 secs 
Level 4, iteration 2
14(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.557ns/0.000ns; real time: 18 secs 
Level 4, iteration 3
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.557ns/0.000ns; real time: 19 secs 
Level 4, iteration 4
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.557ns/0.000ns; real time: 19 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.557ns/0.000ns; real time: 19 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:50:14 03/27/17

Start NBR section for re-routing at 22:50:14 03/27/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.557ns/0.000ns; real time: 19 secs 

Start NBR section for post-routing at 22:50:14 03/27/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 18.557ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1&#xA;   Signal=o_sck_c loads=10 clock_loads=3"  />

Total CPU time 20 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  2380 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file i2s_small_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 18.557
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.290
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 20 secs 
Total REAL time to completion: 20 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "i2s_small_impl1.t2b" -w "i2s_small_impl1.ncd" "i2s_small_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file i2s_small_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from i2s_small_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.92.
 
Saving bit stream in "i2s_small_impl1.bit".
