Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Tue Jun  3 22:29:14 2025
****************************************

  Startpoint: q_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: q_reg[15] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: SYS_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  q_reg[0]/CP (SDFCNQD0HPBWP)                      0.00      0.00 r
  q_reg[0]/Q (SDFCNQD0HPBWP)                       0.38      0.38 r
  add_15/U_2/CO (HA1D0HPBWP)                       0.14      0.51 r
  add_15/U_5/CO (HA1D0HPBWP)                       0.11      0.63 r
  add_15/U_7/CO (HA1D0HPBWP)                       0.11      0.73 r
  add_15/U_10/CO (HA1D0HPBWP)                      0.11      0.84 r
  add_15/U_12/CO (HA1D0HPBWP)                      0.11      0.95 r
  add_15/U_15/CO (HA1D0HPBWP)                      0.11      1.07 r
  add_15/U_17/CO (HA1D0HPBWP)                      0.11      1.18 r
  add_15/U_20/CO (HA1D0HPBWP)                      0.11      1.29 r
  add_15/U_22/CO (HA1D0HPBWP)                      0.11      1.40 r
  add_15/U_25/CO (HA1D0HPBWP)                      0.11      1.50 r
  add_15/U_27/CO (HA1D0HPBWP)                      0.11      1.61 r
  add_15/U_30/CO (HA1D0HPBWP)                      0.11      1.72 r
  add_15/U_32/CO (HA1D0HPBWP)                      0.11      1.84 r
  add_15/U_35/CO (HA1D0HPBWP)                      0.09      1.93 r
  add_15/ctmi_23/ZN (MAOI22D0HPBWP)                0.13      2.07 r
  q_reg[15]/D (SDFCNQD0HPBWP)                      0.00      2.07 r
  data arrival time                                          2.07

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  q_reg[15]/CP (SDFCNQD0HPBWP)                     0.00     10.00 r
  clock uncertainty                               -0.30      9.70
  library setup time                              -0.08      9.62
  data required time                                         9.62
  ------------------------------------------------------------------------
  data required time                                         9.62
  data arrival time                                         -2.07
  ------------------------------------------------------------------------
  slack (MET)                                                7.55


1
