// Seed: 2517516304
module module_0 (
    output wor id_0,
    output wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    output wand id_8
);
  uwire id_10, id_11 = id_3;
  id_12(
      1, 1'b0
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    output wire id_9,
    input wor id_10,
    output supply1 id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    output tri id_20,
    input supply1 id_21,
    output tri id_22,
    output uwire id_23,
    output wire id_24,
    input uwire id_25,
    input wor id_26,
    input uwire id_27,
    input wor id_28,
    input supply0 id_29,
    input tri0 id_30
);
  wire id_32, id_33;
  module_0(
      id_19, id_22, id_21, id_27, id_9, id_10, id_19, id_14, id_15
  );
  wire id_34, id_35;
endmodule
