#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 18:25:39 2018
# Process ID: 12308
# Current directory: C:/git/SR/lab5/vp_bin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3772 C:\git\SR\lab5\vp_bin\vp_bin.xpr
# Log file: C:/git/SR/lab5/vp_bin/vivado.log
# Journal file: C:/git/SR/lab5/vp_bin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab5/vp_bin/vp_bin.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/lut_binarize.coe}] [get_ips r_lut]
generate_target all [get_files  C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci]
catch { config_ip_cache -export [get_ips -all r_lut] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -no_script -sync -force -quiet
reset_run r_lut_synth_1
launch_runs -jobs 8 r_lut_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/r_lut/r_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/lut_binarize.coe}] [get_ips g_lut]
generate_target all [get_files  C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci]
catch { config_ip_cache -export [get_ips -all g_lut] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -no_script -sync -force -quiet
reset_run g_lut_synth_1
launch_runs -jobs 8 g_lut_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/g_lut/g_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {C:/git/SR/lab5/vp_bin/lut_binarize.coe}] [get_ips b_lut]
generate_target all [get_files  C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci]
catch { config_ip_cache -export [get_ips -all b_lut] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -no_script -sync -force -quiet
reset_run b_lut_synth_1
launch_runs -jobs 8 b_lut_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/ip/b_lut/b_lut.xci] -directory C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files -ipstatic_source_dir C:/git/SR/lab5/vp_bin/vp_bin.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/questa} {riviera=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab5/vp_bin/vp_bin.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir C:/git/SR/IP/vp_bin -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/git/SR/IP/vp_bin/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/IP/vp_bin c:/git/SR/IP/vp_bin/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/git/SR/IP/vp_bin c:/git/SR/lab5} [current_project]
update_ip_catalog
