*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 4 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2595381 heartbeat IPC: 3.853 cumulative IPC: 3.853 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5186375 heartbeat IPC: 3.85952 cumulative IPC: 3.85626 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6482244 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29451264 heartbeat IPC: 0.412118 cumulative IPC: 0.217684 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 75359836 heartbeat IPC: 0.217824 cumulative IPC: 0.217778 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 122246741 heartbeat IPC: 0.213279 cumulative IPC: 0.215956 (Simulation time: 0 hr 5 min 51 sec) 
Finished CPU 0 instructions: 25000002 cycles: 115764498 cumulative IPC: 0.215956 (Simulation time: 0 hr 5 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.215956 instructions: 25000002 cycles: 115764498
cpu0_DTLB TOTAL     ACCESS:    4473797  HIT:    4439750  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1988192  HIT:    1983571  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2485605  HIT:    2456179  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 458.503 cycles
cpu0_ITLB TOTAL     ACCESS:     473333  HIT:     473333  MISS:          0
cpu0_ITLB LOAD      ACCESS:     473333  HIT:     473333  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     548831  HIT:     548831  MISS:          0
cpu0_L1I LOAD      ACCESS:     548831  HIT:     548831  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 828.182 cycles
cpu0_L1D TOTAL     ACCESS:    5760331  HIT:    3809764  MISS:    1950567
cpu0_L1D LOAD      ACCESS:    1371563  HIT:    1076007  MISS:     295556
cpu0_L1D RFO       ACCESS:    4371243  HIT:    2716241  MISS:    1655002
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17525  HIT:      17516  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 821.614 cycles
cpu0_L2C TOTAL     ACCESS:    3735857  HIT:    2509024  MISS:    1226833
cpu0_L2C LOAD      ACCESS:     295556  HIT:      81574  MISS:     213982
cpu0_L2C RFO       ACCESS:    1655001  HIT:     739308  MISS:     915693
cpu0_L2C PREFETCH  ACCESS:     130265  HIT:      33172  MISS:      97093
cpu0_L2C WRITEBACK ACCESS:    1655026  HIT:    1654970  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     330558  ISSUED:     319658  USEFUL:      97974  USELESS:      13721
cpu0_L2C AVERAGE MISS LATENCY: 1383.69 cycles
LLC TOTAL     ACCESS:    2237676  HIT:    1022609  MISS:    1215067
LLC LOAD      ACCESS:     199328  HIT:      50478  MISS:     148850
LLC RFO       ACCESS:     915636  HIT:      29081  MISS:     886555
LLC PREFETCH  ACCESS:     206772  HIT:      27161  MISS:     179611
LLC WRITEBACK ACCESS:     915931  HIT:     915889  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1522.08 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      73030  ROW_BUFFER_MISS:    1141995
 DBUS AVG_CONGESTED_CYCLE:    4.00089
 WQ ROW_BUFFER_HIT:      17418  ROW_BUFFER_MISS:     869845  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 264.025
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
