/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [11:0] _06_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [33:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [28:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_8z[2] ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_0_23z = celloutsig_0_16z[0] ? in_data[3] : _00_;
  assign celloutsig_1_11z = !(celloutsig_1_7z[1] ? celloutsig_1_7z[0] : celloutsig_1_1z[0]);
  assign celloutsig_0_15z = !(celloutsig_0_8z[1] ? _00_ : celloutsig_0_6z);
  assign celloutsig_0_5z = ~_01_;
  assign celloutsig_0_32z = celloutsig_0_23z ^ celloutsig_0_31z[3];
  assign celloutsig_0_3z = in_data[69] ^ in_data[32];
  assign celloutsig_0_4z = celloutsig_0_3z ^ _02_;
  assign celloutsig_1_0z = in_data[119] ^ in_data[104];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z[2];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ^ in_data[133];
  assign celloutsig_1_18z = celloutsig_1_11z ^ in_data[107];
  assign celloutsig_0_75z = ~(in_data[86] ^ celloutsig_0_37z[1]);
  assign celloutsig_1_7z = celloutsig_1_5z[7:4] + { celloutsig_1_5z[18:17], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z } + in_data[157:153];
  assign celloutsig_0_13z = celloutsig_0_12z[15:13] + celloutsig_0_9z[14:12];
  reg [11:0] _23_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _23_ <= 12'h000;
    else _23_ <= in_data[42:31];
  assign { _06_[11:9], _02_, _06_[7:3], _01_, _06_[1:0] } = _23_;
  reg [9:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 10'h000;
    else _24_ <= { _06_[9], _02_, _06_[7:3], _01_, _06_[1:0] };
  assign { _04_, _05_[8], _03_, _05_[6:3], _00_, _05_[1:0] } = _24_;
  assign celloutsig_0_33z = { celloutsig_0_24z[15:7], celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_32z } & celloutsig_0_24z[24:9];
  assign celloutsig_0_25z = { in_data[19:4], celloutsig_0_6z, celloutsig_0_14z } & { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[161:160], celloutsig_1_0z } / { 1'h1, in_data[131:130] };
  assign celloutsig_1_4z = in_data[115:106] / { 1'h1, in_data[110:102] };
  assign celloutsig_1_10z = celloutsig_1_8z[4] & ~(celloutsig_1_9z);
  assign celloutsig_0_22z = celloutsig_0_4z & ~(celloutsig_0_2z);
  assign celloutsig_0_29z = celloutsig_0_25z[14:11] * celloutsig_0_16z[4:1];
  assign celloutsig_0_37z = celloutsig_0_24z[6] ? celloutsig_0_12z[15:4] : { celloutsig_0_33z[9:0], celloutsig_0_32z, celloutsig_0_23z };
  assign celloutsig_0_7z = in_data[63] ? { _05_[6:3], _00_, _05_[1] } : { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_13z = celloutsig_1_7z[1] ? { celloutsig_1_5z[9:1], celloutsig_1_1z } : { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_6z ? { celloutsig_0_9z[17:11], celloutsig_0_11z, _06_[11:9], _02_, _06_[7:3], _01_, _06_[1:0] } : { _06_[11:9], _02_, _06_[7:3], _01_, _06_[1:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_27z = celloutsig_0_6z ? { celloutsig_0_8z[4:3], celloutsig_0_14z, celloutsig_0_4z } : { celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[12] & in_data[77];
  assign celloutsig_0_6z = in_data[37] & celloutsig_0_2z;
  assign celloutsig_1_9z = celloutsig_1_7z[2] & celloutsig_1_7z[0];
  assign celloutsig_0_74z = ~^ celloutsig_0_37z[6:3];
  assign celloutsig_0_21z = { celloutsig_0_12z[18], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z } << { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_18z[6:2], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_3z } << celloutsig_0_12z[24:0];
  assign celloutsig_0_31z = { celloutsig_0_7z[1], celloutsig_0_21z } <<< { celloutsig_0_29z[3:2], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_1_5z = { celloutsig_1_4z[3:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } <<< in_data[143:115];
  assign celloutsig_0_8z = { _01_, _06_[1:0], celloutsig_0_5z, celloutsig_0_3z } <<< { _06_[4:3], _01_, _06_[1:0] };
  assign celloutsig_1_19z = celloutsig_1_13z[4:2] <<< { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_9z = { _04_, _05_[8], _03_, _05_[6], celloutsig_0_2z, _06_[11:9], _02_, _06_[7:3], _01_, _06_[1:0], _04_, _05_[8], _03_, _05_[6:3], _00_, _05_[1:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } <<< in_data[37:4];
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z } <<< { celloutsig_0_11z[3:0], celloutsig_0_15z };
  assign celloutsig_0_18z = in_data[35:29] ~^ { celloutsig_0_13z[1], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_12z[25:16], celloutsig_0_3z } ~^ { _05_[8], _03_, _05_[6:3], _00_, _05_[1:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = { _06_[7:3], _01_, _06_[1] } ^ { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z };
  assign { _05_[9], _05_[7], _05_[2] } = { _04_, _03_, _00_ };
  assign { _06_[8], _06_[2] } = { _02_, _01_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
