git clone --depth 1 --no-tags https://github.com/Lingzp/multply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586135196
git clone --depth 1 --no-tags https://github.com/LeeJS00/PlacementGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586776647
git clone --depth 1 --no-tags https://github.com/jeonggunlee/SimpleMIPSonFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586772201
git clone --depth 1 --no-tags https://github.com/ahahahahah1/CS220-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589210899
git clone --depth 1 --no-tags https://github.com/djkabutar/FPGA_miner_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586171785
git clone --depth 1 --no-tags https://github.com/yanyiyang2000/verilog-old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584221036
git clone --depth 1 --no-tags https://github.com/UTN-BA-Sats/cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584922571
git clone --depth 1 --no-tags https://github.com/Ultimos2020/Ripple_carry_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585239427
git clone --depth 1 --no-tags https://github.com/SuperMB/Debounce_ArcticFoxBlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587245055
git clone --depth 1 --no-tags https://github.com/CedricKuang/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587510125
git clone --depth 1 --no-tags https://github.com/juhiyon/spi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586692788
git clone --depth 1 --no-tags https://github.com/SiangYong/FPGA-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586565535
git clone --depth 1 --no-tags https://github.com/yngmky24/LogicDesignFinalDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587185567
git clone --depth 1 --no-tags https://github.com/kmakhno/SD_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584913609
git clone --depth 1 --no-tags https://github.com/ereiss123/FPGA_Morse_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584027908
git clone --depth 1 --no-tags https://github.com/yth345/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583843964
git clone --depth 1 --no-tags https://github.com/Pacorg23/verylog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584056862
git clone --depth 1 --no-tags https://github.com/AmirHosseinYari2002/Single_Cycle_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585528382
git clone --depth 1 --no-tags https://github.com/DoniaGameel/Architecture-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585572716
git clone --depth 1 --no-tags https://github.com/PChandraSekharReddy/MIPS-6-Stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586226677
git clone --depth 1 --no-tags https://github.com/College-Projects-2019-2024/APB-portocol-GPIOandUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583887938
git clone --depth 1 --no-tags https://github.com/shenhuawh/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583906101
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Metis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583972124
git clone --depth 1 --no-tags https://github.com/ESN2022/GU_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589571147
git clone --depth 1 --no-tags https://github.com/zhang123-lf/uart-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588494047
git clone --depth 1 --no-tags https://github.com/anthonyle-ql/chipalliance_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587802198
git clone --depth 1 --no-tags https://github.com/bleronmorina/CPU24BitFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587879271
git clone --depth 1 --no-tags https://github.com/NimmakayalaSudha/JPEG-Image-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587838642
git clone --depth 1 --no-tags https://github.com/yaseenahmed02/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589041848
git clone --depth 1 --no-tags https://github.com/G-uit-student/CNN_Zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585282705
git clone --depth 1 --no-tags https://github.com/cg56/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584054998
git clone --depth 1 --no-tags https://github.com/ESN2022/LOUGHLIMI_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589525833
git clone --depth 1 --no-tags https://github.com/ESN2022/AFARI_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589535639
git clone --depth 1 --no-tags https://github.com/cacokt/riscv_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587349952
git clone --depth 1 --no-tags https://github.com/soshiKyutech/pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588280976
git clone --depth 1 --no-tags https://github.com/Naimehossein77/verilog_codes-3-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588254064
git clone --depth 1 --no-tags https://github.com/othmane99/Lab1OthmaneESN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585162770
git clone --depth 1 --no-tags https://github.com/KyleBae1017/COSE222_CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584679730
git clone --depth 1 --no-tags https://github.com/KanishR1/adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584985213
git clone --depth 1 --no-tags https://github.com/piyush01028/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584769336
git clone --depth 1 --no-tags https://github.com/elif-t/vernam_chipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588606922
git clone --depth 1 --no-tags https://github.com/tima8816811/FPGA-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584485056
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/32-bit-5-stage-pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584384126
git clone --depth 1 --no-tags https://github.com/mdgunathilaka/TrafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584499564
git clone --depth 1 --no-tags https://github.com/e7639/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584596489
git clone --depth 1 --no-tags https://github.com/ReemAbdelbary/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585365782
git clone --depth 1 --no-tags https://github.com/ylljetakicaj/CPU-24bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585285581
git clone --depth 1 --no-tags https://github.com/Nirbhay-Kumar-Shyam/KGP-RICS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585464397
git clone --depth 1 --no-tags https://github.com/rrrryannn/FPGA-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586530966
git clone --depth 1 --no-tags https://github.com/PatrickkMo/SUTD-CS-1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586413345
git clone --depth 1 --no-tags https://github.com/burntchow/Logic-Block-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583982970
git clone --depth 1 --no-tags https://github.com/AbdelrhmanRady/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585617770
git clone --depth 1 --no-tags https://github.com/Ahmed-Zein/UART-and-GPIO-controller-with-ABP-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584025832
git clone --depth 1 --no-tags https://github.com/evsenin/Libero_HDL_Simulink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586277448
git clone --depth 1 --no-tags https://github.com/ESN2022/kurklu_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588563397
git clone --depth 1 --no-tags https://github.com/ESN2022/Kanaan_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588384534
git clone --depth 1 --no-tags https://github.com/C109112162/FPGA_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587627583
git clone --depth 1 --no-tags https://github.com/kunal-kumar10/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583930496
git clone --depth 1 --no-tags https://github.com/Ali-Ahmadii/32Bit_SingleCycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583969907
git clone --depth 1 --no-tags https://github.com/yangboy881/C109112130_FPGA_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585865009
git clone --depth 1 --no-tags https://github.com/xiu137/strong_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585872101
git clone --depth 1 --no-tags https://github.com/943861lkfH/Prima.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587239453
git clone --depth 1 --no-tags https://github.com/zhiyang-jzy/fpga-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587310696
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/eFPGA_4X4_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583883064
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/eFPGA_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583867727
git clone --depth 1 --no-tags https://github.com/youmnaMahmoudd/UART-AND-GPIO-AS-APB-SLAVES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584022013
git clone --depth 1 --no-tags https://github.com/mahshidhp/CA-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583891326
git clone --depth 1 --no-tags https://github.com/oreomustdoit/8bit-mymicroprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586252526
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586199834
git clone --depth 1 --no-tags https://github.com/vikasbansal97/GCDAndLCMComputation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586995317
git clone --depth 1 --no-tags https://github.com/devopsgittrainingc/maven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586923770
git clone --depth 1 --no-tags https://github.com/kenjikoba/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585418415
git clone --depth 1 --no-tags https://github.com/AqdasJavaid/RISCV32-IC-5-stage-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586454369
git clone --depth 1 --no-tags https://github.com/BinakuEndri/CPU24-bit-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586540674
git clone --depth 1 --no-tags https://github.com/Averydreaming/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586540457
git clone --depth 1 --no-tags https://github.com/stankevichevg/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589371329
git clone --depth 1 --no-tags https://github.com/cs220-adi-sid/CS220_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588862479
git clone --depth 1 --no-tags https://github.com/JyunWei-Su/cad-vlsi-mnist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588647011
git clone --depth 1 --no-tags https://github.com/zablockIO/4StageCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588316902
git clone --depth 1 --no-tags https://github.com/MAxPy-Project/AxArith.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588366349
git clone --depth 1 --no-tags https://github.com/dev2ce/BH1750-LCD1602.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589653964
git clone --depth 1 --no-tags https://github.com/Shubham-codebench/fir_filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588031905
git clone --depth 1 --no-tags https://github.com/DelPro123/washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588114056
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/Mux-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584680442
git clone --depth 1 --no-tags https://github.com/ESN2022/MILLION_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585159046
git clone --depth 1 --no-tags https://github.com/jzeiselmusic/led_screen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585238738
git clone --depth 1 --no-tags https://github.com/0XXX0TNIK/Matlab-KEOA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589748029
git clone --depth 1 --no-tags https://github.com/watchfog/Memory-based-FFT-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584646435
git clone --depth 1 --no-tags https://github.com/0abhinav007/three-way-light-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583848862
git clone --depth 1 --no-tags https://github.com/C109112189/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585062708
