[2025-09-17 14:54:59] START suite=gap trace=pr-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2943586 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5949020 heartbeat IPC: 3.327 cumulative IPC: 3.362 (Simulation time: 00 hr 02 min 26 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5949020 cumulative IPC: 3.362 (Simulation time: 00 hr 02 min 26 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5949020 cumulative IPC: 3.362 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 116434325 heartbeat IPC: 0.09051 cumulative IPC: 0.09051 (Simulation time: 00 hr 21 min 57 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 224958476 heartbeat IPC: 0.09215 cumulative IPC: 0.09132 (Simulation time: 00 hr 40 min 27 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 332551096 heartbeat IPC: 0.09294 cumulative IPC: 0.09185 (Simulation time: 00 hr 58 min 59 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 440659414 heartbeat IPC: 0.0925 cumulative IPC: 0.09202 (Simulation time: 01 hr 17 min 30 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 547731558 heartbeat IPC: 0.09339 cumulative IPC: 0.09229 (Simulation time: 01 hr 35 min 19 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 655868080 heartbeat IPC: 0.09248 cumulative IPC: 0.09232 (Simulation time: 01 hr 48 min 57 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 765743821 heartbeat IPC: 0.09101 cumulative IPC: 0.09213 (Simulation time: 01 hr 55 min 50 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 874025095 heartbeat IPC: 0.09235 cumulative IPC: 0.09216 (Simulation time: 02 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 983407728 heartbeat IPC: 0.09142 cumulative IPC: 0.09208 (Simulation time: 02 hr 07 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 1085339251 cumulative IPC: 0.09214 (Simulation time: 02 hr 14 min 13 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 1085339251 cumulative IPC: 0.09214 (Simulation time: 02 hr 14 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09214 instructions: 100000004 cycles: 1085339251
CPU 0 Branch Prediction Accuracy: 96.33% MPKI: 7.008 Average ROB Occupancy at Mispredict: 254.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 827263533
LQ_STALL: 17
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.472378

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 827263533

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14648995

cpu0->cpu0_STLB TOTAL        ACCESS:   12120668 HIT:   12101442 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12120668 HIT:   12101442 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22793575 HIT:    8629865 MISS:   14163710 MSHR_MERGE:     421871
cpu0->cpu0_L2C LOAD         ACCESS:   18058897 HIT:    6234651 MISS:   11824246 MSHR_MERGE:      16296
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4652625 HIT:    2336588 MISS:    2316037 MSHR_MERGE:     405575
cpu0->cpu0_L2C WRITE        ACCESS:      44767 HIT:      44330 MISS:        437 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37286 HIT:      14296 MISS:      22990 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4181958 ISSUED:    4181958 USEFUL:    1256809 USELESS:     263818
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13512774 HIT:   13512774 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13512774 HIT:   13512774 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40201733 HIT:   21136333 MISS:   19065400 MSHR_MERGE:     498551
cpu0->cpu0_L1D LOAD         ACCESS:   38441446 HIT:   19912362 MISS:   18529084 MSHR_MERGE:     470188
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     527671 HIT:      28641 MISS:     499030 MSHR_MERGE:      28363
cpu0->cpu0_L1D WRITE        ACCESS:    1194128 HIT:    1194128 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38488 HIT:       1202 MISS:      37286 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     527671 ISSUED:     527671 USEFUL:     109821 USELESS:     360709
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13512773 HIT:   13512773 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13512773 HIT:   13512773 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39374512 HIT:   27088805 MISS:   12285707 MSHR_MERGE:     165040
cpu0->cpu0_DTLB LOAD         ACCESS:   39374512 HIT:   27088805 MISS:   12285707 MSHR_MERGE:     165040
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.801 cycles
cpu0->LLC TOTAL        ACCESS:   13779694 HIT:    7340903 MISS:    6438791 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11807950 HIT:    7051238 MISS:    4756712 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1910462 HIT:     250278 MISS:    1660184 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      38292 HIT:      38127 MISS:        165 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22990 HIT:       1260 MISS:      21730 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      92471
  ROW_BUFFER_MISS:    6346152
  AVG DBUS CONGESTED CYCLE: 3.961
Channel 0 WQ ROW_BUFFER_HIT:       8010
  ROW_BUFFER_MISS:      29612
  FULL:          0
Channel 0 REFRESHES ISSUED:      90445

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       735825      3708142      4651878      3004264
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2362
  STLB miss resolved @ L2C                0            0            0            0        28203
  STLB miss resolved @ LLC                0            0            0            0         2516
  STLB miss resolved @ MEM                0            0            0            0        21245

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 17:09:12] END   suite=gap trace=pr-5 (rc=0)
