module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    output fsm1_out,
    output fsm2_out
);

    parameter STATE_IDLE = 2'b00;
    parameter STATE_OUTPUT_1 = 2'b01;
    parameter STATE_OUTPUT_2 = 2'b10;
    parameter DEADLOCK_STATE = 2'b11; // Step 1: Added deadlock state

    reg [1:0] current_state_fsm1 = STATE_IDLE;
    reg [1:0] current_state_fsm2 = STATE_IDLE;

    reg [1:0] next_state_fsm1 = STATE_IDLE;
    reg [1:0] next_state_fsm2 = STATE_IDLE;

    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;

    wire shared_signal_reg = shared_signal;

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= STATE_IDLE;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end

    always @(shared_signal_reg) begin
        next_state_fsm1 = current_state_fsm1;
        case (current_state_fsm1)
            STATE_IDLE: begin
                if (shared_signal) begin
                    fsm1_out_reg = 1;
                    next_state_fsm1 = STATE_OUTPUT_1;
                end else begin
                    fsm1_out_reg = 0;
                    next_state_fsm1 = DEADLOCK_STATE; // Step 2: Transition to deadlock_state
                end
            end
            STATE_OUTPUT_1: begin
                fsm1_out_reg = 0;
                next_state_fsm1 = STATE_OUTPUT_2;
            end
            STATE_OUTPUT_2: begin
                next_state_fsm1 = STATE_IDLE;
            end
            DEADLOCK_STATE: begin // Step 3: Added deadlock_state with self-connecting loop
                next_state_fsm1 = DEADLOCK_STATE;
            end
        endcase
    end

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= STATE_IDLE;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end

    always @(shared_signal_reg) begin
        next_state_fsm2 = current_state_fsm2;
        case (current_state_fsm2)
            STATE_IDLE: begin
                if (shared_signal) begin
                    fsm2_out_reg = 1;
                    next_state_fsm2 = STATE_OUTPUT_2;
                end else begin
                    fsm2_out_reg = 0;
                    next_state_fsm2 = STATE_OUTPUT_1;
                end
            end
            STATE_OUTPUT_1: begin
                fsm2_out_reg = 0;
                next_state_fsm2 = STATE_OUTPUT_2;
            end
            STATE_OUTPUT_2: begin
                next_state_fsm2 = STATE_IDLE;
            end
        endcase
    end

    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;

endmodule