Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2359
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000021752450265921652
power__switching__total,0.000002960528718176647
power__leakage__total,0.0000017535720644445973
power__total,0.000026466550480108708
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2504251876748809
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25045827232195045
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.19856969408580846
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.468126772818053
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.198570
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.754522
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25073274721697614
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2507645551075312
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8009962364548624
timing__setup__ws__corner:nom_slow_1p08V_125C,15.081897047017613
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.800996
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.391554
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25054037331694345
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25057284734133217
timing__hold__ws__corner:nom_typ_1p20V_25C,0.415935242465499
timing__setup__ws__corner:nom_typ_1p20V_25C,15.328341696458578
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.415935
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.271894
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2504251876748809
clock__skew__worst_setup,0.25045827232195045
timing__hold__ws,0.19856969408580846
timing__setup__ws,15.081897047017613
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.198570
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.391554
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,54
design__instance__area__stdcell,693.101
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0239483
design__instance__utilization__stdcell,0.0239483
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,4
design__instance__area__class:inverter,21.7728
design__instance__count__class:sequential_cell,4
design__instance__area__class:sequential_cell,199.584
design__instance__count__class:multi_input_combinational_cell,33
design__instance__area__class:multi_input_combinational_cell,273.974
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,771.779
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
design__instance__count__class:timing_repair_buffer,6
design__instance__area__class:timing_repair_buffer,97.9776
global_route__vias,169
global_route__wirelength,888
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,73
route__net__special,2
route__drc_errors__iter:0,0
route__wirelength__iter:0,725
route__drc_errors,0
route__wirelength,725
route__vias,185
route__vias__singlecut,185
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,87.15
design__instance__count__class:fill_cell,2305
design__instance__area__class:fill_cell,28248.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,22
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,22
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,22
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000066411
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000519543
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000440441
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000519543
design_powergrid__voltage__worst,0.0000519543
design_powergrid__voltage__worst__net:VPWR,1.19993
design_powergrid__drop__worst,0.000066411
design_powergrid__drop__worst__net:VPWR,0.000066411
design_powergrid__voltage__worst__net:VGND,0.0000519543
design_powergrid__drop__worst__net:VGND,0.0000519543
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000049599999999999999449572241072559108943096362054347991943359375
ir__drop__worst,0.000066400000000000001230439361510349272066378034651279449462890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
