###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:39:36 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.820
= Slack Time                   15.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.653 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.453 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.328 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.721 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.444 | 
     | ALU/OUT_VALID_reg          | RN ^       | SDFFRQX2M | 0.988 | 0.029 |   3.820 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.653 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.652 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -15.652 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.820
= Slack Time                   15.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.653 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.453 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.328 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.721 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.444 | 
     | ALU/\ALU_OUT_reg[14]       | RN ^       | SDFFRQX2M | 0.988 | 0.029 |   3.820 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.653 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.652 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -15.652 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  3.820
= Slack Time                   15.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.653 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.454 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.329 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.721 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.445 | 
     | ALU/\ALU_OUT_reg[15]       | RN ^       | SDFFRQX2M | 0.988 | 0.029 |   3.820 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.653 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -15.652 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -15.652 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.819
= Slack Time                   15.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.655 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.455 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.330 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.723 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.446 | 
     | ALU/\ALU_OUT_reg[13]       | RN ^       | SDFFRQX2M | 0.988 | 0.028 |   3.819 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.655 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.653 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.002 |  -15.653 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.819
= Slack Time                   15.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.655 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.456 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.331 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.067 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.723 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.447 | 
     | ALU/\ALU_OUT_reg[12]       | RN ^       | SDFFRQX2M | 0.988 | 0.028 |   3.819 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.655 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.653 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -15.653 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.819
= Slack Time                   15.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.655 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.456 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.331 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.067 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.723 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.447 | 
     | ALU/\ALU_OUT_reg[11]       | RN ^       | SDFFRQX2M | 0.988 | 0.028 |   3.819 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.655 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.653 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.002 |  -15.653 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.819
= Slack Time                   15.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.656 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.456 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.331 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.068 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.724 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.447 | 
     | ALU/\ALU_OUT_reg[10]       | RN ^       | SDFFRQX2M | 0.988 | 0.027 |   3.819 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.656 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.653 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -15.653 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.816
= Slack Time                   15.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.659 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.459 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.334 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.070 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.727 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.450 | 
     | ALU/\ALU_OUT_reg[9]        | RN ^       | SDFFRQX2M | 0.988 | 0.025 |   3.816 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.659 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.656 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.816
= Slack Time                   15.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.659 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.459 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.335 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.071 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.727 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.451 | 
     | ALU/\ALU_OUT_reg[7]        | RN ^       | SDFFRQX2M | 0.988 | 0.025 |   3.816 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.659 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.656 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.816
= Slack Time                   15.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.659 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.459 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.335 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.071 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.727 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.451 | 
     | ALU/\ALU_OUT_reg[8]        | RN ^       | SDFFRQX2M | 0.988 | 0.025 |   3.816 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.659 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.656 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  3.816
= Slack Time                   15.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.660 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.460 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.335 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.072 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.728 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.451 | 
     | ALU/\ALU_OUT_reg[6]        | RN ^       | SDFFRQX2M | 0.988 | 0.024 |   3.816 |   19.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.656 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.003 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.816
= Slack Time                   15.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.660 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.460 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.335 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.072 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.728 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.451 | 
     | ALU/\ALU_OUT_reg[5]        | RN ^       | SDFFRQX2M | 0.988 | 0.024 |   3.816 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.656 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.816
= Slack Time                   15.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.660 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.460 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.336 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.072 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.728 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.451 | 
     | ALU/\ALU_OUT_reg[4]        | RN ^       | SDFFRQX2M | 0.988 | 0.024 |   3.816 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.656 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.815
= Slack Time                   15.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.660 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.461 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.336 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.072 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.728 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.452 | 
     | ALU/\ALU_OUT_reg[1]        | RN ^       | SDFFRQX2M | 0.988 | 0.024 |   3.815 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.656 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.815
= Slack Time                   15.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.660 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.461 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.336 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.072 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.728 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.452 | 
     | ALU/\ALU_OUT_reg[2]        | RN ^       | SDFFRQX2M | 0.988 | 0.024 |   3.815 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.656 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.656 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.814
= Slack Time                   15.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.661 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.462 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.337 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.073 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.729 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.453 | 
     | ALU/\ALU_OUT_reg[3]        | RN ^       | SDFFRQX2M | 0.988 | 0.023 |   3.814 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.661 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.658 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.658 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.476
- Arrival Time                  3.814
= Slack Time                   15.662
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.662 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.800 |   0.800 |   16.462 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.875 |   1.675 |   17.338 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 1.015 | 0.736 |   2.412 |   18.074 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.913 | 0.656 |   3.068 |   18.730 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX5M    | 0.988 | 0.723 |   3.791 |   19.453 | 
     | ALU/\ALU_OUT_reg[0]        | RN ^       | SDFFRQX2M | 0.988 | 0.022 |   3.814 |   19.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -15.662 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.658 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -15.658 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.477
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.510
= Slack Time                   18.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.820 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.100 | 0.510 |   0.510 |   19.327 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.100 | 0.000 |   0.510 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.813 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.813 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.507
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.822 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.326 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.817 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.002 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.508
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.823 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.508 |   0.508 |   19.327 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.508 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.815 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.815 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.507
= Slack Time                   18.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.824 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.327 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.816 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.816 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.506
= Slack Time                   18.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.825 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.506 |   0.506 |   19.328 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.506 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.817 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.505
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.505 |   0.505 |   19.327 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.505 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.819 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.819 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.503
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.503 |   0.503 |   19.327 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.503 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.821 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.821 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  0.501
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.826 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.501 |   0.500 |   19.325 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.501 |   19.325 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.824 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.824 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.502
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.828 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.502 |   0.502 |   19.327 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.502 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.822 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.503
= Slack Time                   18.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.830 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.502 |   0.503 |   19.328 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.503 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.822 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.499 |   0.499 |   19.327 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.500 |   0.500 |   19.328 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.497
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.835 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.497 |   0.497 |   19.329 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.497 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.828 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.828 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.494
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.834 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.494 |   0.494 |   19.327 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.494 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.832 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.832 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.495
= Slack Time                   18.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.838 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.495 |   0.495 |   19.329 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.495 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.831 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.003 |  -18.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.488
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.842 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.080 | 0.488 |   0.488 |   19.328 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.080 | 0.000 |   0.488 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.839 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   SO[0]                     (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: UART_TX/DUT3/TX_OUT_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.614
= Slack Time                   77.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   77.186 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.207 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   77.383 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   77.602 | 
     | scan_clk__L4_I1         | A v -> Y v  | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |   77.856 | 
     | scan_clk__L5_I1         | A v -> Y v  | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |   78.100 | 
     | scan_clk__L6_I1         | A v -> Y v  | CLKBUFX32M | 0.078 | 0.175 |   1.089 |   78.275 | 
     | scan_clk__L7_I0         | A v -> Y ^  | CLKINVX40M | 0.031 | 0.053 |   1.141 |   78.328 | 
     | U3_mux2X1/U1            | B ^ -> Y ^  | MX2X2M     | 0.250 | 0.255 |   1.396 |   78.583 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.131 | 0.205 |   1.601 |   78.787 | 
     | UART_TX/DUT3/TX_OUT_reg | CK ^ -> Q ^ | SDFFSQX2M  | 1.089 | 0.997 |   2.598 |   79.784 | 
     |                         | SO[0] ^     |            | 1.089 | 0.016 |   2.614 |   79.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   SO[3]                       (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][3] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.570
= Slack Time                   77.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   77.230 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.251 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   77.427 | 
     | scan_clk__L3_I0          | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   77.646 | 
     | scan_clk__L4_I0          | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   77.888 | 
     | scan_clk__L5_I0          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   78.078 | 
     | scan_clk__L6_I0          | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   78.236 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   78.563 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   78.693 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   78.844 | 
     | FIFO/DUT4/\MEM_reg[0][3] | CK ^ -> Q ^ | SDFFQX2M   | 1.079 | 0.952 |   2.565 |   79.796 | 
     |                          | SO[3] ^     |            | 1.079 | 0.004 |   2.570 |   79.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   SO[2]                      (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.467
= Slack Time                   77.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   77.333 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.353 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   77.530 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   77.748 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   77.990 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   78.180 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   78.339 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   78.665 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   78.796 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   78.944 | 
     | Reg_file/\REG_reg[2][2] | CK ^ -> Q ^ | SDFFRQX4M  | 0.813 | 0.829 |   2.439 |   79.772 | 
     |                         | SO[2] ^     |            | 0.813 | 0.028 |   2.467 |   79.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   SO[1]                       (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[14][1] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2out}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- External Delay               20.000
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                79.800
- Arrival Time                  2.373
= Slack Time                   77.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   77.427 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   77.447 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   77.624 | 
     | scan_clk__L3_I0          | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   77.842 | 
     | scan_clk__L4_I0          | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   78.084 | 
     | scan_clk__L5_I0          | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   78.274 | 
     | scan_clk__L6_I0          | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   78.433 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   78.759 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   78.890 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   79.038 | 
     | Reg_file/\REG_reg[14][1] | CK ^ -> Q ^ | SDFFRQX4M  | 0.628 | 0.744 |   2.355 |   79.781 | 
     |                          | SO[1] ^     |            | 0.628 | 0.019 |   2.373 |   79.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\REG_reg[6][7] /CK 
Endpoint:   Reg_file/\REG_reg[6][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                 22.476
= Slack Time                   78.388
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.408 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.843 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.671 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.278 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.847 | 
     | Reg_file/\REG_reg[6][7] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.864 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.388 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.367 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.191 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.972 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.730 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.540 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.382 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.055 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.925 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.777 | 
     | Reg_file/\REG_reg[6][7] | CK ^       | SDFFRQX2M  | 0.215 | 0.020 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\REG_reg[5][6] /CK 
Endpoint:   Reg_file/\REG_reg[5][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                 22.476
= Slack Time                   78.388
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.408 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.844 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.671 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.278 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.848 | 
     | Reg_file/\REG_reg[5][6] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.864 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.388 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.191 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.973 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.731 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.541 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.382 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.055 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.925 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.777 | 
     | Reg_file/\REG_reg[5][6] | CK ^       | SDFFRQX2M  | 0.215 | 0.020 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\REG_reg[5][7] /CK 
Endpoint:   Reg_file/\REG_reg[5][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                 22.476
= Slack Time                   78.388
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.408 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.844 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.671 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.278 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.848 | 
     | Reg_file/\REG_reg[5][7] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.864 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.388 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.191 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.973 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.730 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.541 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.382 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.055 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.925 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.777 | 
     | Reg_file/\REG_reg[5][7] | CK ^       | SDFFRQX2M  | 0.215 | 0.020 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\REG_reg[5][5] /CK 
Endpoint:   Reg_file/\REG_reg[5][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                 22.476
= Slack Time                   78.388
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.408 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.844 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.672 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.278 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.848 | 
     | Reg_file/\REG_reg[5][5] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.864 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.388 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.191 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.973 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.731 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.541 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.382 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.056 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.925 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.777 | 
     | Reg_file/\REG_reg[5][5] | CK ^       | SDFFRQX2M  | 0.215 | 0.020 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\REG_reg[7][5] /CK 
Endpoint:   Reg_file/\REG_reg[7][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                 22.476
= Slack Time                   78.389
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.409 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.844 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.672 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.279 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.848 | 
     | Reg_file/\REG_reg[7][5] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.865 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.389 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.192 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.973 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.731 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.541 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.383 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.056 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.926 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.778 | 
     | Reg_file/\REG_reg[7][5] | CK ^       | SDFFRQX2M  | 0.215 | 0.021 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\REG_reg[4][4] /CK 
Endpoint:   Reg_file/\REG_reg[4][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.631
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                 22.476
= Slack Time                   78.389
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.409 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.844 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.672 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.279 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.848 | 
     | Reg_file/\REG_reg[4][4] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.865 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.389 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.192 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.973 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.731 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.541 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.383 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.056 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.926 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.778 | 
     | Reg_file/\REG_reg[4][4] | CK ^       | SDFFRQX2M  | 0.215 | 0.021 |   1.631 |  -76.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\REG_reg[0][7] /CK 
Endpoint:   Reg_file/\REG_reg[0][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.627
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.859
- Arrival Time                 22.470
= Slack Time                   78.390
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.410 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.845 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.673 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.280 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.849 | 
     | Reg_file/\REG_reg[0][7] | SE ^       | SDFFRQX2M | 0.741 | 0.010 |  22.470 |  100.859 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.390 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.369 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.193 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.974 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.732 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.542 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.384 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.057 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.927 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.779 | 
     | Reg_file/\REG_reg[0][7] | CK ^       | SDFFRQX2M  | 0.211 | 0.016 |   1.627 |  -76.763 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Reg_file/\REG_reg[10][5] /CK 
Endpoint:   Reg_file/\REG_reg[10][5] /SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SE                           (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.628
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.861
- Arrival Time                 22.470
= Slack Time                   78.391
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.065 |       |  20.020 |   98.411 | 
     | FE_OFC6_SE               | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.847 | 
     | FE_OFC7_SE               | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.674 | 
     | Reg_file/FE_OFC11_SE     | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.281 | 
     | Reg_file/FE_OFC13_SE     | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.851 | 
     | Reg_file/\REG_reg[10][5] | SE ^       | SDFFRQX2M | 0.741 | 0.010 |  22.470 |  100.861 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.391 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.371 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.194 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.976 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.734 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.544 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.385 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.058 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.928 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.780 | 
     | Reg_file/\REG_reg[10][5] | CK ^       | SDFFRQX2M  | 0.213 | 0.017 |   1.628 |  -76.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Reg_file/\REG_reg[9][5] /CK 
Endpoint:   Reg_file/\REG_reg[9][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.629
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.862
- Arrival Time                 22.469
= Slack Time                   78.393
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.412 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.848 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.676 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.283 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.852 | 
     | Reg_file/\REG_reg[9][5] | SE ^       | SDFFRQX2M | 0.741 | 0.010 |  22.469 |  100.862 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.392 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.372 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.195 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.977 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.735 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.545 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.386 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.060 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.930 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.782 | 
     | Reg_file/\REG_reg[9][5] | CK ^       | SDFFRQX2M  | 0.213 | 0.018 |   1.629 |  -76.764 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Reg_file/\REG_reg[6][5] /CK 
Endpoint:   Reg_file/\REG_reg[6][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.635
- Setup                         0.566
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                 22.476
= Slack Time                   78.393
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.413 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.849 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.677 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.283 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.853 | 
     | Reg_file/\REG_reg[6][5] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.476 |  100.869 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.393 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.373 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.196 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.978 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.736 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.546 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.387 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.061 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.930 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.782 | 
     | Reg_file/\REG_reg[6][5] | CK ^       | SDFFRQX2M  | 0.218 | 0.024 |   1.635 |  -76.758 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Reg_file/\REG_reg[6][4] /CK 
Endpoint:   Reg_file/\REG_reg[6][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.635
- Setup                         0.566
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                 22.475
= Slack Time                   78.394
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.414 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.849 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.677 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.284 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.853 | 
     | Reg_file/\REG_reg[6][4] | SE ^       | SDFFRQX2M | 0.741 | 0.016 |  22.475 |  100.869 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.394 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.373 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.197 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.978 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.736 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.546 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.388 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.061 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.931 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.783 | 
     | Reg_file/\REG_reg[6][4] | CK ^       | SDFFRQX2M  | 0.218 | 0.024 |   1.635 |  -76.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Reg_file/\REG_reg[9][6] /CK 
Endpoint:   Reg_file/\REG_reg[9][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.630
- Setup                         0.567
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                 22.469
= Slack Time                   78.394
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.414 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.455 |   98.849 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.677 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.284 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.854 | 
     | Reg_file/\REG_reg[9][6] | SE ^       | SDFFRQX2M | 0.741 | 0.009 |  22.469 |  100.863 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.394 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.373 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.197 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.978 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.736 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.546 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.388 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.061 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.931 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.783 | 
     | Reg_file/\REG_reg[9][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.019 |   1.630 |  -76.764 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Reg_file/\REG_reg[4][5] /CK 
Endpoint:   Reg_file/\REG_reg[4][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.635
- Setup                         0.566
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                 22.475
= Slack Time                   78.394
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   98.414 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.721 | 0.436 |  20.456 |   98.849 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.143 | 0.828 |  21.283 |   99.677 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.785 | 0.607 |  21.890 |  100.284 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.741 | 0.570 |  22.460 |  100.854 | 
     | Reg_file/\REG_reg[4][5] | SE ^       | SDFFRQX2M | 0.741 | 0.015 |  22.475 |  100.869 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -78.394 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -78.373 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -78.197 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -77.979 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -77.736 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -77.547 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -77.388 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -77.061 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -76.931 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -76.783 | 
     | Reg_file/\REG_reg[4][5] | CK ^       | SDFFRQX2M  | 0.218 | 0.024 |   1.635 |  -76.759 | 
     +----------------------------------------------------------------------------------------+ 

