Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 13:32:05 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry/Mirror/DocGen/timing_report.txt
| Design            : Mirror
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

reg_out_data_reg[0]/C
reg_out_data_reg[1]/C
reg_out_data_reg[2]/C
reg_out_data_reg[3]/C
reg_out_data_reg[4]/C
reg_out_data_reg[5]/C
reg_out_data_reg[6]/C
reg_out_data_reg[7]/C
reg_out_ready_reg/C
reg_out_x_reg[0]/C
reg_out_x_reg[1]/C
reg_out_x_reg[2]/C
reg_out_x_reg[3]/C
reg_out_x_reg[4]/C
reg_out_x_reg[5]/C
reg_out_x_reg[6]/C
reg_out_x_reg[7]/C
reg_out_x_reg[8]/C
reg_out_y_reg[0]/C
reg_out_y_reg[1]/C
reg_out_y_reg[2]/C
reg_out_y_reg[3]/C
reg_out_y_reg[4]/C
reg_out_y_reg[5]/C
reg_out_y_reg[6]/C
reg_out_y_reg[7]/C
reg_out_y_reg[8]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

reg_out_data_reg[0]/CLR
reg_out_data_reg[0]/D
reg_out_data_reg[1]/CLR
reg_out_data_reg[1]/D
reg_out_data_reg[2]/CLR
reg_out_data_reg[2]/D
reg_out_data_reg[3]/CLR
reg_out_data_reg[3]/D
reg_out_data_reg[4]/CLR
reg_out_data_reg[4]/D
reg_out_data_reg[5]/CLR
reg_out_data_reg[5]/D
reg_out_data_reg[6]/CLR
reg_out_data_reg[6]/D
reg_out_data_reg[7]/CLR
reg_out_data_reg[7]/D
reg_out_ready_reg/CLR
reg_out_x_reg[0]/CLR
reg_out_x_reg[0]/D
reg_out_x_reg[1]/CLR
reg_out_x_reg[1]/D
reg_out_x_reg[2]/CLR
reg_out_x_reg[2]/D
reg_out_x_reg[3]/CLR
reg_out_x_reg[3]/D
reg_out_x_reg[4]/CLR
reg_out_x_reg[4]/D
reg_out_x_reg[5]/CLR
reg_out_x_reg[5]/D
reg_out_x_reg[6]/CLR
reg_out_x_reg[6]/D
reg_out_x_reg[7]/CLR
reg_out_x_reg[7]/D
reg_out_x_reg[8]/CLR
reg_out_x_reg[8]/D
reg_out_y_reg[0]/CLR
reg_out_y_reg[0]/D
reg_out_y_reg[1]/CLR
reg_out_y_reg[1]/D
reg_out_y_reg[2]/CLR
reg_out_y_reg[2]/D
reg_out_y_reg[3]/CLR
reg_out_y_reg[3]/D
reg_out_y_reg[4]/CLR
reg_out_y_reg[4]/D
reg_out_y_reg[5]/CLR
reg_out_y_reg[5]/D
reg_out_y_reg[6]/CLR
reg_out_y_reg[6]/D
reg_out_y_reg[7]/CLR
reg_out_y_reg[7]/D
reg_out_y_reg[8]/CLR
reg_out_y_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

clk
in_count_x[0]
in_count_x[1]
in_count_x[2]
in_count_x[3]
in_count_x[4]
in_count_x[5]
in_count_x[6]
in_count_x[7]
in_count_x[8]
in_count_y[0]
in_count_y[1]
in_count_y[2]
in_count_y[3]
in_count_y[4]
in_count_y[5]
in_count_y[6]
in_count_y[7]
in_count_y[8]
in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_enable
mode[0]
mode[1]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

out_count_x[0]
out_count_x[1]
out_count_x[2]
out_count_x[3]
out_count_x[4]
out_count_x[5]
out_count_x[6]
out_count_x[7]
out_count_x[8]
out_count_y[0]
out_count_y[1]
out_count_y[2]
out_count_y[3]
out_count_y[4]
out_count_y[5]
out_count_y[6]
out_count_y[7]
out_count_y[8]
out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_data_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_ready_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_out_x_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.124ns (6.388%)  route 1.817ns (93.612%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=27, unplaced)        0.844     1.941    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            reg_out_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=0)                   0.410     0.410    in_data[0]
                         FDCE                                         r  reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[1]
                            (input port)
  Destination:            reg_out_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[1]
                         net (fo=0)                   0.410     0.410    in_data[1]
                         FDCE                                         r  reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[2]
                            (input port)
  Destination:            reg_out_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[2]
                         net (fo=0)                   0.410     0.410    in_data[2]
                         FDCE                                         r  reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[3]
                            (input port)
  Destination:            reg_out_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[3]
                         net (fo=0)                   0.410     0.410    in_data[3]
                         FDCE                                         r  reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[4]
                            (input port)
  Destination:            reg_out_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[4]
                         net (fo=0)                   0.410     0.410    in_data[4]
                         FDCE                                         r  reg_out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[5]
                            (input port)
  Destination:            reg_out_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[5]
                         net (fo=0)                   0.410     0.410    in_data[5]
                         FDCE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[6]
                            (input port)
  Destination:            reg_out_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[6]
                         net (fo=0)                   0.410     0.410    in_data[6]
                         FDCE                                         r  reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[7]
                            (input port)
  Destination:            reg_out_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[7]
                         net (fo=0)                   0.410     0.410    in_data[7]
                         FDCE                                         r  reg_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_count_x[6]
                            (input port)
  Destination:            reg_out_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_count_x[6]
                         net (fo=2, unset)            0.410     0.410    in_count_x[6]
                         FDCE                                         r  reg_out_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_count_y[4]
                            (input port)
  Destination:            reg_out_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_count_y[4]
                         net (fo=4, unset)            0.410     0.410    in_count_y[4]
                         FDCE                                         r  reg_out_y_reg[4]/D
  -------------------------------------------------------------------    -------------------





