OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/uart/runs/third_run/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/uart/runs/third_run/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/uart/runs/third_run/tmp/floorplan/7-pdn.def
Notice 0: Design: uart
Notice 0:     Created 87 pins.
Notice 0:     Created 842 components and 4950 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 638 nets and 1910 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/uart/runs/third_run/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 118680 122400
[INFO GPL-0006] NumInstances: 842
[INFO GPL-0007] NumPlaceInstances: 588
[INFO GPL-0008] NumFixedInstances: 254
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 638
[INFO GPL-0011] NumPins: 1995
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 124445 135165
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 118680 122400
[INFO GPL-0016] CoreArea: 12619603200
[INFO GPL-0017] NonPlaceInstsArea: 523001600
[INFO GPL-0018] PlaceInstsArea: 6044547200
[INFO GPL-0019] Util(%): 49.97
[INFO GPL-0020] StdInstsArea: 6044547200
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000028 HPWL: 12591300
[InitialPlace]  Iter: 2 CG Error: 0.00000012 HPWL: 9556425
[InitialPlace]  Iter: 3 CG Error: 0.00000011 HPWL: 9571441
[InitialPlace]  Iter: 4 CG Error: 0.00000011 HPWL: 9582704
[InitialPlace]  Iter: 5 CG Error: 0.00000007 HPWL: 9571812
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 648
[INFO GPL-0032] FillerInit: NumGNets: 638
[INFO GPL-0033] FillerInit: NumGPins: 1995
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 10279842
[INFO GPL-0025] IdealBinArea: 18690622
[INFO GPL-0026] IdealBinCnt: 675
[INFO GPL-0027] TotalBinArea: 12619603200
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 7073 6970
[INFO GPL-0030] NumBins: 256
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.85866 HPWL: 5960982
[NesterovSolve] Iter: 10 overflow: 0.760736 HPWL: 7316139
[NesterovSolve] Iter: 20 overflow: 0.753504 HPWL: 7348820
[NesterovSolve] Iter: 30 overflow: 0.750689 HPWL: 7337874
[NesterovSolve] Iter: 40 overflow: 0.74982 HPWL: 7323163
[NesterovSolve] Iter: 50 overflow: 0.749773 HPWL: 7313340
[NesterovSolve] Iter: 60 overflow: 0.749278 HPWL: 7315164
[NesterovSolve] Iter: 70 overflow: 0.7483 HPWL: 7320497
[NesterovSolve] Iter: 80 overflow: 0.748594 HPWL: 7320986
[NesterovSolve] Iter: 90 overflow: 0.749093 HPWL: 7322634
[NesterovSolve] Iter: 100 overflow: 0.748702 HPWL: 7327835
[NesterovSolve] Iter: 110 overflow: 0.747535 HPWL: 7335923
[NesterovSolve] Iter: 120 overflow: 0.746001 HPWL: 7347571
[NesterovSolve] Iter: 130 overflow: 0.743863 HPWL: 7366130
[NesterovSolve] Iter: 140 overflow: 0.740312 HPWL: 7399206
[NesterovSolve] Iter: 150 overflow: 0.734351 HPWL: 7452404
[NesterovSolve] Iter: 160 overflow: 0.72647 HPWL: 7530470
[NesterovSolve] Iter: 170 overflow: 0.717321 HPWL: 7654429
[NesterovSolve] Iter: 180 overflow: 0.705224 HPWL: 7841845
[NesterovSolve] Iter: 190 overflow: 0.68363 HPWL: 8037129
[NesterovSolve] Iter: 200 overflow: 0.66224 HPWL: 8282540
[NesterovSolve] Iter: 210 overflow: 0.634707 HPWL: 8557620
[NesterovSolve] Iter: 220 overflow: 0.596606 HPWL: 8902794
[NesterovSolve] Iter: 230 overflow: 0.55993 HPWL: 9105718
[NesterovSolve] Iter: 240 overflow: 0.520491 HPWL: 9392830
[NesterovSolve] Iter: 250 overflow: 0.479922 HPWL: 9682054
[NesterovSolve] Iter: 260 overflow: 0.431368 HPWL: 9875538
[NesterovSolve] Iter: 270 overflow: 0.39138 HPWL: 10140995
[NesterovSolve] Iter: 280 overflow: 0.342167 HPWL: 10297187
[NesterovSolve] Iter: 290 overflow: 0.308001 HPWL: 10394635
[NesterovSolve] Iter: 300 overflow: 0.278158 HPWL: 10572562
[NesterovSolve] Iter: 310 overflow: 0.253665 HPWL: 10744354
[NesterovSolve] Iter: 320 overflow: 0.22253 HPWL: 10860464
[NesterovSolve] Iter: 330 overflow: 0.197868 HPWL: 10963649
[NesterovSolve] Iter: 340 overflow: 0.169768 HPWL: 11063985
[NesterovSolve] Iter: 350 overflow: 0.138669 HPWL: 11126257
[NesterovSolve] Iter: 360 overflow: 0.11763 HPWL: 11185254
[NesterovSolve] Finished with Overflow: 0.099991
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _0983_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _0982_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _0983_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.02    0.18    0.18 ^ _0983_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.00                           transceiver.uart_rx1 (net)
                  0.02    0.00    0.18 ^ _0982_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.18   data arrival time

                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _0982_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: csr_a[13] (input port clocked by sys_clk)
Endpoint: _0991_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v csr_a[13] (in)
     1    0.01                           csr_a[13] (net)
                  0.01    0.00    2.00 v _0477_/A (sky130_fd_sc_hd__nor2_2)
                  0.34    0.32    2.32 ^ _0477_/Y (sky130_fd_sc_hd__nor2_2)
     3    0.02                           _0159_ (net)
                  0.34    0.00    2.32 ^ _0478_/B (sky130_fd_sc_hd__nand3_2)
                  0.15    0.26    2.58 v _0478_/Y (sky130_fd_sc_hd__nand3_2)
     2    0.01                           _0160_ (net)
                  0.15    0.00    2.58 v _0479_/B (sky130_fd_sc_hd__nor2_2)
                  0.27    0.28    2.85 ^ _0479_/Y (sky130_fd_sc_hd__nor2_2)
     3    0.01                           _0161_ (net)
                  0.27    0.00    2.85 ^ _0480_/A (sky130_fd_sc_hd__buf_1)
                  0.87    0.79    3.65 ^ _0480_/X (sky130_fd_sc_hd__buf_1)
    10    0.05                           transceiver.tx_wr (net)
                  0.87    0.00    3.65 ^ _0964_/S (sky130_fd_sc_hd__mux2_1)
                  0.15    0.96    4.61 v _0964_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _0024_ (net)
                  0.15    0.00    4.61 v _0804_/A (sky130_fd_sc_hd__nor3_2)
                  0.25    0.35    4.97 ^ _0804_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.01                           _0412_ (net)
                  0.25    0.00    4.97 ^ _0810_/A (sky130_fd_sc_hd__nor2_2)
                  0.06    0.13    5.10 v _0810_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _0085_ (net)
                  0.06    0.00    5.10 v _0991_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.10   data arrival time

                  0.00   10.00   10.00   clock sys_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _0991_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.62   slack (MET)


No paths found.
wns 0.00
tns 0.00
