

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s'
================================================================
* Date:           Thu Feb 15 07:30:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.425 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%layer22_out_read = read i384 @_ssdm_op_Read.ap_fifo.volatile.i384P0A, i384 %layer22_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 6 'read' 'layer22_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V = trunc i384 %layer22_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 7 'trunc' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V_62 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 8 'partselect' 'data_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_V_63 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 9 'partselect' 'data_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_64 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 10 'partselect' 'data_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_65 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 11 'partselect' 'data_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_V_66 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 12 'partselect' 'data_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_67 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 13 'partselect' 'data_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_68 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 14 'partselect' 'data_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_69 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 15 'partselect' 'data_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_70 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 16 'partselect' 'data_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_V_71 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 17 'partselect' 'data_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_72 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 18 'partselect' 'data_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_V_73 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 19 'partselect' 'data_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_V_74 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 20 'partselect' 'data_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_V_75 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 21 'partselect' 'data_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_76 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 22 'partselect' 'data_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V_77 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 96, i32 101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 23 'partselect' 'data_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_78 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 24 'partselect' 'data_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_V_79 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 25 'partselect' 'data_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_80 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 114, i32 119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 26 'partselect' 'data_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_V_81 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 27 'partselect' 'data_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_V_82 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 28 'partselect' 'data_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_83 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 29 'partselect' 'data_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_V_84 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 30 'partselect' 'data_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V_85 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 144, i32 149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 31 'partselect' 'data_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_86 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 150, i32 155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 32 'partselect' 'data_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_87 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 156, i32 161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 33 'partselect' 'data_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_V_88 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 162, i32 167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 34 'partselect' 'data_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_V_89 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 168, i32 173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 35 'partselect' 'data_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V_90 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 174, i32 179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 36 'partselect' 'data_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V_91 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 180, i32 185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 37 'partselect' 'data_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_V_92 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 186, i32 191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 38 'partselect' 'data_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_V_93 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 192, i32 197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 39 'partselect' 'data_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_V_94 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 198, i32 203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 40 'partselect' 'data_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_95 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 204, i32 209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 41 'partselect' 'data_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V_96 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 210, i32 215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 42 'partselect' 'data_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_97 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 216, i32 221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 43 'partselect' 'data_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_V_98 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 222, i32 227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 44 'partselect' 'data_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_99 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 228, i32 233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 45 'partselect' 'data_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_V_100 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 234, i32 239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 46 'partselect' 'data_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_V_101 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 240, i32 245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 47 'partselect' 'data_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_V_102 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 246, i32 251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 48 'partselect' 'data_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_V_103 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 252, i32 257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 49 'partselect' 'data_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_104 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 258, i32 263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 50 'partselect' 'data_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_V_105 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 264, i32 269" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 51 'partselect' 'data_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_106 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 270, i32 275" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 52 'partselect' 'data_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_V_107 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 276, i32 281" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 53 'partselect' 'data_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_108 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 282, i32 287" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 54 'partselect' 'data_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_V_109 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 288, i32 293" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 55 'partselect' 'data_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_V_110 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 294, i32 299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 56 'partselect' 'data_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_V_111 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 300, i32 305" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 57 'partselect' 'data_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_V_112 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 306, i32 311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 58 'partselect' 'data_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_V_113 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 312, i32 317" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 59 'partselect' 'data_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_V_114 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 318, i32 323" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 60 'partselect' 'data_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_115 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 324, i32 329" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 61 'partselect' 'data_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_116 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 330, i32 335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 62 'partselect' 'data_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_V_117 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 336, i32 341" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 63 'partselect' 'data_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_V_118 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 342, i32 347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 64 'partselect' 'data_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_V_119 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 348, i32 353" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 65 'partselect' 'data_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_V_120 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 354, i32 359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 66 'partselect' 'data_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_V_121 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 360, i32 365" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 67 'partselect' 'data_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_V_122 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 366, i32 371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 68 'partselect' 'data_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i384.i32, i384 %layer22_out_read, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i384.i32, i384 %layer22_out_read, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 70 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i384.i32, i384 %layer22_out_read, i32 227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 71 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1273_879 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_105, i4 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1273_143 = zext i10 %shl_ln1273_879"   --->   Operation 73 'zext' 'zext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.72ns)   --->   "%sub_ln1273_1221 = sub i11 0, i11 %zext_ln1273_143"   --->   Operation 74 'sub' 'sub_ln1273_1221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln17_205 = partselect i4 @_ssdm_op_PartSelect.i4.i384.i32.i32, i384 %layer22_out_read, i32 296, i32 299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 75 'partselect' 'trunc_ln17_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 372, i32 377"   --->   Operation 76 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer22_out_read, i32 378, i32 383"   --->   Operation 77 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %data_V"   --->   Operation 78 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i6 %data_V"   --->   Operation 79 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i6 %data_V"   --->   Operation 80 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.27ns)   --->   "%r_V = mul i13 %zext_ln1273_11, i13 8142"   --->   Operation 81 'mul' 'r_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V, i32 6, i32 12"   --->   Operation 82 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i7 %mult_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 83 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.70ns)   --->   "%r_V_1625 = mul i16 %zext_ln1273_10, i16 65176"   --->   Operation 84 'mul' 'r_V_1625' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1625, i32 6, i32 15"   --->   Operation 85 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln17_1214 = sext i10 %mult_V_134" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 86 'sext' 'sext_ln17_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.70ns)   --->   "%mul_ln818 = mul i15 %zext_ln1273, i15 310"   --->   Operation 87 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.46ns)   --->   "%r_V_1626 = mul i15 %zext_ln1273, i15 32558"   --->   Operation 89 'mul' 'r_V_1626' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1626, i32 6, i32 14"   --->   Operation 90 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln17_1215 = sext i9 %mult_V_341" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 91 'sext' 'sext_ln17_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.70ns)   --->   "%r_V_1627 = mul i16 %zext_ln1273_10, i16 65139"   --->   Operation 92 'mul' 'r_V_1627' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1627, i32 6, i32 15"   --->   Operation 93 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.70ns)   --->   "%mul_ln818_1 = mul i15 %zext_ln1273, i15 433"   --->   Operation 94 'mul' 'mul_ln818_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_1, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 95 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i9 %trunc_ln17_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 96 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.70ns)   --->   "%mul_ln818_2 = mul i15 %zext_ln1273, i15 268"   --->   Operation 97 'mul' 'mul_ln818_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_2, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 98 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.86ns)   --->   "%mul_ln818_3 = mul i16 %zext_ln1273_10, i16 730"   --->   Operation 99 'mul' 'mul_ln818_3' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_3, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 100 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.70ns)   --->   "%mul_ln818_4 = mul i15 %zext_ln1273, i15 383"   --->   Operation 101 'mul' 'mul_ln818_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_4, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 102 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.70ns)   --->   "%r_V_1628 = mul i16 %zext_ln1273_10, i16 65227"   --->   Operation 103 'mul' 'r_V_1628' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1628, i32 6, i32 15"   --->   Operation 104 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i6 %data_V_62"   --->   Operation 105 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.70ns)   --->   "%mul_ln818_5 = mul i15 %zext_ln818, i15 477"   --->   Operation 106 'mul' 'mul_ln818_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_5, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 107 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i9 %trunc_ln17_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 108 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i6 %data_V_62"   --->   Operation 109 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i6 %data_V_62"   --->   Operation 110 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.86ns)   --->   "%r_V_1629 = mul i17 %zext_ln1273_13, i17 130506"   --->   Operation 111 'mul' 'r_V_1629' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1629, i32 6, i32 16"   --->   Operation 112 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.70ns)   --->   "%mul_ln818_6 = mul i15 %zext_ln818, i15 347"   --->   Operation 113 'mul' 'mul_ln818_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_6, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_62, i5 0"   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i11 %shl_ln"   --->   Operation 116 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln818_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_62, i1 0"   --->   Operation 117 'bitconcatenate' 'shl_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i7 %shl_ln818_1"   --->   Operation 118 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.73ns)   --->   "%add_ln818 = add i12 %zext_ln818_1, i12 %zext_ln818_2"   --->   Operation 119 'add' 'add_ln818' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.70ns)   --->   "%mul_ln818_7 = mul i15 %zext_ln818, i15 392"   --->   Operation 121 'mul' 'mul_ln818_7' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_7, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 122 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i9 %trunc_ln17_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 123 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.86ns)   --->   "%r_V_1630 = mul i17 %zext_ln1273_13, i17 130389"   --->   Operation 124 'mul' 'r_V_1630' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1630, i32 6, i32 16"   --->   Operation 125 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.70ns)   --->   "%mul_ln818_8 = mul i15 %zext_ln818, i15 263"   --->   Operation 126 'mul' 'mul_ln818_8' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_8, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 127 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.70ns)   --->   "%r_V_1631 = mul i16 %zext_ln1273_12, i16 65138"   --->   Operation 128 'mul' 'r_V_1631' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1631, i32 6, i32 15"   --->   Operation 129 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln17_1220 = sext i10 %mult_V_346" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 130 'sext' 'sext_ln17_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.70ns)   --->   "%mul_ln818_9 = mul i15 %zext_ln818, i15 463"   --->   Operation 131 'mul' 'mul_ln818_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_9, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 132 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.86ns)   --->   "%r_V_1632 = mul i17 %zext_ln1273_13, i17 130488"   --->   Operation 133 'mul' 'r_V_1632' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1632, i32 6, i32 16"   --->   Operation 134 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i6 %data_V_63"   --->   Operation 135 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i6 %data_V_63"   --->   Operation 136 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.70ns)   --->   "%r_V_1633 = mul i16 %zext_ln1273_15, i16 65085"   --->   Operation 137 'mul' 'r_V_1633' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1633, i32 6, i32 15"   --->   Operation 138 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.27ns)   --->   "%r_V_1634 = mul i13 %zext_ln1273_14, i13 8147"   --->   Operation 139 'mul' 'r_V_1634' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1634, i32 6, i32 12"   --->   Operation 140 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.70ns)   --->   "%r_V_1635 = mul i16 %zext_ln1273_15, i16 65147"   --->   Operation 141 'mul' 'r_V_1635' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1635, i32 6, i32 15"   --->   Operation 142 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i6 %data_V_63"   --->   Operation 143 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i6 %data_V_63"   --->   Operation 144 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.27ns)   --->   "%mul_ln818_10 = mul i12 %zext_ln818_4, i12 49"   --->   Operation 145 'mul' 'mul_ln818_10' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_10, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 146 'partselect' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i6 %trunc_ln17_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 147 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.86ns)   --->   "%mul_ln818_11 = mul i16 %zext_ln1273_15, i16 546"   --->   Operation 148 'mul' 'mul_ln818_11' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_11, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 149 'partselect' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.70ns)   --->   "%r_V_1636 = mul i16 %zext_ln1273_15, i16 65213"   --->   Operation 150 'mul' 'r_V_1636' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1636, i32 6, i32 15"   --->   Operation 151 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.70ns)   --->   "%r_V_1637 = mul i16 %zext_ln1273_15, i16 65029"   --->   Operation 152 'mul' 'r_V_1637' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1637, i32 6, i32 15"   --->   Operation 153 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.70ns)   --->   "%r_V_1638 = mul i16 %zext_ln1273_15, i16 65172"   --->   Operation 154 'mul' 'r_V_1638' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1638, i32 6, i32 15"   --->   Operation 155 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln17_1227 = sext i10 %mult_V_353" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 156 'sext' 'sext_ln17_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.86ns)   --->   "%mul_ln818_12 = mul i16 %zext_ln1273_15, i16 553"   --->   Operation 157 'mul' 'mul_ln818_12' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln17_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_12, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 158 'partselect' 'trunc_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.70ns)   --->   "%mul_ln818_13 = mul i15 %zext_ln818_3, i15 337"   --->   Operation 159 'mul' 'mul_ln818_13' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_13, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'partselect' 'trunc_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i6 %data_V_64"   --->   Operation 161 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i6 %data_V_64"   --->   Operation 162 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i6 %data_V_64"   --->   Operation 163 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.86ns)   --->   "%r_V_1639 = mul i17 %zext_ln1273_18, i17 130479"   --->   Operation 164 'mul' 'r_V_1639' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1639, i32 6, i32 16"   --->   Operation 165 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i6 %data_V_64"   --->   Operation 166 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.46ns)   --->   "%mul_ln818_14 = mul i14 %zext_ln818_5, i14 138"   --->   Operation 167 'mul' 'mul_ln818_14' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_14, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 168 'partselect' 'trunc_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i8 %trunc_ln17_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 169 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.70ns)   --->   "%r_V_1640 = mul i16 %zext_ln1273_17, i16 65258"   --->   Operation 170 'mul' 'r_V_1640' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1640, i32 6, i32 15"   --->   Operation 171 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln17_1229 = sext i10 %mult_V_355" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 172 'sext' 'sext_ln17_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln818_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_64, i8 0"   --->   Operation 173 'bitconcatenate' 'shl_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i14 %shl_ln818_2"   --->   Operation 174 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln818_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_64, i1 0"   --->   Operation 175 'bitconcatenate' 'shl_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i7 %shl_ln818_3"   --->   Operation 176 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.76ns)   --->   "%sub_ln818 = sub i15 %zext_ln818_6, i15 %zext_ln818_7"   --->   Operation 177 'sub' 'sub_ln818' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %sub_ln818, i32 6, i32 14"   --->   Operation 178 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln17_1230 = sext i9 %mult_V_356" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 179 'sext' 'sext_ln17_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i10 %sext_ln17_1230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 180 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.70ns)   --->   "%mul_ln818_15 = mul i15 %zext_ln1273_16, i15 505"   --->   Operation 181 'mul' 'mul_ln818_15' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_15, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 182 'partselect' 'trunc_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.70ns)   --->   "%mul_ln818_16 = mul i15 %zext_ln1273_16, i15 459"   --->   Operation 183 'mul' 'mul_ln818_16' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_16, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 184 'partselect' 'trunc_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.86ns)   --->   "%r_V_1641 = mul i17 %zext_ln1273_18, i17 130488"   --->   Operation 185 'mul' 'r_V_1641' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1641, i32 6, i32 16"   --->   Operation 186 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.46ns)   --->   "%r_V_1642 = mul i15 %zext_ln1273_16, i15 32582"   --->   Operation 187 'mul' 'r_V_1642' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1642, i32 6, i32 14"   --->   Operation 188 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln17_1232 = sext i9 %mult_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'sext' 'sext_ln17_1232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (1.70ns)   --->   "%r_V_1643 = mul i16 %zext_ln1273_17, i16 65052"   --->   Operation 190 'mul' 'r_V_1643' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1643, i32 6, i32 15"   --->   Operation 191 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln17_1233 = sext i10 %mult_V_359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 192 'sext' 'sext_ln17_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.70ns)   --->   "%r_V_1644 = mul i16 %zext_ln1273_17, i16 65207"   --->   Operation 193 'mul' 'r_V_1644' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1644, i32 6, i32 15"   --->   Operation 194 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln17_1234 = sext i10 %mult_V_360" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 195 'sext' 'sext_ln17_1234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i6 %data_V_65"   --->   Operation 196 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i6 %data_V_65"   --->   Operation 197 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i6 %data_V_65"   --->   Operation 198 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (1.27ns)   --->   "%r_V_1645 = mul i13 %zext_ln1273_21, i13 8140"   --->   Operation 199 'mul' 'r_V_1645' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1645, i32 6, i32 12"   --->   Operation 200 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln17_1235 = sext i7 %mult_V_361" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 201 'sext' 'sext_ln17_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.70ns)   --->   "%r_V_1646 = mul i16 %zext_ln1273_20, i16 65128"   --->   Operation 202 'mul' 'r_V_1646' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1646, i32 6, i32 15"   --->   Operation 203 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_1236 = sext i10 %mult_V_362" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'sext' 'sext_ln17_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_V_65, i6 0"   --->   Operation 205 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i12 %shl_ln1"   --->   Operation 206 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1273_851 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_65, i4 0"   --->   Operation 207 'bitconcatenate' 'shl_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i10 %shl_ln1273_851"   --->   Operation 208 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.74ns)   --->   "%r_V_1647 = sub i13 %zext_ln1273_23, i13 %zext_ln1273_22"   --->   Operation 209 'sub' 'r_V_1647' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1647, i32 6, i32 12"   --->   Operation 210 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_1237 = sext i7 %mult_V_363" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln818_9 = zext i6 %data_V_65"   --->   Operation 212 'zext' 'zext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.70ns)   --->   "%mul_ln818_17 = mul i15 %zext_ln818_9, i15 502"   --->   Operation 213 'mul' 'mul_ln818_17' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_17, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 214 'partselect' 'trunc_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i9 %trunc_ln17_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 215 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.70ns)   --->   "%r_V_1648 = mul i16 %zext_ln1273_20, i16 65114"   --->   Operation 216 'mul' 'r_V_1648' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1648, i32 6, i32 15"   --->   Operation 217 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln17_1238 = sext i10 %mult_V_364" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 218 'sext' 'sext_ln17_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.70ns)   --->   "%mul_ln818_18 = mul i15 %zext_ln818_9, i15 370"   --->   Operation 219 'mul' 'mul_ln818_18' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_18, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 220 'partselect' 'trunc_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i9 %trunc_ln17_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.70ns)   --->   "%r_V_1649 = mul i16 %zext_ln1273_20, i16 65062"   --->   Operation 222 'mul' 'r_V_1649' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1649, i32 6, i32 15"   --->   Operation 223 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln17_1239 = sext i10 %mult_V_365" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 224 'sext' 'sext_ln17_1239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.70ns)   --->   "%mul_ln818_19 = mul i15 %zext_ln818_9, i15 455"   --->   Operation 225 'mul' 'mul_ln818_19' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln17_19 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_19, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 226 'partselect' 'trunc_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (1.86ns)   --->   "%r_V_1650 = mul i17 %zext_ln1273_19, i17 130340"   --->   Operation 227 'mul' 'r_V_1650' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1650, i32 6, i32 16"   --->   Operation 228 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (1.70ns)   --->   "%r_V_1651 = mul i16 %zext_ln1273_20, i16 65259"   --->   Operation 229 'mul' 'r_V_1651' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1651, i32 6, i32 15"   --->   Operation 230 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln17_1241 = sext i10 %mult_V_367" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 231 'sext' 'sext_ln17_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln818_12 = zext i6 %data_V_66"   --->   Operation 232 'zext' 'zext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln818_13 = zext i6 %data_V_66"   --->   Operation 233 'zext' 'zext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln818_16 = zext i6 %data_V_66"   --->   Operation 234 'zext' 'zext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (1.23ns)   --->   "%mul_ln818_20 = mul i11 %zext_ln818_16, i11 29"   --->   Operation 235 'mul' 'mul_ln818_20' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_20, i32 6, i32 10"   --->   Operation 236 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i6 %data_V_66"   --->   Operation 237 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i6 %data_V_66"   --->   Operation 238 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i6 %data_V_66"   --->   Operation 239 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.55ns)   --->   "%r_V_1652 = mul i14 %zext_ln1273_26, i14 16284"   --->   Operation 240 'mul' 'r_V_1652' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1652, i32 6, i32 13"   --->   Operation 241 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln17_1242 = sext i8 %mult_V_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 242 'sext' 'sext_ln17_1242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.70ns)   --->   "%mul_ln818_21 = mul i15 %zext_ln818_13, i15 447"   --->   Operation 243 'mul' 'mul_ln818_21' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln17_20 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_21, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 244 'partselect' 'trunc_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (1.70ns)   --->   "%mul_ln818_22 = mul i15 %zext_ln818_13, i15 401"   --->   Operation 245 'mul' 'mul_ln818_22' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln17_21 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_22, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 246 'partselect' 'trunc_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i9 %trunc_ln17_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 247 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.70ns)   --->   "%mul_ln818_23 = mul i15 %zext_ln818_13, i15 462"   --->   Operation 248 'mul' 'mul_ln818_23' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln17_22 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_23, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'partselect' 'trunc_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i9 %trunc_ln17_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 250 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.46ns)   --->   "%r_V_1653 = mul i15 %zext_ln818_13, i15 32532"   --->   Operation 251 'mul' 'r_V_1653' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1653, i32 6, i32 14"   --->   Operation 252 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln17_1243 = sext i9 %mult_V_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 253 'sext' 'sext_ln17_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.27ns)   --->   "%mul_ln818_24 = mul i12 %zext_ln818_12, i12 52"   --->   Operation 254 'mul' 'mul_ln818_24' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln17_23 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_24, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 255 'partselect' 'trunc_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i6 %trunc_ln17_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 256 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (1.86ns)   --->   "%r_V_1654 = mul i17 %zext_ln1273_25, i17 130553"   --->   Operation 257 'mul' 'r_V_1654' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1654, i32 6, i32 16"   --->   Operation 258 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (1.70ns)   --->   "%r_V_1655 = mul i16 %zext_ln1273_24, i16 65104"   --->   Operation 259 'mul' 'r_V_1655' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1655, i32 6, i32 15"   --->   Operation 260 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (1.55ns)   --->   "%r_V_1656 = mul i14 %zext_ln1273_26, i14 16271"   --->   Operation 261 'mul' 'r_V_1656' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1656, i32 6, i32 13"   --->   Operation 262 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln17_1246 = sext i8 %mult_V_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 263 'sext' 'sext_ln17_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i6 %data_V_67"   --->   Operation 264 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i6 %data_V_67"   --->   Operation 265 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i6 %data_V_67"   --->   Operation 266 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i6 %data_V_67"   --->   Operation 267 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.86ns)   --->   "%r_V_1657 = mul i17 %zext_ln1273_30, i17 130519"   --->   Operation 268 'mul' 'r_V_1657' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1657, i32 6, i32 16"   --->   Operation 269 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.46ns)   --->   "%mul_ln818_25 = mul i14 %zext_ln1273_27, i14 241"   --->   Operation 270 'mul' 'mul_ln818_25' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln17_24 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_25, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'partselect' 'trunc_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i8 %trunc_ln17_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 272 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (1.46ns)   --->   "%mul_ln818_26 = mul i14 %zext_ln1273_27, i14 232"   --->   Operation 273 'mul' 'mul_ln818_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln17_25 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_26, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 274 'partselect' 'trunc_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i8 %trunc_ln17_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 275 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.86ns)   --->   "%mul_ln818_27 = mul i16 %zext_ln1273_29, i16 740"   --->   Operation 276 'mul' 'mul_ln818_27' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln17_26 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_27, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 277 'partselect' 'trunc_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.70ns)   --->   "%r_V_1658 = mul i16 %zext_ln1273_29, i16 65141"   --->   Operation 278 'mul' 'r_V_1658' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1658, i32 6, i32 15"   --->   Operation 279 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln17_1248 = sext i10 %mult_V_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 280 'sext' 'sext_ln17_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (1.70ns)   --->   "%r_V_1659 = mul i16 %zext_ln1273_29, i16 65251"   --->   Operation 281 'mul' 'r_V_1659' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1659, i32 6, i32 15"   --->   Operation 282 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln17_1249 = sext i10 %mult_V_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 283 'sext' 'sext_ln17_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (1.46ns)   --->   "%r_V_1660 = mul i15 %zext_ln1273_28, i15 32565"   --->   Operation 284 'mul' 'r_V_1660' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1660, i32 6, i32 14"   --->   Operation 285 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln17_1250 = sext i9 %mult_V_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'sext' 'sext_ln17_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln818_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_67, i5 0"   --->   Operation 287 'bitconcatenate' 'shl_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln818_18 = zext i11 %shl_ln818_4"   --->   Operation 288 'zext' 'zext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln818_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_67, i3 0"   --->   Operation 289 'bitconcatenate' 'shl_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln818_20 = zext i9 %shl_ln818_5"   --->   Operation 290 'zext' 'zext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.73ns)   --->   "%sub_ln818_1 = sub i12 %zext_ln818_18, i12 %zext_ln818_20"   --->   Operation 291 'sub' 'sub_ln818_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln818_1, i32 6, i32 11"   --->   Operation 292 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln17_1251 = sext i6 %mult_V_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 293 'sext' 'sext_ln17_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i10 %sext_ln17_1251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 294 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (1.46ns)   --->   "%r_V_1661 = mul i15 %zext_ln1273_28, i15 32594"   --->   Operation 295 'mul' 'r_V_1661' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1661, i32 6, i32 14"   --->   Operation 296 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln17_1252 = sext i9 %mult_V_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 297 'sext' 'sext_ln17_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (1.55ns)   --->   "%r_V_1662 = mul i14 %zext_ln1273_27, i14 16289"   --->   Operation 298 'mul' 'r_V_1662' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1662, i32 6, i32 13"   --->   Operation 299 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_1253 = sext i8 %mult_V_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i6 %data_V_68"   --->   Operation 301 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i6 %data_V_68"   --->   Operation 302 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i6 %data_V_68"   --->   Operation 303 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1273_34 = zext i6 %data_V_68"   --->   Operation 304 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (1.46ns)   --->   "%r_V_1663 = mul i15 %zext_ln1273_34, i15 32521"   --->   Operation 305 'mul' 'r_V_1663' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1663, i32 6, i32 14"   --->   Operation 306 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln17_1254 = sext i9 %mult_V_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 307 'sext' 'sext_ln17_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1273_852 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_68, i4 0"   --->   Operation 308 'bitconcatenate' 'shl_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1273_35 = zext i10 %shl_ln1273_852"   --->   Operation 309 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln1273_853 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_68, i1 0"   --->   Operation 310 'bitconcatenate' 'shl_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i7 %shl_ln1273_853"   --->   Operation 311 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.72ns)   --->   "%r_V_1664 = sub i11 %zext_ln1273_36, i11 %zext_ln1273_35"   --->   Operation 312 'sub' 'r_V_1664' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_1664, i32 6, i32 10"   --->   Operation 313 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln17_1255 = sext i5 %mult_V_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 314 'sext' 'sext_ln17_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.70ns)   --->   "%r_V_1665 = mul i16 %zext_ln1273_33, i16 65206"   --->   Operation 315 'mul' 'r_V_1665' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1665, i32 6, i32 15"   --->   Operation 316 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln17_1256 = sext i10 %mult_V_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 317 'sext' 'sext_ln17_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln818_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_68, i2 0"   --->   Operation 318 'bitconcatenate' 'shl_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln818_23 = zext i8 %shl_ln818_6"   --->   Operation 319 'zext' 'zext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.72ns)   --->   "%add_ln818_1 = add i11 %zext_ln1273_35, i11 %zext_ln818_23"   --->   Operation 320 'add' 'add_ln818_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %add_ln818_1, i32 6, i32 10"   --->   Operation 321 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (1.86ns)   --->   "%mul_ln818_28 = mul i16 %zext_ln1273_33, i16 636"   --->   Operation 322 'mul' 'mul_ln818_28' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln17_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_28, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 323 'partselect' 'trunc_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.86ns)   --->   "%mul_ln818_29 = mul i15 %zext_ln1273_34, i15 515"   --->   Operation 324 'mul' 'mul_ln818_29' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln17_28 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_29, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 325 'partselect' 'trunc_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (1.86ns)   --->   "%r_V_1666 = mul i17 %zext_ln1273_32, i17 130433"   --->   Operation 326 'mul' 'r_V_1666' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1666, i32 6, i32 16"   --->   Operation 327 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.72ns)   --->   "%sub_ln1273 = sub i11 0, i11 %zext_ln1273_35"   --->   Operation 328 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i11 %sub_ln1273"   --->   Operation 329 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i8 %shl_ln818_6"   --->   Operation 330 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.73ns)   --->   "%r_V_1667 = sub i12 %sext_ln1273, i12 %zext_ln1273_37"   --->   Operation 331 'sub' 'r_V_1667' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_1667, i32 6, i32 11"   --->   Operation 332 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln17_1258 = sext i6 %mult_V_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 333 'sext' 'sext_ln17_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (1.55ns)   --->   "%r_V_1668 = mul i14 %zext_ln1273_31, i14 16317"   --->   Operation 334 'mul' 'r_V_1668' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1668, i32 6, i32 13"   --->   Operation 335 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln17_1259 = sext i8 %mult_V_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 336 'sext' 'sext_ln17_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (1.86ns)   --->   "%mul_ln818_30 = mul i16 %zext_ln1273_33, i16 527"   --->   Operation 337 'mul' 'mul_ln818_30' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln17_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_30, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 338 'partselect' 'trunc_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln818_8 = zext i6 %data_V_69"   --->   Operation 339 'zext' 'zext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.86ns)   --->   "%mul_ln818_31 = mul i16 %zext_ln818_8, i16 540"   --->   Operation 340 'mul' 'mul_ln818_31' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln17_30 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_31, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 341 'partselect' 'trunc_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.86ns)   --->   "%mul_ln818_32 = mul i16 %zext_ln818_8, i16 549"   --->   Operation 342 'mul' 'mul_ln818_32' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln17_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_32, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'partselect' 'trunc_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i6 %data_V_69"   --->   Operation 344 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i6 %data_V_69"   --->   Operation 345 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i6 %data_V_69"   --->   Operation 346 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1273_855 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_69, i4 0"   --->   Operation 347 'bitconcatenate' 'shl_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i10 %shl_ln1273_855"   --->   Operation 348 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.72ns)   --->   "%sub_ln1273_1197 = sub i11 0, i11 %zext_ln1273_41"   --->   Operation 349 'sub' 'sub_ln1273_1197' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1273_1491 = sext i11 %sub_ln1273_1197"   --->   Operation 350 'sext' 'sext_ln1273_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln1273_856 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_69, i1 0"   --->   Operation 351 'bitconcatenate' 'shl_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1273_42 = zext i7 %shl_ln1273_856"   --->   Operation 352 'zext' 'zext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1273_43 = zext i7 %shl_ln1273_856"   --->   Operation 353 'zext' 'zext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.73ns)   --->   "%r_V_1669 = sub i12 %sext_ln1273_1491, i12 %zext_ln1273_43"   --->   Operation 354 'sub' 'r_V_1669' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_1669, i32 6, i32 11"   --->   Operation 355 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1273_857 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_69, i9 0"   --->   Operation 356 'bitconcatenate' 'shl_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1273_44 = zext i15 %shl_ln1273_857"   --->   Operation 357 'zext' 'zext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1199 = sub i16 0, i16 %zext_ln1273_44"   --->   Operation 358 'sub' 'sub_ln1273_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 359 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_1670 = sub i16 %sub_ln1273_1199, i16 %zext_ln1273_42"   --->   Operation 359 'sub' 'r_V_1670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1670, i32 6, i32 15"   --->   Operation 360 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln17_1261 = sext i10 %mult_V_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 361 'sext' 'sext_ln17_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (1.70ns)   --->   "%r_V_1671 = mul i16 %zext_ln818_8, i16 65084"   --->   Operation 362 'mul' 'r_V_1671' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1671, i32 6, i32 15"   --->   Operation 363 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln17_1262 = sext i10 %mult_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 364 'sext' 'sext_ln17_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (1.27ns)   --->   "%r_V_1672 = mul i13 %zext_ln1273_39, i13 8155"   --->   Operation 365 'mul' 'r_V_1672' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1672, i32 6, i32 12"   --->   Operation 366 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln17_1263 = sext i7 %mult_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 367 'sext' 'sext_ln17_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (1.46ns)   --->   "%r_V_1673 = mul i15 %zext_ln1273_40, i15 32617"   --->   Operation 368 'mul' 'r_V_1673' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1673, i32 6, i32 14"   --->   Operation 369 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln17_1264 = sext i9 %mult_V_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 370 'sext' 'sext_ln17_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (1.27ns)   --->   "%r_V_1674 = mul i13 %zext_ln1273_39, i13 8134"   --->   Operation 371 'mul' 'r_V_1674' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1674, i32 6, i32 12"   --->   Operation 372 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln17_1265 = sext i7 %mult_V_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 373 'sext' 'sext_ln17_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (1.23ns)   --->   "%r_V_1675 = mul i12 %zext_ln1273_38, i12 4067"   --->   Operation 374 'mul' 'r_V_1675' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_1675, i32 6, i32 11"   --->   Operation 375 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (1.70ns)   --->   "%r_V_1676 = mul i16 %zext_ln818_8, i16 65095"   --->   Operation 376 'mul' 'r_V_1676' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1676, i32 6, i32 15"   --->   Operation 377 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln17_1267 = sext i10 %mult_V_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 378 'sext' 'sext_ln17_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1273_45 = zext i6 %data_V_70"   --->   Operation 379 'zext' 'zext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1273_46 = zext i6 %data_V_70"   --->   Operation 380 'zext' 'zext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1273_47 = zext i6 %data_V_70"   --->   Operation 381 'zext' 'zext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (1.86ns)   --->   "%r_V_1677 = mul i17 %zext_ln1273_47, i17 130547"   --->   Operation 382 'mul' 'r_V_1677' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1677, i32 6, i32 16"   --->   Operation 383 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (1.70ns)   --->   "%r_V_1678 = mul i16 %zext_ln1273_46, i16 65182"   --->   Operation 384 'mul' 'r_V_1678' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1678, i32 6, i32 15"   --->   Operation 385 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln17_1269 = sext i10 %mult_V_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 386 'sext' 'sext_ln17_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln818_24 = zext i6 %data_V_70"   --->   Operation 387 'zext' 'zext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.70ns)   --->   "%mul_ln818_33 = mul i15 %zext_ln818_24, i15 483"   --->   Operation 388 'mul' 'mul_ln818_33' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln17_32 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_33, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 389 'partselect' 'trunc_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i9 %trunc_ln17_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 390 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (1.70ns)   --->   "%mul_ln818_34 = mul i15 %zext_ln818_24, i15 377"   --->   Operation 391 'mul' 'mul_ln818_34' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln17_33 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_34, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 392 'partselect' 'trunc_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i9 %trunc_ln17_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 393 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln818_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_70, i5 0"   --->   Operation 394 'bitconcatenate' 'shl_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln818_25 = zext i11 %shl_ln818_7"   --->   Operation 395 'zext' 'zext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln818_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_70, i2 0"   --->   Operation 396 'bitconcatenate' 'shl_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln818_28 = zext i8 %shl_ln818_8"   --->   Operation 397 'zext' 'zext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.73ns)   --->   "%add_ln818_2 = add i12 %zext_ln818_25, i12 %zext_ln818_28"   --->   Operation 398 'add' 'add_ln818_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln17_34 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_2, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'partselect' 'trunc_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i6 %trunc_ln17_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 400 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (1.86ns)   --->   "%r_V_1679 = mul i17 %zext_ln1273_47, i17 130259"   --->   Operation 401 'mul' 'r_V_1679' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1679, i32 6, i32 16"   --->   Operation 402 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (1.70ns)   --->   "%r_V_1680 = mul i16 %zext_ln1273_46, i16 65186"   --->   Operation 403 'mul' 'r_V_1680' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1680, i32 6, i32 15"   --->   Operation 404 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln17_1271 = sext i10 %mult_V_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 405 'sext' 'sext_ln17_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (1.86ns)   --->   "%mul_ln818_35 = mul i16 %zext_ln1273_46, i16 574"   --->   Operation 406 'mul' 'mul_ln818_35' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln17_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_35, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 407 'partselect' 'trunc_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.86ns)   --->   "%mul_ln818_36 = mul i16 %zext_ln1273_46, i16 557"   --->   Operation 408 'mul' 'mul_ln818_36' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln17_36 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_36, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 409 'partselect' 'trunc_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (1.27ns)   --->   "%r_V_1681 = mul i13 %zext_ln1273_45, i13 8133"   --->   Operation 410 'mul' 'r_V_1681' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1681, i32 6, i32 12"   --->   Operation 411 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln17_1272 = sext i7 %mult_V_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 412 'sext' 'sext_ln17_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln818_10 = zext i6 %data_V_71"   --->   Operation 413 'zext' 'zext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln818_29 = zext i6 %data_V_71"   --->   Operation 414 'zext' 'zext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln818_34 = zext i6 %data_V_71"   --->   Operation 415 'zext' 'zext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (1.70ns)   --->   "%mul_ln818_37 = mul i15 %zext_ln818_34, i15 328"   --->   Operation 416 'mul' 'mul_ln818_37' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln17_37 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_37, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'partselect' 'trunc_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i9 %trunc_ln17_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 418 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (1.70ns)   --->   "%mul_ln818_38 = mul i15 %zext_ln818_34, i15 456"   --->   Operation 419 'mul' 'mul_ln818_38' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln17_38 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_38, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 420 'partselect' 'trunc_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i9 %trunc_ln17_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 421 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1273_48 = zext i6 %data_V_71"   --->   Operation 422 'zext' 'zext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (1.70ns)   --->   "%r_V_1682 = mul i16 %zext_ln818_10, i16 65249"   --->   Operation 423 'mul' 'r_V_1682' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1682, i32 6, i32 15"   --->   Operation 424 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln17_1273 = sext i10 %mult_V_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 425 'sext' 'sext_ln17_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (1.70ns)   --->   "%r_V_1683 = mul i16 %zext_ln818_10, i16 65196"   --->   Operation 426 'mul' 'r_V_1683' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1683, i32 6, i32 15"   --->   Operation 427 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln17_1274 = sext i10 %mult_V_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 428 'sext' 'sext_ln17_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (1.86ns)   --->   "%r_V_1684 = mul i17 %zext_ln1273_48, i17 130419"   --->   Operation 429 'mul' 'r_V_1684' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1684, i32 6, i32 16"   --->   Operation 430 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (1.27ns)   --->   "%mul_ln818_39 = mul i12 %zext_ln818_29, i12 35"   --->   Operation 431 'mul' 'mul_ln818_39' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln17_39 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_39, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 432 'partselect' 'trunc_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i6 %trunc_ln17_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 433 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (1.86ns)   --->   "%r_V_1685 = mul i17 %zext_ln1273_48, i17 130534"   --->   Operation 434 'mul' 'r_V_1685' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1685, i32 6, i32 16"   --->   Operation 435 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (1.86ns)   --->   "%mul_ln818_40 = mul i16 %zext_ln818_10, i16 834"   --->   Operation 436 'mul' 'mul_ln818_40' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln17_40 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_40, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 437 'partselect' 'trunc_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (1.86ns)   --->   "%r_V_1686 = mul i17 %zext_ln1273_48, i17 130415"   --->   Operation 438 'mul' 'r_V_1686' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1686, i32 6, i32 16"   --->   Operation 439 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (1.86ns)   --->   "%mul_ln818_41 = mul i16 %zext_ln818_10, i16 551"   --->   Operation 440 'mul' 'mul_ln818_41' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln17_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_41, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 441 'partselect' 'trunc_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln818_11 = zext i6 %data_V_72"   --->   Operation 442 'zext' 'zext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln818_35 = zext i6 %data_V_72"   --->   Operation 443 'zext' 'zext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln818_36 = zext i6 %data_V_72"   --->   Operation 444 'zext' 'zext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (1.86ns)   --->   "%mul_ln818_42 = mul i16 %zext_ln818_11, i16 532"   --->   Operation 445 'mul' 'mul_ln818_42' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln17_42 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_42, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 446 'partselect' 'trunc_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln17_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i2.i1, i6 %data_V_72, i2 0, i1 %tmp" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 447 'bitconcatenate' 'trunc_ln17_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i9 %trunc_ln17_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 448 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (1.70ns)   --->   "%r_V_1687 = mul i16 %zext_ln818_11, i16 65070"   --->   Operation 449 'mul' 'r_V_1687' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1687, i32 6, i32 15"   --->   Operation 450 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln17_1278 = sext i10 %mult_V_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 451 'sext' 'sext_ln17_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (1.23ns)   --->   "%mul_ln818_43 = mul i11 %zext_ln818_35, i11 23"   --->   Operation 452 'mul' 'mul_ln818_43' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_43, i32 6, i32 10"   --->   Operation 453 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln818_37 = zext i5 %mult_V_39"   --->   Operation 454 'zext' 'zext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (1.70ns)   --->   "%r_V_1688 = mul i16 %zext_ln818_11, i16 65029"   --->   Operation 455 'mul' 'r_V_1688' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1688, i32 6, i32 15"   --->   Operation 456 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln17_1279 = sext i10 %mult_V_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'sext' 'sext_ln17_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (1.70ns)   --->   "%r_V_1689 = mul i16 %zext_ln818_11, i16 65051"   --->   Operation 458 'mul' 'r_V_1689' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1689, i32 6, i32 15"   --->   Operation 459 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln17_1280 = sext i10 %mult_V_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 460 'sext' 'sext_ln17_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.46ns)   --->   "%r_V_1690 = mul i15 %zext_ln818_36, i15 32626"   --->   Operation 461 'mul' 'r_V_1690' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1690, i32 6, i32 14"   --->   Operation 462 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln17_1281 = sext i9 %mult_V_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 463 'sext' 'sext_ln17_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (1.70ns)   --->   "%mul_ln818_44 = mul i15 %zext_ln818_36, i15 334"   --->   Operation 464 'mul' 'mul_ln818_44' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln17_44 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_44, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 465 'partselect' 'trunc_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i9 %trunc_ln17_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 466 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (1.70ns)   --->   "%r_V_1691 = mul i16 %zext_ln818_11, i16 65061"   --->   Operation 467 'mul' 'r_V_1691' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1691, i32 6, i32 15"   --->   Operation 468 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln17_1282 = sext i10 %mult_V_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'sext' 'sext_ln17_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (1.70ns)   --->   "%r_V_1692 = mul i16 %zext_ln818_11, i16 65275"   --->   Operation 470 'mul' 'r_V_1692' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1692, i32 6, i32 15"   --->   Operation 471 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln17_1283 = sext i10 %mult_V_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 472 'sext' 'sext_ln17_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1273_49 = zext i6 %data_V_73"   --->   Operation 473 'zext' 'zext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln1273_50 = zext i6 %data_V_73"   --->   Operation 474 'zext' 'zext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1273_51 = zext i6 %data_V_73"   --->   Operation 475 'zext' 'zext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (1.70ns)   --->   "%r_V_1693 = mul i16 %zext_ln1273_51, i16 65035"   --->   Operation 476 'mul' 'r_V_1693' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1693, i32 6, i32 15"   --->   Operation 477 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln17_1284 = sext i10 %mult_V_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 478 'sext' 'sext_ln17_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln818_38 = zext i6 %data_V_73"   --->   Operation 479 'zext' 'zext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln818_39 = zext i6 %data_V_73"   --->   Operation 480 'zext' 'zext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln818_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_73, i9 0"   --->   Operation 481 'bitconcatenate' 'shl_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln818_41 = zext i15 %shl_ln818_s"   --->   Operation 482 'zext' 'zext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln818_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_73, i4 0"   --->   Operation 483 'bitconcatenate' 'shl_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln818_44 = zext i10 %shl_ln818_9"   --->   Operation 484 'zext' 'zext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.77ns)   --->   "%sub_ln818_2 = sub i16 %zext_ln818_41, i16 %zext_ln818_44"   --->   Operation 485 'sub' 'sub_ln818_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln17_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %sub_ln818_2, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 486 'partselect' 'trunc_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (1.55ns)   --->   "%mul_ln818_45 = mul i13 %zext_ln1273_49, i13 82"   --->   Operation 487 'mul' 'mul_ln818_45' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln17_46 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_45, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 488 'partselect' 'trunc_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i7 %trunc_ln17_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 489 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (1.70ns)   --->   "%mul_ln818_46 = mul i15 %zext_ln818_39, i15 266"   --->   Operation 490 'mul' 'mul_ln818_46' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln17_47 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_46, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'partselect' 'trunc_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i9 %trunc_ln17_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 492 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (1.86ns)   --->   "%mul_ln818_47 = mul i16 %zext_ln1273_51, i16 587"   --->   Operation 493 'mul' 'mul_ln818_47' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln17_48 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_47, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 494 'partselect' 'trunc_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (1.70ns)   --->   "%r_V_1694 = mul i16 %zext_ln1273_51, i16 65114"   --->   Operation 495 'mul' 'r_V_1694' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1694, i32 6, i32 15"   --->   Operation 496 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln17_1285 = sext i10 %mult_V_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 497 'sext' 'sext_ln17_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.70ns)   --->   "%r_V_1695 = mul i16 %zext_ln1273_51, i16 65255"   --->   Operation 498 'mul' 'r_V_1695' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1695, i32 6, i32 15"   --->   Operation 499 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln17_1286 = sext i10 %mult_V_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 500 'sext' 'sext_ln17_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (1.46ns)   --->   "%mul_ln818_48 = mul i14 %zext_ln818_38, i14 198"   --->   Operation 501 'mul' 'mul_ln818_48' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln17_49 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_48, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'partselect' 'trunc_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i8 %trunc_ln17_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 503 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.23ns)   --->   "%r_V_1696 = mul i12 %zext_ln1273_50, i12 4077"   --->   Operation 504 'mul' 'r_V_1696' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_1696, i32 6, i32 11"   --->   Operation 505 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln17_1287 = sext i6 %mult_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 506 'sext' 'sext_ln17_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (1.27ns)   --->   "%r_V_1697 = mul i13 %zext_ln1273_49, i13 8142"   --->   Operation 507 'mul' 'r_V_1697' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1697, i32 6, i32 12"   --->   Operation 508 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln17_1288 = sext i7 %mult_V_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 509 'sext' 'sext_ln17_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln1273_52 = zext i6 %data_V_74"   --->   Operation 510 'zext' 'zext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1273_53 = zext i6 %data_V_74"   --->   Operation 511 'zext' 'zext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1273_54 = zext i6 %data_V_74"   --->   Operation 512 'zext' 'zext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1273_55 = zext i6 %data_V_74"   --->   Operation 513 'zext' 'zext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (1.70ns)   --->   "%r_V_1698 = mul i16 %zext_ln1273_55, i16 65125"   --->   Operation 514 'mul' 'r_V_1698' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1698, i32 6, i32 15"   --->   Operation 515 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln17_1289 = sext i10 %mult_V_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 516 'sext' 'sext_ln17_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.70ns)   --->   "%mul_ln818_49 = mul i15 %zext_ln1273_52, i15 330"   --->   Operation 517 'mul' 'mul_ln818_49' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln17_50 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_49, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 518 'partselect' 'trunc_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i9 %trunc_ln17_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 519 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.70ns)   --->   "%r_V_1699 = mul i16 %zext_ln1273_55, i16 65233"   --->   Operation 520 'mul' 'r_V_1699' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1699, i32 6, i32 15"   --->   Operation 521 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln17_1290 = sext i10 %mult_V_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 522 'sext' 'sext_ln17_1290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (1.27ns)   --->   "%r_V_1700 = mul i13 %zext_ln1273_54, i13 8146"   --->   Operation 523 'mul' 'r_V_1700' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1700, i32 6, i32 12"   --->   Operation 524 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln17_1291 = sext i7 %mult_V_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 525 'sext' 'sext_ln17_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (1.86ns)   --->   "%mul_ln818_50 = mul i16 %zext_ln1273_55, i16 671"   --->   Operation 526 'mul' 'mul_ln818_50' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln17_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_50, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 527 'partselect' 'trunc_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (1.55ns)   --->   "%r_V_1701 = mul i14 %zext_ln1273_53, i14 16279"   --->   Operation 528 'mul' 'r_V_1701' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1701, i32 6, i32 13"   --->   Operation 529 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln17_1292 = sext i8 %mult_V_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 530 'sext' 'sext_ln17_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (1.46ns)   --->   "%r_V_1702 = mul i15 %zext_ln1273_52, i15 32591"   --->   Operation 531 'mul' 'r_V_1702' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1702, i32 6, i32 14"   --->   Operation 532 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln17_1293 = sext i9 %mult_V_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 533 'sext' 'sext_ln17_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (1.70ns)   --->   "%r_V_1703 = mul i16 %zext_ln1273_55, i16 65120"   --->   Operation 534 'mul' 'r_V_1703' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1703, i32 6, i32 15"   --->   Operation 535 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln17_1294 = sext i10 %mult_V_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 536 'sext' 'sext_ln17_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (1.55ns)   --->   "%mul_ln818_51 = mul i13 %zext_ln1273_54, i13 90"   --->   Operation 537 'mul' 'mul_ln818_51' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln17_52 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_51, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 538 'partselect' 'trunc_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (1.46ns)   --->   "%r_V_1704 = mul i15 %zext_ln1273_52, i15 32605"   --->   Operation 539 'mul' 'r_V_1704' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1704, i32 6, i32 14"   --->   Operation 540 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln17_1295 = sext i9 %mult_V_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 541 'sext' 'sext_ln17_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln818_14 = zext i6 %data_V_75"   --->   Operation 542 'zext' 'zext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln818_46 = zext i6 %data_V_75"   --->   Operation 543 'zext' 'zext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln818_47 = zext i6 %data_V_75"   --->   Operation 544 'zext' 'zext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln818_49 = zext i6 %data_V_75"   --->   Operation 545 'zext' 'zext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (1.86ns)   --->   "%mul_ln818_52 = mul i16 %zext_ln818_14, i16 757"   --->   Operation 546 'mul' 'mul_ln818_52' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln17_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_52, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 547 'partselect' 'trunc_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (1.70ns)   --->   "%r_V_1705 = mul i16 %zext_ln818_14, i16 65124"   --->   Operation 548 'mul' 'r_V_1705' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1705, i32 6, i32 15"   --->   Operation 549 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln17_1296 = sext i10 %mult_V_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 550 'sext' 'sext_ln17_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (1.46ns)   --->   "%r_V_1706 = mul i15 %zext_ln818_46, i15 32597"   --->   Operation 551 'mul' 'r_V_1706' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1706, i32 6, i32 14"   --->   Operation 552 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln17_1297 = sext i9 %mult_V_58" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 553 'sext' 'sext_ln17_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.46ns)   --->   "%mul_ln818_53 = mul i14 %zext_ln818_49, i14 221"   --->   Operation 554 'mul' 'mul_ln818_53' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln17_54 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_53, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 555 'partselect' 'trunc_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i8 %trunc_ln17_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 556 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (1.70ns)   --->   "%r_V_1707 = mul i16 %zext_ln818_14, i16 65034"   --->   Operation 557 'mul' 'r_V_1707' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1707, i32 6, i32 15"   --->   Operation 558 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln17_1298 = sext i10 %mult_V_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 559 'sext' 'sext_ln17_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (1.27ns)   --->   "%mul_ln818_54 = mul i12 %zext_ln818_47, i12 49"   --->   Operation 560 'mul' 'mul_ln818_54' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln17_55 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_54, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 561 'partselect' 'trunc_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i6 %trunc_ln17_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 562 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (1.70ns)   --->   "%r_V_1708 = mul i16 %zext_ln818_14, i16 65268"   --->   Operation 563 'mul' 'r_V_1708' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1708, i32 6, i32 15"   --->   Operation 564 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln17_1299 = sext i10 %mult_V_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 565 'sext' 'sext_ln17_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (1.70ns)   --->   "%r_V_1709 = mul i16 %zext_ln818_14, i16 65055"   --->   Operation 566 'mul' 'r_V_1709' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1709, i32 6, i32 15"   --->   Operation 567 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln17_1300 = sext i10 %mult_V_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 568 'sext' 'sext_ln17_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (1.70ns)   --->   "%mul_ln818_55 = mul i15 %zext_ln818_46, i15 377"   --->   Operation 569 'mul' 'mul_ln818_55' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln17_56 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_55, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 570 'partselect' 'trunc_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i9 %trunc_ln17_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 571 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (1.86ns)   --->   "%mul_ln818_56 = mul i16 %zext_ln818_14, i16 582"   --->   Operation 572 'mul' 'mul_ln818_56' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln17_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_56, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 573 'partselect' 'trunc_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1273_56 = zext i6 %data_V_76"   --->   Operation 574 'zext' 'zext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln1273_57 = zext i6 %data_V_76"   --->   Operation 575 'zext' 'zext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln1273_58 = zext i6 %data_V_76"   --->   Operation 576 'zext' 'zext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1273_59 = zext i6 %data_V_76"   --->   Operation 577 'zext' 'zext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln1273_858 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_76, i5 0"   --->   Operation 578 'bitconcatenate' 'shl_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln1273_60 = zext i11 %shl_ln1273_858"   --->   Operation 579 'zext' 'zext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.73ns)   --->   "%sub_ln1273_1201 = sub i12 0, i12 %zext_ln1273_60"   --->   Operation 580 'sub' 'sub_ln1273_1201' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1273_1492 = sext i12 %sub_ln1273_1201"   --->   Operation 581 'sext' 'sext_ln1273_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.74ns)   --->   "%r_V_1710 = sub i13 %sext_ln1273_1492, i13 %zext_ln1273_59"   --->   Operation 582 'sub' 'r_V_1710' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1710, i32 6, i32 12"   --->   Operation 583 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln17_1301 = sext i7 %mult_V_62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'sext' 'sext_ln17_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (1.55ns)   --->   "%r_V_1711 = mul i14 %zext_ln1273_58, i14 16271"   --->   Operation 585 'mul' 'r_V_1711' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1711, i32 6, i32 13"   --->   Operation 586 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln17_1302 = sext i8 %mult_V_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 587 'sext' 'sext_ln17_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (1.46ns)   --->   "%r_V_1712 = mul i15 %zext_ln1273_57, i15 32572"   --->   Operation 588 'mul' 'r_V_1712' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1712, i32 6, i32 14"   --->   Operation 589 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln17_1303 = sext i9 %mult_V_64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 590 'sext' 'sext_ln17_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln818_15 = zext i6 %data_V_76"   --->   Operation 591 'zext' 'zext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (1.70ns)   --->   "%mul_ln818_57 = mul i15 %zext_ln1273_57, i15 415"   --->   Operation 592 'mul' 'mul_ln818_57' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln17_58 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_57, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 593 'partselect' 'trunc_ln17_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i9 %trunc_ln17_58" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 594 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (1.86ns)   --->   "%r_V_1713 = mul i17 %zext_ln1273_56, i17 130512"   --->   Operation 595 'mul' 'r_V_1713' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1713, i32 6, i32 16"   --->   Operation 596 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (1.70ns)   --->   "%mul_ln818_58 = mul i15 %zext_ln1273_57, i15 342"   --->   Operation 597 'mul' 'mul_ln818_58' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln17_59 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_58, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 598 'partselect' 'trunc_ln17_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i9 %trunc_ln17_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 599 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (1.46ns)   --->   "%mul_ln818_59 = mul i14 %zext_ln1273_58, i14 172"   --->   Operation 600 'mul' 'mul_ln818_59' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln17_60 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_59, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 601 'partselect' 'trunc_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i8 %trunc_ln17_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 602 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (1.86ns)   --->   "%r_V_1714 = mul i17 %zext_ln1273_56, i17 130422"   --->   Operation 603 'mul' 'r_V_1714' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1714, i32 6, i32 16"   --->   Operation 604 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (1.86ns)   --->   "%mul_ln818_60 = mul i16 %zext_ln818_15, i16 740"   --->   Operation 605 'mul' 'mul_ln818_60' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln17_61 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_60, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 606 'partselect' 'trunc_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (1.86ns)   --->   "%r_V_1715 = mul i17 %zext_ln1273_56, i17 130546"   --->   Operation 607 'mul' 'r_V_1715' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1715, i32 6, i32 16"   --->   Operation 608 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln1273_61 = zext i6 %data_V_77"   --->   Operation 609 'zext' 'zext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1273_62 = zext i6 %data_V_77"   --->   Operation 610 'zext' 'zext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln1273_63 = zext i6 %data_V_77"   --->   Operation 611 'zext' 'zext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1273_64 = zext i6 %data_V_77"   --->   Operation 612 'zext' 'zext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (1.86ns)   --->   "%r_V_1716 = mul i17 %zext_ln1273_64, i17 130480"   --->   Operation 613 'mul' 'r_V_1716' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1716, i32 6, i32 16"   --->   Operation 614 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (1.70ns)   --->   "%mul_ln818_61 = mul i15 %zext_ln1273_63, i15 454"   --->   Operation 615 'mul' 'mul_ln818_61' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln17_62 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_61, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 616 'partselect' 'trunc_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i9 %trunc_ln17_62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (1.46ns)   --->   "%r_V_1717 = mul i15 %zext_ln1273_63, i15 32586"   --->   Operation 618 'mul' 'r_V_1717' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1717, i32 6, i32 14"   --->   Operation 619 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln17_1308 = sext i9 %mult_V_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 620 'sext' 'sext_ln17_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (1.70ns)   --->   "%mul_ln818_62 = mul i15 %zext_ln1273_63, i15 338"   --->   Operation 621 'mul' 'mul_ln818_62' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln17_63 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_62, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 622 'partselect' 'trunc_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i9 %trunc_ln17_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 623 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (1.55ns)   --->   "%r_V_1718 = mul i14 %zext_ln1273_62, i14 16300"   --->   Operation 624 'mul' 'r_V_1718' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1718, i32 6, i32 13"   --->   Operation 625 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln17_1309 = sext i8 %mult_V_70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'sext' 'sext_ln17_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (1.46ns)   --->   "%mul_ln818_63 = mul i14 %zext_ln1273_62, i14 170"   --->   Operation 627 'mul' 'mul_ln818_63' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln17_64 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_63, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 628 'partselect' 'trunc_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (1.70ns)   --->   "%r_V_1719 = mul i16 %zext_ln1273_61, i16 65067"   --->   Operation 629 'mul' 'r_V_1719' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1719, i32 6, i32 15"   --->   Operation 630 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln17_1310 = sext i10 %mult_V_71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 631 'sext' 'sext_ln17_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (1.70ns)   --->   "%mul_ln818_64 = mul i15 %zext_ln1273_63, i15 493"   --->   Operation 632 'mul' 'mul_ln818_64' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln17_65 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_64, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 633 'partselect' 'trunc_ln17_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i9 %trunc_ln17_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 634 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.46ns)   --->   "%r_V_1720 = mul i15 %zext_ln1273_63, i15 32525"   --->   Operation 635 'mul' 'r_V_1720' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1720, i32 6, i32 14"   --->   Operation 636 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln17_1311 = sext i9 %mult_V_72" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 637 'sext' 'sext_ln17_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (1.46ns)   --->   "%r_V_1721 = mul i15 %zext_ln1273_63, i15 32540"   --->   Operation 638 'mul' 'r_V_1721' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1721, i32 6, i32 14"   --->   Operation 639 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln17_1312 = sext i9 %mult_V_73" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 640 'sext' 'sext_ln17_1312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln818_17 = zext i6 %data_V_78"   --->   Operation 641 'zext' 'zext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln818_51 = zext i6 %data_V_78"   --->   Operation 642 'zext' 'zext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln818_52 = zext i6 %data_V_78"   --->   Operation 643 'zext' 'zext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (1.70ns)   --->   "%mul_ln818_65 = mul i15 %zext_ln818_52, i15 325"   --->   Operation 644 'mul' 'mul_ln818_65' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln17_66 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_65, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 645 'partselect' 'trunc_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i9 %trunc_ln17_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 646 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (1.70ns)   --->   "%mul_ln818_66 = mul i15 %zext_ln818_52, i15 347"   --->   Operation 647 'mul' 'mul_ln818_66' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln17_67 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_66, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 648 'partselect' 'trunc_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i9 %trunc_ln17_67" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 649 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln1273_65 = zext i6 %data_V_78"   --->   Operation 650 'zext' 'zext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln1273_66 = zext i6 %data_V_78"   --->   Operation 651 'zext' 'zext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (1.23ns)   --->   "%r_V_1722 = mul i11 %zext_ln1273_66, i11 2035"   --->   Operation 652 'mul' 'r_V_1722' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_1722, i32 6, i32 10"   --->   Operation 653 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln17_1313 = sext i5 %mult_V_74" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 654 'sext' 'sext_ln17_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (1.46ns)   --->   "%r_V_1723 = mul i15 %zext_ln818_52, i15 32531"   --->   Operation 655 'mul' 'r_V_1723' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1723, i32 6, i32 14"   --->   Operation 656 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln17_1314 = sext i9 %mult_V_75" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 657 'sext' 'sext_ln17_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (1.70ns)   --->   "%r_V_1724 = mul i16 %zext_ln818_17, i16 65218"   --->   Operation 658 'mul' 'r_V_1724' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1724, i32 6, i32 15"   --->   Operation 659 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln17_1315 = sext i10 %mult_V_76" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 660 'sext' 'sext_ln17_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (1.86ns)   --->   "%r_V_1725 = mul i17 %zext_ln1273_65, i17 130441"   --->   Operation 661 'mul' 'r_V_1725' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1725, i32 6, i32 16"   --->   Operation 662 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln1273_859 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_78, i9 0"   --->   Operation 663 'bitconcatenate' 'shl_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1273_67 = zext i15 %shl_ln1273_859"   --->   Operation 664 'zext' 'zext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln1273_860 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_V_78, i6 0"   --->   Operation 665 'bitconcatenate' 'shl_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i12 %shl_ln1273_860"   --->   Operation 666 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.77ns)   --->   "%r_V_1726 = sub i16 %zext_ln1273_68, i16 %zext_ln1273_67"   --->   Operation 667 'sub' 'r_V_1726' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1726, i32 6, i32 15"   --->   Operation 668 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln17_1317 = sext i10 %mult_V_78" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 669 'sext' 'sext_ln17_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (1.46ns)   --->   "%mul_ln818_67 = mul i14 %zext_ln818_51, i14 140"   --->   Operation 670 'mul' 'mul_ln818_67' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln17_68 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_67, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 671 'partselect' 'trunc_ln17_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i8 %trunc_ln17_68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 672 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (1.70ns)   --->   "%r_V_1727 = mul i16 %zext_ln818_17, i16 65097"   --->   Operation 673 'mul' 'r_V_1727' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1727, i32 6, i32 15"   --->   Operation 674 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln17_1318 = sext i10 %mult_V_79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 675 'sext' 'sext_ln17_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (1.86ns)   --->   "%mul_ln818_68 = mul i16 %zext_ln818_17, i16 556"   --->   Operation 676 'mul' 'mul_ln818_68' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln17_69 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_68, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 677 'partselect' 'trunc_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1273_69 = zext i6 %data_V_79"   --->   Operation 678 'zext' 'zext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1273_70 = zext i6 %data_V_79"   --->   Operation 679 'zext' 'zext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1273_861 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_79, i5 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln1273_71 = zext i11 %shl_ln1273_861"   --->   Operation 681 'zext' 'zext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.73ns)   --->   "%sub_ln1273_1204 = sub i12 0, i12 %zext_ln1273_71"   --->   Operation 682 'sub' 'sub_ln1273_1204' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1273_1493 = sext i12 %sub_ln1273_1204"   --->   Operation 683 'sext' 'sext_ln1273_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln1273_862 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_79, i3 0"   --->   Operation 684 'bitconcatenate' 'shl_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln1273_72 = zext i9 %shl_ln1273_862"   --->   Operation 685 'zext' 'zext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.74ns)   --->   "%r_V_1728 = sub i13 %sext_ln1273_1493, i13 %zext_ln1273_72"   --->   Operation 686 'sub' 'r_V_1728' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1728, i32 6, i32 12"   --->   Operation 687 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln17_1319 = sext i7 %mult_V_80" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 688 'sext' 'sext_ln17_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (1.70ns)   --->   "%r_V_1729 = mul i16 %zext_ln1273_70, i16 65128"   --->   Operation 689 'mul' 'r_V_1729' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1729, i32 6, i32 15"   --->   Operation 690 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln17_1320 = sext i10 %mult_V_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 691 'sext' 'sext_ln17_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln818_53 = zext i6 %data_V_79"   --->   Operation 692 'zext' 'zext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln818_54 = zext i6 %data_V_79"   --->   Operation 693 'zext' 'zext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (1.46ns)   --->   "%mul_ln818_69 = mul i14 %zext_ln818_54, i14 210"   --->   Operation 694 'mul' 'mul_ln818_69' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln17_70 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_69, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 695 'partselect' 'trunc_ln17_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i8 %trunc_ln17_70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 696 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (1.70ns)   --->   "%r_V_1730 = mul i16 %zext_ln1273_70, i16 65113"   --->   Operation 697 'mul' 'r_V_1730' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1730, i32 6, i32 15"   --->   Operation 698 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln17_1321 = sext i10 %mult_V_82" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 699 'sext' 'sext_ln17_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (1.86ns)   --->   "%mul_ln818_70 = mul i16 %zext_ln1273_70, i16 549"   --->   Operation 700 'mul' 'mul_ln818_70' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln17_71 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_70, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 701 'partselect' 'trunc_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (1.27ns)   --->   "%mul_ln818_71 = mul i12 %zext_ln818_53, i12 59"   --->   Operation 702 'mul' 'mul_ln818_71' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_71, i32 6, i32 11"   --->   Operation 703 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (1.27ns)   --->   "%mul_ln818_72 = mul i12 %zext_ln818_53, i12 37"   --->   Operation 704 'mul' 'mul_ln818_72' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln17_72 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_72, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 705 'partselect' 'trunc_ln17_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i6 %trunc_ln17_72" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 706 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (1.86ns)   --->   "%mul_ln818_73 = mul i16 %zext_ln1273_70, i16 551"   --->   Operation 707 'mul' 'mul_ln818_73' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln17_73 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_73, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 708 'partselect' 'trunc_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.70ns)   --->   "%r_V_1731 = mul i16 %zext_ln1273_70, i16 65038"   --->   Operation 709 'mul' 'r_V_1731' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1731, i32 6, i32 15"   --->   Operation 710 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln17_1322 = sext i10 %mult_V_84" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 711 'sext' 'sext_ln17_1322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (1.86ns)   --->   "%r_V_1732 = mul i17 %zext_ln1273_69, i17 130214"   --->   Operation 712 'mul' 'r_V_1732' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1732, i32 6, i32 16"   --->   Operation 713 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln818_19 = zext i6 %data_V_80"   --->   Operation 714 'zext' 'zext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln818_56 = zext i6 %data_V_80"   --->   Operation 715 'zext' 'zext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.86ns)   --->   "%mul_ln818_74 = mul i16 %zext_ln818_19, i16 812"   --->   Operation 716 'mul' 'mul_ln818_74' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln17_74 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_74, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 717 'partselect' 'trunc_ln17_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln818_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_80, i2 0"   --->   Operation 718 'bitconcatenate' 'shl_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln818_57 = zext i8 %shl_ln818_10"   --->   Operation 719 'zext' 'zext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.70ns)   --->   "%add_ln818_3 = add i9 %zext_ln818_57, i9 %zext_ln818_56"   --->   Operation 720 'add' 'add_ln818_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln17_75 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln818_3, i32 6, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 721 'partselect' 'trunc_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i3 %trunc_ln17_75" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (1.86ns)   --->   "%mul_ln818_75 = mul i16 %zext_ln818_19, i16 634"   --->   Operation 723 'mul' 'mul_ln818_75' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln17_76 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_75, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 724 'partselect' 'trunc_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1273_73 = zext i6 %data_V_80"   --->   Operation 725 'zext' 'zext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln1273_74 = zext i6 %data_V_80"   --->   Operation 726 'zext' 'zext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (1.27ns)   --->   "%r_V_1733 = mul i13 %zext_ln1273_74, i13 8157"   --->   Operation 727 'mul' 'r_V_1733' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1733, i32 6, i32 12"   --->   Operation 728 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln17_1324 = sext i7 %mult_V_86" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 729 'sext' 'sext_ln17_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (1.70ns)   --->   "%r_V_1734 = mul i16 %zext_ln818_19, i16 65157"   --->   Operation 730 'mul' 'r_V_1734' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1734, i32 6, i32 15"   --->   Operation 731 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_1325 = sext i10 %mult_V_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (1.70ns)   --->   "%r_V_1735 = mul i16 %zext_ln818_19, i16 65127"   --->   Operation 733 'mul' 'r_V_1735' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1735, i32 6, i32 15"   --->   Operation 734 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_1326 = sext i10 %mult_V_88" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'sext' 'sext_ln17_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln1273_863 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_80, i8 0"   --->   Operation 736 'bitconcatenate' 'shl_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1273_75 = zext i14 %shl_ln1273_863"   --->   Operation 737 'zext' 'zext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln1273_864 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_80, i5 0"   --->   Operation 738 'bitconcatenate' 'shl_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1273_76 = zext i11 %shl_ln1273_864"   --->   Operation 739 'zext' 'zext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.76ns)   --->   "%r_V_1736 = sub i15 %zext_ln1273_76, i15 %zext_ln1273_75"   --->   Operation 740 'sub' 'r_V_1736' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1736, i32 6, i32 14"   --->   Operation 741 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln17_1327 = sext i9 %mult_V_89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 742 'sext' 'sext_ln17_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (1.86ns)   --->   "%r_V_1737 = mul i17 %zext_ln1273_73, i17 130374"   --->   Operation 743 'mul' 'r_V_1737' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1737, i32 6, i32 16"   --->   Operation 744 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (1.70ns)   --->   "%r_V_1738 = mul i16 %zext_ln818_19, i16 65141"   --->   Operation 745 'mul' 'r_V_1738' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1738, i32 6, i32 15"   --->   Operation 746 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln17_1329 = sext i10 %mult_V_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 747 'sext' 'sext_ln17_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (1.86ns)   --->   "%mul_ln818_76 = mul i16 %zext_ln818_19, i16 622"   --->   Operation 748 'mul' 'mul_ln818_76' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln17_77 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_76, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 749 'partselect' 'trunc_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1273_77 = zext i6 %data_V_81"   --->   Operation 750 'zext' 'zext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln1273_78 = zext i6 %data_V_81"   --->   Operation 751 'zext' 'zext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1273_79 = zext i6 %data_V_81"   --->   Operation 752 'zext' 'zext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln1273_80 = zext i6 %data_V_81"   --->   Operation 753 'zext' 'zext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (1.27ns)   --->   "%r_V_1739 = mul i13 %zext_ln1273_80, i13 8145"   --->   Operation 754 'mul' 'r_V_1739' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1739, i32 6, i32 12"   --->   Operation 755 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln17_1330 = sext i7 %mult_V_92" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 756 'sext' 'sext_ln17_1330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln818_59 = zext i6 %data_V_81"   --->   Operation 757 'zext' 'zext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (1.46ns)   --->   "%mul_ln818_77 = mul i14 %zext_ln1273_79, i14 198"   --->   Operation 758 'mul' 'mul_ln818_77' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln17_78 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_77, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 759 'partselect' 'trunc_ln17_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i8 %trunc_ln17_78" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 760 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (1.70ns)   --->   "%mul_ln818_78 = mul i15 %zext_ln818_59, i15 493"   --->   Operation 761 'mul' 'mul_ln818_78' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln17_79 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_78, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 762 'partselect' 'trunc_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i9 %trunc_ln17_79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (1.55ns)   --->   "%r_V_1740 = mul i14 %zext_ln1273_79, i14 16311"   --->   Operation 764 'mul' 'r_V_1740' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1740, i32 6, i32 13"   --->   Operation 765 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln17_1331 = sext i8 %mult_V_93" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 766 'sext' 'sext_ln17_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (1.70ns)   --->   "%mul_ln818_79 = mul i15 %zext_ln818_59, i15 340"   --->   Operation 767 'mul' 'mul_ln818_79' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln17_80 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_79, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 768 'partselect' 'trunc_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i9 %trunc_ln17_80" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 769 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (1.55ns)   --->   "%mul_ln818_80 = mul i13 %zext_ln1273_80, i13 116"   --->   Operation 770 'mul' 'mul_ln818_80' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln17_81 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_80, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 771 'partselect' 'trunc_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i7 %trunc_ln17_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 772 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (1.55ns)   --->   "%r_V_1741 = mul i14 %zext_ln1273_79, i14 16289"   --->   Operation 773 'mul' 'r_V_1741' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1741, i32 6, i32 13"   --->   Operation 774 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln17_1332 = sext i8 %mult_V_94" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 775 'sext' 'sext_ln17_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (1.70ns)   --->   "%r_V_1742 = mul i16 %zext_ln1273_78, i16 65243"   --->   Operation 776 'mul' 'r_V_1742' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1742, i32 6, i32 15"   --->   Operation 777 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln17_1333 = sext i10 %mult_V_95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 778 'sext' 'sext_ln17_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (1.70ns)   --->   "%r_V_1743 = mul i16 %zext_ln1273_78, i16 65229"   --->   Operation 779 'mul' 'r_V_1743' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1743, i32 6, i32 15"   --->   Operation 780 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln17_1334 = sext i10 %mult_V_96" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 781 'sext' 'sext_ln17_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (1.86ns)   --->   "%r_V_1744 = mul i17 %zext_ln1273_77, i17 130449"   --->   Operation 782 'mul' 'r_V_1744' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1744, i32 6, i32 16"   --->   Operation 783 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln818_21 = zext i6 %data_V_82"   --->   Operation 784 'zext' 'zext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln818_61 = zext i6 %data_V_82"   --->   Operation 785 'zext' 'zext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln818_62 = zext i6 %data_V_82"   --->   Operation 786 'zext' 'zext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln818_63 = zext i6 %data_V_82"   --->   Operation 787 'zext' 'zext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i1 %tmp_775" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 788 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1273_81 = zext i6 %data_V_82"   --->   Operation 789 'zext' 'zext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1273_82 = zext i6 %data_V_82"   --->   Operation 790 'zext' 'zext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (1.55ns)   --->   "%r_V_1745 = mul i14 %zext_ln1273_82, i14 16303"   --->   Operation 791 'mul' 'r_V_1745' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1745, i32 6, i32 13"   --->   Operation 792 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln17_1336 = sext i8 %mult_V_98" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 793 'sext' 'sext_ln17_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (1.55ns)   --->   "%mul_ln818_81 = mul i13 %zext_ln818_63, i13 106"   --->   Operation 794 'mul' 'mul_ln818_81' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln17_82 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_81, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 795 'partselect' 'trunc_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i7 %trunc_ln17_82" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 796 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (1.70ns)   --->   "%mul_ln818_82 = mul i15 %zext_ln818_62, i15 440"   --->   Operation 797 'mul' 'mul_ln818_82' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln17_83 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_82, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'partselect' 'trunc_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i9 %trunc_ln17_83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 799 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (1.86ns)   --->   "%r_V_1746 = mul i17 %zext_ln1273_81, i17 130495"   --->   Operation 800 'mul' 'r_V_1746' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1746, i32 6, i32 16"   --->   Operation 801 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (1.86ns)   --->   "%mul_ln818_83 = mul i16 %zext_ln818_21, i16 807"   --->   Operation 802 'mul' 'mul_ln818_83' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln17_84 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_83, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 803 'partselect' 'trunc_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (1.70ns)   --->   "%r_V_1747 = mul i16 %zext_ln818_21, i16 65131"   --->   Operation 804 'mul' 'r_V_1747' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1747, i32 6, i32 15"   --->   Operation 805 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln17_1338 = sext i10 %mult_V_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 806 'sext' 'sext_ln17_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (1.27ns)   --->   "%mul_ln818_84 = mul i12 %zext_ln818_61, i12 47"   --->   Operation 807 'mul' 'mul_ln818_84' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln17_85 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_84, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 808 'partselect' 'trunc_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i6 %trunc_ln17_85" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 809 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (1.70ns)   --->   "%r_V_1748 = mul i16 %zext_ln818_21, i16 65159"   --->   Operation 810 'mul' 'r_V_1748' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1748, i32 6, i32 15"   --->   Operation 811 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln17_1339 = sext i10 %mult_V_101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 812 'sext' 'sext_ln17_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (1.70ns)   --->   "%r_V_1749 = mul i16 %zext_ln818_21, i16 65071"   --->   Operation 813 'mul' 'r_V_1749' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1749, i32 6, i32 15"   --->   Operation 814 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln17_1340 = sext i10 %mult_V_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 815 'sext' 'sext_ln17_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln818_22 = zext i6 %data_V_83"   --->   Operation 816 'zext' 'zext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln818_64 = zext i6 %data_V_83"   --->   Operation 817 'zext' 'zext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln818_65 = zext i6 %data_V_83"   --->   Operation 818 'zext' 'zext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (1.70ns)   --->   "%mul_ln818_85 = mul i15 %zext_ln818_65, i15 263"   --->   Operation 819 'mul' 'mul_ln818_85' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln17_86 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_85, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 820 'partselect' 'trunc_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i9 %trunc_ln17_86" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 821 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (1.23ns)   --->   "%mul_ln818_86 = mul i11 %zext_ln818_64, i11 27"   --->   Operation 822 'mul' 'mul_ln818_86' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_86, i32 6, i32 10"   --->   Operation 823 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1273_83 = zext i6 %data_V_83"   --->   Operation 824 'zext' 'zext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (1.70ns)   --->   "%r_V_1750 = mul i16 %zext_ln818_22, i16 65041"   --->   Operation 825 'mul' 'r_V_1750' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1750, i32 6, i32 15"   --->   Operation 826 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln17_1341 = sext i10 %mult_V_104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 827 'sext' 'sext_ln17_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (1.86ns)   --->   "%r_V_1751 = mul i17 %zext_ln1273_83, i17 130264"   --->   Operation 828 'mul' 'r_V_1751' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1751, i32 6, i32 16"   --->   Operation 829 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (1.70ns)   --->   "%mul_ln818_87 = mul i15 %zext_ln818_65, i15 319"   --->   Operation 830 'mul' 'mul_ln818_87' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln17_88 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_87, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 831 'partselect' 'trunc_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i9 %trunc_ln17_88" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 832 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (1.70ns)   --->   "%mul_ln818_88 = mul i15 %zext_ln818_65, i15 493"   --->   Operation 833 'mul' 'mul_ln818_88' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln17_89 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_88, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 834 'partselect' 'trunc_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (1.46ns)   --->   "%r_V_1752 = mul i15 %zext_ln818_65, i15 32620"   --->   Operation 835 'mul' 'r_V_1752' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1752, i32 6, i32 14"   --->   Operation 836 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln17_1343 = sext i9 %mult_V_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 837 'sext' 'sext_ln17_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (1.86ns)   --->   "%r_V_1753 = mul i17 %zext_ln1273_83, i17 130523"   --->   Operation 838 'mul' 'r_V_1753' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1753, i32 6, i32 16"   --->   Operation 839 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (1.86ns)   --->   "%mul_ln818_89 = mul i16 %zext_ln818_22, i16 546"   --->   Operation 840 'mul' 'mul_ln818_89' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln17_90 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_89, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 841 'partselect' 'trunc_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1273_84 = zext i6 %data_V_84"   --->   Operation 842 'zext' 'zext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln1273_85 = zext i6 %data_V_84"   --->   Operation 843 'zext' 'zext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1273_86 = zext i6 %data_V_84"   --->   Operation 844 'zext' 'zext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (1.86ns)   --->   "%r_V_1754 = mul i17 %zext_ln1273_86, i17 130483"   --->   Operation 845 'mul' 'r_V_1754' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1754, i32 6, i32 16"   --->   Operation 846 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (1.70ns)   --->   "%r_V_1755 = mul i16 %zext_ln1273_85, i16 65277"   --->   Operation 847 'mul' 'r_V_1755' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1755, i32 6, i32 15"   --->   Operation 848 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln17_1346 = sext i10 %mult_V_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 849 'sext' 'sext_ln17_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (1.86ns)   --->   "%r_V_1756 = mul i17 %zext_ln1273_86, i17 130532"   --->   Operation 850 'mul' 'r_V_1756' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1756, i32 6, i32 16"   --->   Operation 851 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (1.70ns)   --->   "%mul_ln818_90 = mul i15 %zext_ln1273_84, i15 344"   --->   Operation 852 'mul' 'mul_ln818_90' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln17_91 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_90, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 853 'partselect' 'trunc_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i9 %trunc_ln17_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 854 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (1.70ns)   --->   "%r_V_1757 = mul i16 %zext_ln1273_85, i16 65226"   --->   Operation 855 'mul' 'r_V_1757' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1757, i32 6, i32 15"   --->   Operation 856 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln17_1348 = sext i10 %mult_V_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 857 'sext' 'sext_ln17_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (1.70ns)   --->   "%mul_ln818_91 = mul i15 %zext_ln1273_84, i15 391"   --->   Operation 858 'mul' 'mul_ln818_91' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln17_92 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_91, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 859 'partselect' 'trunc_ln17_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i9 %trunc_ln17_92" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 860 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (1.70ns)   --->   "%r_V_1758 = mul i16 %zext_ln1273_85, i16 65125"   --->   Operation 861 'mul' 'r_V_1758' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1758, i32 6, i32 15"   --->   Operation 862 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln17_1349 = sext i10 %mult_V_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 863 'sext' 'sext_ln17_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (1.70ns)   --->   "%r_V_1759 = mul i16 %zext_ln1273_85, i16 65266"   --->   Operation 864 'mul' 'r_V_1759' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1759, i32 6, i32 15"   --->   Operation 865 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln17_1350 = sext i10 %mult_V_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 866 'sext' 'sext_ln17_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (1.46ns)   --->   "%r_V_1760 = mul i15 %zext_ln1273_84, i15 32540"   --->   Operation 867 'mul' 'r_V_1760' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1760, i32 6, i32 14"   --->   Operation 868 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln17_1351 = sext i9 %mult_V_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 869 'sext' 'sext_ln17_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (1.86ns)   --->   "%mul_ln818_92 = mul i16 %zext_ln1273_85, i16 705"   --->   Operation 870 'mul' 'mul_ln818_92' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln17_93 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_92, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 871 'partselect' 'trunc_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln1273_87 = zext i6 %data_V_85"   --->   Operation 872 'zext' 'zext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln1273_88 = zext i6 %data_V_85"   --->   Operation 873 'zext' 'zext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i6 %data_V_85"   --->   Operation 874 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (1.70ns)   --->   "%r_V_1761 = mul i16 %zext_ln1273_89, i16 65126"   --->   Operation 875 'mul' 'r_V_1761' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1761, i32 6, i32 15"   --->   Operation 876 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln17_1352 = sext i10 %mult_V_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 877 'sext' 'sext_ln17_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (1.70ns)   --->   "%r_V_1762 = mul i16 %zext_ln1273_89, i16 65247"   --->   Operation 878 'mul' 'r_V_1762' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1762, i32 6, i32 15"   --->   Operation 879 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln17_1353 = sext i10 %mult_V_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 880 'sext' 'sext_ln17_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (1.46ns)   --->   "%r_V_1763 = mul i15 %zext_ln1273_88, i15 32637"   --->   Operation 881 'mul' 'r_V_1763' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1763, i32 6, i32 14"   --->   Operation 882 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln17_1354 = sext i9 %mult_V_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 883 'sext' 'sext_ln17_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (1.70ns)   --->   "%mul_ln818_93 = mul i15 %zext_ln1273_88, i15 381"   --->   Operation 884 'mul' 'mul_ln818_93' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln17_94 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_93, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 885 'partselect' 'trunc_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i9 %trunc_ln17_94" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 886 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln818_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_85, i7 0"   --->   Operation 887 'bitconcatenate' 'shl_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln818_68 = zext i13 %shl_ln818_13"   --->   Operation 888 'zext' 'zext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln818_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_85, i2 0"   --->   Operation 889 'bitconcatenate' 'shl_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln818_69 = zext i8 %shl_ln818_14"   --->   Operation 890 'zext' 'zext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.75ns)   --->   "%sub_ln818_4 = sub i14 %zext_ln818_68, i14 %zext_ln818_69"   --->   Operation 891 'sub' 'sub_ln818_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln818_4, i32 6, i32 13"   --->   Operation 892 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_1355 = sext i8 %mult_V_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i10 %sext_ln17_1355" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 894 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (1.46ns)   --->   "%r_V_1764 = mul i15 %zext_ln1273_88, i15 32560"   --->   Operation 895 'mul' 'r_V_1764' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1764, i32 6, i32 14"   --->   Operation 896 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln17_1356 = sext i9 %mult_V_119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 897 'sext' 'sext_ln17_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (1.86ns)   --->   "%mul_ln818_94 = mul i16 %zext_ln1273_89, i16 709"   --->   Operation 898 'mul' 'mul_ln818_94' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln17_95 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_94, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 899 'partselect' 'trunc_ln17_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%shl_ln818_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_85, i4 0"   --->   Operation 900 'bitconcatenate' 'shl_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln818_70 = zext i10 %shl_ln818_15"   --->   Operation 901 'zext' 'zext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.75ns)   --->   "%add_ln818_4 = add i14 %zext_ln818_68, i14 %zext_ln818_70"   --->   Operation 902 'add' 'add_ln818_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln17_96 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln818_4, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 903 'partselect' 'trunc_ln17_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i8 %trunc_ln17_96" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 904 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (1.86ns)   --->   "%mul_ln818_95 = mul i16 %zext_ln1273_89, i16 526"   --->   Operation 905 'mul' 'mul_ln818_95' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln17_97 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_95, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 906 'partselect' 'trunc_ln17_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (1.86ns)   --->   "%r_V_1765 = mul i17 %zext_ln1273_87, i17 130477"   --->   Operation 907 'mul' 'r_V_1765' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1765, i32 6, i32 16"   --->   Operation 908 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i6 %data_V_86"   --->   Operation 909 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i6 %data_V_86"   --->   Operation 910 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (1.46ns)   --->   "%r_V_1766 = mul i15 %zext_ln1273_91, i15 32536"   --->   Operation 911 'mul' 'r_V_1766' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1766, i32 6, i32 14"   --->   Operation 912 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln17_1358 = sext i9 %mult_V_121" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 913 'sext' 'sext_ln17_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln818_71 = zext i6 %data_V_86"   --->   Operation 914 'zext' 'zext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln818_72 = zext i6 %data_V_86"   --->   Operation 915 'zext' 'zext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln818_73 = zext i6 %data_V_86"   --->   Operation 916 'zext' 'zext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (1.23ns)   --->   "%mul_ln818_96 = mul i11 %zext_ln818_73, i11 25"   --->   Operation 917 'mul' 'mul_ln818_96' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_96, i32 6, i32 10"   --->   Operation 918 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln818_74 = zext i5 %mult_V_122"   --->   Operation 919 'zext' 'zext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (1.70ns)   --->   "%mul_ln818_97 = mul i15 %zext_ln1273_91, i15 469"   --->   Operation 920 'mul' 'mul_ln818_97' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln17_98 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_97, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 921 'partselect' 'trunc_ln17_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i9 %trunc_ln17_98" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 922 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (1.55ns)   --->   "%mul_ln818_98 = mul i13 %zext_ln818_72, i13 114"   --->   Operation 923 'mul' 'mul_ln818_98' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln17_99 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_98, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 924 'partselect' 'trunc_ln17_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i7 %trunc_ln17_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 925 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (1.86ns)   --->   "%r_V_1767 = mul i17 %zext_ln1273_90, i17 130336"   --->   Operation 926 'mul' 'r_V_1767' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1767, i32 6, i32 16"   --->   Operation 927 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (1.86ns)   --->   "%r_V_1768 = mul i17 %zext_ln1273_90, i17 130329"   --->   Operation 928 'mul' 'r_V_1768' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1768, i32 6, i32 16"   --->   Operation 929 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (1.70ns)   --->   "%mul_ln818_99 = mul i15 %zext_ln1273_91, i15 297"   --->   Operation 930 'mul' 'mul_ln818_99' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln17_100 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_99, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 931 'partselect' 'trunc_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i9 %trunc_ln17_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 932 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (1.46ns)   --->   "%mul_ln818_100 = mul i14 %zext_ln818_71, i14 138"   --->   Operation 933 'mul' 'mul_ln818_100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln17_101 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_100, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 934 'partselect' 'trunc_ln17_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i8 %trunc_ln17_101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 935 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (1.70ns)   --->   "%mul_ln818_101 = mul i15 %zext_ln1273_91, i15 410"   --->   Operation 936 'mul' 'mul_ln818_101' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln17_102 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_101, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 937 'partselect' 'trunc_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i9 %trunc_ln17_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 938 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (1.46ns)   --->   "%mul_ln818_102 = mul i14 %zext_ln818_71, i14 216"   --->   Operation 939 'mul' 'mul_ln818_102' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln17_103 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_102, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 940 'partselect' 'trunc_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln818_26 = zext i6 %data_V_87"   --->   Operation 941 'zext' 'zext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln818_75 = zext i6 %data_V_87"   --->   Operation 942 'zext' 'zext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln818_76 = zext i6 %data_V_87"   --->   Operation 943 'zext' 'zext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln818_77 = zext i6 %data_V_87"   --->   Operation 944 'zext' 'zext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (1.55ns)   --->   "%mul_ln818_103 = mul i13 %zext_ln818_77, i13 105"   --->   Operation 945 'mul' 'mul_ln818_103' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln17_104 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_103, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'partselect' 'trunc_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i7 %trunc_ln17_104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (1.86ns)   --->   "%mul_ln818_104 = mul i16 %zext_ln818_26, i16 529"   --->   Operation 948 'mul' 'mul_ln818_104' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln17_105 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_104, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 949 'partselect' 'trunc_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1273_92 = zext i6 %data_V_87"   --->   Operation 950 'zext' 'zext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (1.70ns)   --->   "%r_V_1769 = mul i16 %zext_ln818_26, i16 65095"   --->   Operation 951 'mul' 'r_V_1769' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1769, i32 6, i32 15"   --->   Operation 952 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln17_1361 = sext i10 %mult_V_125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 953 'sext' 'sext_ln17_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (1.70ns)   --->   "%r_V_1770 = mul i16 %zext_ln818_26, i16 65187"   --->   Operation 954 'mul' 'r_V_1770' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1770, i32 6, i32 15"   --->   Operation 955 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln17_1362 = sext i10 %mult_V_126" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 956 'sext' 'sext_ln17_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (1.86ns)   --->   "%r_V_1771 = mul i17 %zext_ln1273_92, i17 130482"   --->   Operation 957 'mul' 'r_V_1771' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1771, i32 6, i32 16"   --->   Operation 958 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln1273_865 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_87, i7 0"   --->   Operation 959 'bitconcatenate' 'shl_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln1273_93 = zext i13 %shl_ln1273_865"   --->   Operation 960 'zext' 'zext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.75ns)   --->   "%r_V_1772 = sub i14 0, i14 %zext_ln1273_93"   --->   Operation 961 'sub' 'r_V_1772' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1772, i32 6, i32 13"   --->   Operation 962 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln17_1364 = sext i8 %mult_V_128" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'sext' 'sext_ln17_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (1.86ns)   --->   "%mul_ln818_105 = mul i16 %zext_ln818_26, i16 613"   --->   Operation 964 'mul' 'mul_ln818_105' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln17_106 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_105, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 965 'partselect' 'trunc_ln17_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (1.70ns)   --->   "%mul_ln818_106 = mul i15 %zext_ln818_76, i15 468"   --->   Operation 966 'mul' 'mul_ln818_106' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln17_107 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_106, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 967 'partselect' 'trunc_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i9 %trunc_ln17_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (1.46ns)   --->   "%mul_ln818_107 = mul i14 %zext_ln818_75, i14 226"   --->   Operation 969 'mul' 'mul_ln818_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln17_108 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_107, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 970 'partselect' 'trunc_ln17_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i8 %trunc_ln17_108" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 971 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (1.86ns)   --->   "%r_V_1773 = mul i17 %zext_ln1273_92, i17 130428"   --->   Operation 972 'mul' 'r_V_1773' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1773, i32 6, i32 16"   --->   Operation 973 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln818_27 = zext i6 %data_V_88"   --->   Operation 974 'zext' 'zext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln818_78 = zext i6 %data_V_88"   --->   Operation 975 'zext' 'zext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln818_79 = zext i6 %data_V_88"   --->   Operation 976 'zext' 'zext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (1.46ns)   --->   "%mul_ln818_108 = mul i14 %zext_ln818_79, i14 139"   --->   Operation 977 'mul' 'mul_ln818_108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln17_109 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_108, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 978 'partselect' 'trunc_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i8 %trunc_ln17_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 979 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln1273_94 = zext i6 %data_V_88"   --->   Operation 980 'zext' 'zext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln1273_95 = zext i6 %data_V_88"   --->   Operation 981 'zext' 'zext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (1.46ns)   --->   "%r_V_1774 = mul i15 %zext_ln818_78, i15 32515"   --->   Operation 982 'mul' 'r_V_1774' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1774, i32 6, i32 14"   --->   Operation 983 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln17_1366 = sext i9 %mult_V_130" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 984 'sext' 'sext_ln17_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (1.70ns)   --->   "%mul_ln818_109 = mul i15 %zext_ln818_78, i15 468"   --->   Operation 985 'mul' 'mul_ln818_109' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln17_110 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_109, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 986 'partselect' 'trunc_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i9 %trunc_ln17_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 987 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (1.46ns)   --->   "%mul_ln818_110 = mul i14 %zext_ln818_79, i14 215"   --->   Operation 988 'mul' 'mul_ln818_110' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln17_111 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_110, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 989 'partselect' 'trunc_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i8 %trunc_ln17_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 990 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (1.86ns)   --->   "%r_V_1775 = mul i17 %zext_ln1273_95, i17 130300"   --->   Operation 991 'mul' 'r_V_1775' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1775, i32 6, i32 16"   --->   Operation 992 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (1.86ns)   --->   "%mul_ln818_111 = mul i16 %zext_ln818_27, i16 708"   --->   Operation 993 'mul' 'mul_ln818_111' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln17_112 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_111, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 994 'partselect' 'trunc_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (1.46ns)   --->   "%mul_ln818_112 = mul i14 %zext_ln818_79, i14 222"   --->   Operation 995 'mul' 'mul_ln818_112' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln17_113 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_112, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 996 'partselect' 'trunc_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i8 %trunc_ln17_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 997 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (1.86ns)   --->   "%r_V_1776 = mul i17 %zext_ln1273_95, i17 130284"   --->   Operation 998 'mul' 'r_V_1776' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1776, i32 6, i32 16"   --->   Operation 999 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln1273_866 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_88, i7 0"   --->   Operation 1000 'bitconcatenate' 'shl_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln1273_96 = zext i13 %shl_ln1273_866"   --->   Operation 1001 'zext' 'zext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1208 = sub i14 0, i14 %zext_ln1273_96"   --->   Operation 1002 'sub' 'sub_ln1273_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1003 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1777 = sub i14 %sub_ln1273_1208, i14 %zext_ln818_79"   --->   Operation 1003 'sub' 'r_V_1777' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1777, i32 6, i32 13"   --->   Operation 1004 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln17_1369 = sext i8 %mult_V_133" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1005 'sext' 'sext_ln17_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.70ns)   --->   "%r_V_1778 = sub i7 0, i7 %zext_ln1273_94"   --->   Operation 1006 'sub' 'r_V_1778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3285)   --->   "%mult_V_2021 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %r_V_1778, i32 6"   --->   Operation 1007 'bitselect' 'mult_V_2021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3285)   --->   "%select_ln17 = select i1 %mult_V_2021, i7 127, i7 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1008 'select' 'select_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln1273_97 = zext i6 %data_V_89"   --->   Operation 1009 'zext' 'zext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1273_98 = zext i6 %data_V_89"   --->   Operation 1010 'zext' 'zext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (1.86ns)   --->   "%r_V_1779 = mul i17 %zext_ln1273_98, i17 130286"   --->   Operation 1011 'mul' 'r_V_1779' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1779, i32 6, i32 16"   --->   Operation 1012 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln1273_867 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_V_89, i6 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln1273_99 = zext i12 %shl_ln1273_867"   --->   Operation 1014 'zext' 'zext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.74ns)   --->   "%sub_ln1273_1211 = sub i13 0, i13 %zext_ln1273_99"   --->   Operation 1015 'sub' 'sub_ln1273_1211' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1273_1494 = sext i13 %sub_ln1273_1211"   --->   Operation 1016 'sext' 'sext_ln1273_1494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln1273_868 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_89, i1 0"   --->   Operation 1017 'bitconcatenate' 'shl_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln1273_100 = zext i7 %shl_ln1273_868"   --->   Operation 1018 'zext' 'zext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.75ns)   --->   "%r_V_1780 = sub i14 %sext_ln1273_1494, i14 %zext_ln1273_100"   --->   Operation 1019 'sub' 'r_V_1780' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1780, i32 6, i32 13"   --->   Operation 1020 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln17_1371 = sext i8 %mult_V_136" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1021 'sext' 'sext_ln17_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (1.70ns)   --->   "%r_V_1781 = mul i16 %zext_ln1273_97, i16 65052"   --->   Operation 1022 'mul' 'r_V_1781' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1781, i32 6, i32 15"   --->   Operation 1023 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln17_1372 = sext i10 %mult_V_137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1024 'sext' 'sext_ln17_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (1.86ns)   --->   "%r_V_1782 = mul i17 %zext_ln1273_98, i17 130526"   --->   Operation 1025 'mul' 'r_V_1782' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1782, i32 6, i32 16"   --->   Operation 1026 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln818_80 = zext i6 %data_V_89"   --->   Operation 1027 'zext' 'zext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (1.86ns)   --->   "%mul_ln818_113 = mul i16 %zext_ln1273_97, i16 604"   --->   Operation 1028 'mul' 'mul_ln818_113' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln17_114 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_113, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1029 'partselect' 'trunc_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (1.86ns)   --->   "%mul_ln818_114 = mul i16 %zext_ln1273_97, i16 594"   --->   Operation 1030 'mul' 'mul_ln818_114' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln17_115 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_114, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1031 'partselect' 'trunc_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (1.86ns)   --->   "%mul_ln818_115 = mul i16 %zext_ln1273_97, i16 658"   --->   Operation 1032 'mul' 'mul_ln818_115' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln17_116 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_115, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'partselect' 'trunc_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (1.86ns)   --->   "%r_V_1783 = mul i17 %zext_ln1273_98, i17 130449"   --->   Operation 1034 'mul' 'r_V_1783' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1783, i32 6, i32 16"   --->   Operation 1035 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (1.46ns)   --->   "%mul_ln818_116 = mul i14 %zext_ln818_80, i14 174"   --->   Operation 1036 'mul' 'mul_ln818_116' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln17_117 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_116, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1037 'partselect' 'trunc_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i8 %trunc_ln17_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1038 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (1.86ns)   --->   "%r_V_1784 = mul i17 %zext_ln1273_98, i17 130394"   --->   Operation 1039 'mul' 'r_V_1784' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1784, i32 6, i32 16"   --->   Operation 1040 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln1273_101 = zext i6 %data_V_90"   --->   Operation 1041 'zext' 'zext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1273_102 = zext i6 %data_V_90"   --->   Operation 1042 'zext' 'zext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln1273_103 = zext i6 %data_V_90"   --->   Operation 1043 'zext' 'zext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (1.70ns)   --->   "%r_V_1785 = mul i16 %zext_ln1273_103, i16 65044"   --->   Operation 1044 'mul' 'r_V_1785' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1785, i32 6, i32 15"   --->   Operation 1045 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln17_1376 = sext i10 %mult_V_141" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1046 'sext' 'sext_ln17_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln818_81 = zext i6 %data_V_90"   --->   Operation 1047 'zext' 'zext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (1.70ns)   --->   "%mul_ln818_117 = mul i15 %zext_ln818_81, i15 283"   --->   Operation 1048 'mul' 'mul_ln818_117' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln17_118 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_117, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1049 'partselect' 'trunc_ln17_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i9 %trunc_ln17_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1050 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (1.86ns)   --->   "%r_V_1786 = mul i17 %zext_ln1273_102, i17 130422"   --->   Operation 1051 'mul' 'r_V_1786' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1786, i32 6, i32 16"   --->   Operation 1052 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_143 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_90, i1 0"   --->   Operation 1053 'bitconcatenate' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i7 %mult_V_143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1054 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (1.27ns)   --->   "%r_V_1787 = mul i13 %zext_ln1273_101, i13 8145"   --->   Operation 1055 'mul' 'r_V_1787' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1787, i32 6, i32 12"   --->   Operation 1056 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln17_1378 = sext i7 %mult_V_144" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1057 'sext' 'sext_ln17_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (1.70ns)   --->   "%mul_ln818_118 = mul i15 %zext_ln818_81, i15 405"   --->   Operation 1058 'mul' 'mul_ln818_118' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln17_119 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_118, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1059 'partselect' 'trunc_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i9 %trunc_ln17_119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1060 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (1.70ns)   --->   "%r_V_1788 = mul i16 %zext_ln1273_103, i16 65048"   --->   Operation 1061 'mul' 'r_V_1788' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1788, i32 6, i32 15"   --->   Operation 1062 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_1379 = sext i10 %mult_V_145" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (1.86ns)   --->   "%mul_ln818_119 = mul i16 %zext_ln1273_103, i16 693"   --->   Operation 1064 'mul' 'mul_ln818_119' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln17_120 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_119, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1065 'partselect' 'trunc_ln17_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (1.86ns)   --->   "%r_V_1789 = mul i17 %zext_ln1273_102, i17 130356"   --->   Operation 1066 'mul' 'r_V_1789' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1789, i32 6, i32 16"   --->   Operation 1067 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (1.70ns)   --->   "%r_V_1790 = mul i16 %zext_ln1273_103, i16 65263"   --->   Operation 1068 'mul' 'r_V_1790' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1790, i32 6, i32 15"   --->   Operation 1069 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln17_1381 = sext i10 %mult_V_147" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1070 'sext' 'sext_ln17_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln818_30 = zext i6 %data_V_91"   --->   Operation 1071 'zext' 'zext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln818_82 = zext i6 %data_V_91"   --->   Operation 1072 'zext' 'zext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln818_83 = zext i6 %data_V_91"   --->   Operation 1073 'zext' 'zext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (1.46ns)   --->   "%mul_ln818_120 = mul i14 %zext_ln818_83, i14 164"   --->   Operation 1074 'mul' 'mul_ln818_120' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln17_121 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_120, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1075 'partselect' 'trunc_ln17_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i8 %trunc_ln17_121" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1076 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (1.86ns)   --->   "%mul_ln818_121 = mul i16 %zext_ln818_30, i16 567"   --->   Operation 1077 'mul' 'mul_ln818_121' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln17_122 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_121, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1078 'partselect' 'trunc_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln1273_104 = zext i6 %data_V_91"   --->   Operation 1079 'zext' 'zext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln1273_105 = zext i6 %data_V_91"   --->   Operation 1080 'zext' 'zext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (1.70ns)   --->   "%r_V_1791 = mul i16 %zext_ln818_30, i16 65101"   --->   Operation 1081 'mul' 'r_V_1791' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1791, i32 6, i32 15"   --->   Operation 1082 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln17_1382 = sext i10 %mult_V_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1083 'sext' 'sext_ln17_1382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (1.70ns)   --->   "%mul_ln818_122 = mul i15 %zext_ln818_82, i15 497"   --->   Operation 1084 'mul' 'mul_ln818_122' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln17_123 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_122, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1085 'partselect' 'trunc_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i9 %trunc_ln17_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1086 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (1.70ns)   --->   "%mul_ln818_123 = mul i15 %zext_ln818_82, i15 348"   --->   Operation 1087 'mul' 'mul_ln818_123' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln17_124 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_123, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1088 'partselect' 'trunc_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i9 %trunc_ln17_124" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1089 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (1.27ns)   --->   "%r_V_1792 = mul i13 %zext_ln1273_105, i13 8142"   --->   Operation 1090 'mul' 'r_V_1792' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1792, i32 6, i32 12"   --->   Operation 1091 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln17_1383 = sext i7 %mult_V_149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1092 'sext' 'sext_ln17_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (1.46ns)   --->   "%mul_ln818_124 = mul i14 %zext_ln818_83, i14 158"   --->   Operation 1093 'mul' 'mul_ln818_124' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln17_125 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_124, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1094 'partselect' 'trunc_ln17_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i8 %trunc_ln17_125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (1.70ns)   --->   "%r_V_1793 = mul i16 %zext_ln818_30, i16 65109"   --->   Operation 1096 'mul' 'r_V_1793' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1793, i32 6, i32 15"   --->   Operation 1097 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln17_1384 = sext i10 %mult_V_150" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1098 'sext' 'sext_ln17_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (1.86ns)   --->   "%r_V_1794 = mul i17 %zext_ln1273_104, i17 130508"   --->   Operation 1099 'mul' 'r_V_1794' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1794, i32 6, i32 16"   --->   Operation 1100 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (1.70ns)   --->   "%r_V_1795 = mul i16 %zext_ln818_30, i16 65130"   --->   Operation 1101 'mul' 'r_V_1795' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1795, i32 6, i32 15"   --->   Operation 1102 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln17_1386 = sext i10 %mult_V_152" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1103 'sext' 'sext_ln17_1386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln818_31 = zext i6 %data_V_92"   --->   Operation 1104 'zext' 'zext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln818_84 = zext i6 %data_V_92"   --->   Operation 1105 'zext' 'zext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln818_85 = zext i6 %data_V_92"   --->   Operation 1106 'zext' 'zext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (1.46ns)   --->   "%mul_ln818_125 = mul i14 %zext_ln818_85, i14 238"   --->   Operation 1107 'mul' 'mul_ln818_125' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln17_126 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_125, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1108 'partselect' 'trunc_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i8 %trunc_ln17_126" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1109 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1273_106 = zext i6 %data_V_92"   --->   Operation 1110 'zext' 'zext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln1273_107 = zext i6 %data_V_92"   --->   Operation 1111 'zext' 'zext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (1.70ns)   --->   "%r_V_1796 = mul i16 %zext_ln818_31, i16 65163"   --->   Operation 1112 'mul' 'r_V_1796' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1796, i32 6, i32 15"   --->   Operation 1113 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_1387 = sext i10 %mult_V_153" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1114 'sext' 'sext_ln17_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (1.86ns)   --->   "%r_V_1797 = mul i17 %zext_ln1273_107, i17 130511"   --->   Operation 1115 'mul' 'r_V_1797' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1797, i32 6, i32 16"   --->   Operation 1116 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (1.86ns)   --->   "%r_V_1798 = mul i17 %zext_ln1273_107, i17 130207"   --->   Operation 1117 'mul' 'r_V_1798' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1798, i32 6, i32 16"   --->   Operation 1118 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%shl_ln818_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_92, i4 0"   --->   Operation 1119 'bitconcatenate' 'shl_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln818_86 = zext i10 %shl_ln818_16"   --->   Operation 1120 'zext' 'zext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln818_87 = zext i10 %shl_ln818_16"   --->   Operation 1121 'zext' 'zext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%shl_ln818_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_92, i1 0"   --->   Operation 1122 'bitconcatenate' 'shl_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln818_88 = zext i7 %shl_ln818_17"   --->   Operation 1123 'zext' 'zext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.72ns)   --->   "%sub_ln818_5 = sub i11 %zext_ln818_87, i11 %zext_ln818_88"   --->   Operation 1124 'sub' 'sub_ln818_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %sub_ln818_5, i32 6, i32 10"   --->   Operation 1125 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln17_1390 = sext i5 %mult_V_156" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1126 'sext' 'sext_ln17_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i10 %sext_ln17_1390" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1127 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln818_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_92, i8 0"   --->   Operation 1128 'bitconcatenate' 'shl_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln818_89 = zext i14 %shl_ln818_18"   --->   Operation 1129 'zext' 'zext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.76ns)   --->   "%sub_ln818_6 = sub i15 %zext_ln818_89, i15 %zext_ln818_86"   --->   Operation 1130 'sub' 'sub_ln818_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %sub_ln818_6, i32 6, i32 14"   --->   Operation 1131 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln17_1391 = sext i9 %mult_V_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1132 'sext' 'sext_ln17_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i10 %sext_ln17_1391" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1133 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (1.86ns)   --->   "%mul_ln818_126 = mul i16 %zext_ln818_31, i16 657"   --->   Operation 1134 'mul' 'mul_ln818_126' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln17_127 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_126, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1135 'partselect' 'trunc_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (1.86ns)   --->   "%r_V_1799 = mul i17 %zext_ln1273_107, i17 130542"   --->   Operation 1136 'mul' 'r_V_1799' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1799, i32 6, i32 16"   --->   Operation 1137 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_92, i2 0"   --->   Operation 1138 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln1273_108 = zext i8 %shl_ln1273_s"   --->   Operation 1139 'zext' 'zext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.70ns)   --->   "%r_V_1800 = sub i9 %zext_ln1273_106, i9 %zext_ln1273_108"   --->   Operation 1140 'sub' 'r_V_1800' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %r_V_1800, i32 6, i32 8"   --->   Operation 1141 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln17_1393 = sext i3 %mult_V_159" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'sext' 'sext_ln17_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (1.70ns)   --->   "%mul_ln818_127 = mul i15 %zext_ln818_84, i15 335"   --->   Operation 1143 'mul' 'mul_ln818_127' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln17_128 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_127, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1144 'partselect' 'trunc_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i9 %trunc_ln17_128" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln818_32 = zext i6 %data_V_93"   --->   Operation 1146 'zext' 'zext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln818_90 = zext i6 %data_V_93"   --->   Operation 1147 'zext' 'zext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln818_91 = zext i6 %data_V_93"   --->   Operation 1148 'zext' 'zext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln818_92 = zext i6 %data_V_93"   --->   Operation 1149 'zext' 'zext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (1.86ns)   --->   "%mul_ln818_128 = mul i16 %zext_ln818_32, i16 631"   --->   Operation 1150 'mul' 'mul_ln818_128' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln17_129 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_128, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1151 'partselect' 'trunc_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (1.70ns)   --->   "%r_V_1801 = mul i16 %zext_ln818_32, i16 65057"   --->   Operation 1152 'mul' 'r_V_1801' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1801, i32 6, i32 15"   --->   Operation 1153 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln17_1394 = sext i10 %mult_V_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'sext' 'sext_ln17_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (1.70ns)   --->   "%mul_ln818_129 = mul i15 %zext_ln818_92, i15 284"   --->   Operation 1155 'mul' 'mul_ln818_129' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln17_130 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_129, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1156 'partselect' 'trunc_ln17_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i9 %trunc_ln17_130" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1157 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (1.46ns)   --->   "%r_V_1802 = mul i15 %zext_ln818_92, i15 32554"   --->   Operation 1158 'mul' 'r_V_1802' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1802, i32 6, i32 14"   --->   Operation 1159 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln17_1395 = sext i9 %mult_V_161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1160 'sext' 'sext_ln17_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (1.70ns)   --->   "%mul_ln818_130 = mul i15 %zext_ln818_92, i15 314"   --->   Operation 1161 'mul' 'mul_ln818_130' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln17_131 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_130, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'partselect' 'trunc_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i9 %trunc_ln17_131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1163 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (1.70ns)   --->   "%r_V_1803 = mul i16 %zext_ln818_32, i16 65098"   --->   Operation 1164 'mul' 'r_V_1803' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1803, i32 6, i32 15"   --->   Operation 1165 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln17_1396 = sext i10 %mult_V_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'sext' 'sext_ln17_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (1.46ns)   --->   "%mul_ln818_131 = mul i14 %zext_ln818_91, i14 225"   --->   Operation 1167 'mul' 'mul_ln818_131' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln17_132 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_131, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1168 'partselect' 'trunc_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i8 %trunc_ln17_132" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1169 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (1.55ns)   --->   "%mul_ln818_132 = mul i13 %zext_ln818_90, i13 108"   --->   Operation 1170 'mul' 'mul_ln818_132' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln17_133 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_132, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1171 'partselect' 'trunc_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i7 %trunc_ln17_133" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (1.86ns)   --->   "%mul_ln818_133 = mul i16 %zext_ln818_32, i16 569"   --->   Operation 1173 'mul' 'mul_ln818_133' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln17_134 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_133, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1174 'partselect' 'trunc_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (1.70ns)   --->   "%r_V_1804 = mul i16 %zext_ln818_32, i16 65106"   --->   Operation 1175 'mul' 'r_V_1804' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1804, i32 6, i32 15"   --->   Operation 1176 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln17_1397 = sext i10 %mult_V_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'sext' 'sext_ln17_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln818_33 = zext i6 %data_V_94"   --->   Operation 1178 'zext' 'zext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln818_93 = zext i6 %data_V_94"   --->   Operation 1179 'zext' 'zext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (1.86ns)   --->   "%mul_ln818_134 = mul i16 %zext_ln818_33, i16 523"   --->   Operation 1180 'mul' 'mul_ln818_134' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln17_135 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_134, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1181 'partselect' 'trunc_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (1.86ns)   --->   "%mul_ln818_135 = mul i16 %zext_ln818_33, i16 536"   --->   Operation 1182 'mul' 'mul_ln818_135' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln17_136 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_135, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1183 'partselect' 'trunc_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1273_109 = zext i6 %data_V_94"   --->   Operation 1184 'zext' 'zext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (1.70ns)   --->   "%r_V_1805 = mul i16 %zext_ln818_33, i16 65225"   --->   Operation 1185 'mul' 'r_V_1805' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1805, i32 6, i32 15"   --->   Operation 1186 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln17_1398 = sext i10 %mult_V_164" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1187 'sext' 'sext_ln17_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (1.86ns)   --->   "%r_V_1806 = mul i17 %zext_ln1273_109, i17 130446"   --->   Operation 1188 'mul' 'r_V_1806' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1806, i32 6, i32 16"   --->   Operation 1189 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (1.46ns)   --->   "%r_V_1807 = mul i15 %zext_ln818_93, i15 32540"   --->   Operation 1190 'mul' 'r_V_1807' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1807, i32 6, i32 14"   --->   Operation 1191 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln17_1400 = sext i9 %mult_V_166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1192 'sext' 'sext_ln17_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (1.86ns)   --->   "%r_V_1808 = mul i17 %zext_ln1273_109, i17 130449"   --->   Operation 1193 'mul' 'r_V_1808' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1808, i32 6, i32 16"   --->   Operation 1194 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (1.86ns)   --->   "%mul_ln818_136 = mul i16 %zext_ln818_33, i16 829"   --->   Operation 1195 'mul' 'mul_ln818_136' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln17_137 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_136, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1196 'partselect' 'trunc_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (1.70ns)   --->   "%r_V_1809 = mul i16 %zext_ln818_33, i16 65060"   --->   Operation 1197 'mul' 'r_V_1809' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1809, i32 6, i32 15"   --->   Operation 1198 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln17_1402 = sext i10 %mult_V_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1199 'sext' 'sext_ln17_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (1.70ns)   --->   "%mul_ln818_137 = mul i15 %zext_ln818_93, i15 462"   --->   Operation 1200 'mul' 'mul_ln818_137' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln17_138 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_137, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1201 'partselect' 'trunc_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i9 %trunc_ln17_138" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1202 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (1.70ns)   --->   "%r_V_1810 = mul i16 %zext_ln818_33, i16 65208"   --->   Operation 1203 'mul' 'r_V_1810' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1810, i32 6, i32 15"   --->   Operation 1204 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln17_1403 = sext i10 %mult_V_169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1205 'sext' 'sext_ln17_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln1273_110 = zext i6 %data_V_95"   --->   Operation 1206 'zext' 'zext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln1273_111 = zext i6 %data_V_95"   --->   Operation 1207 'zext' 'zext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (1.70ns)   --->   "%r_V_1811 = mul i16 %zext_ln1273_111, i16 65178"   --->   Operation 1208 'mul' 'r_V_1811' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1811, i32 6, i32 15"   --->   Operation 1209 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln17_1404 = sext i10 %mult_V_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1210 'sext' 'sext_ln17_1404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%shl_ln1273_869 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_95, i9 0"   --->   Operation 1211 'bitconcatenate' 'shl_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln1273_112 = zext i15 %shl_ln1273_869"   --->   Operation 1212 'zext' 'zext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.77ns)   --->   "%sub_ln1273_1213 = sub i16 0, i16 %zext_ln1273_112"   --->   Operation 1213 'sub' 'sub_ln1273_1213' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1273_1495 = sext i16 %sub_ln1273_1213"   --->   Operation 1214 'sext' 'sext_ln1273_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln1273_870 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_95, i4 0"   --->   Operation 1215 'bitconcatenate' 'shl_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln1273_113 = zext i10 %shl_ln1273_870"   --->   Operation 1216 'zext' 'zext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.78ns)   --->   "%r_V_1812 = sub i17 %sext_ln1273_1495, i17 %zext_ln1273_113"   --->   Operation 1217 'sub' 'r_V_1812' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1812, i32 6, i32 16"   --->   Operation 1218 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln818_94 = zext i6 %data_V_95"   --->   Operation 1219 'zext' 'zext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (1.70ns)   --->   "%mul_ln818_138 = mul i15 %zext_ln1273_110, i15 309"   --->   Operation 1220 'mul' 'mul_ln818_138' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln17_139 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_138, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1221 'partselect' 'trunc_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i9 %trunc_ln17_139" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1222 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (1.70ns)   --->   "%mul_ln818_139 = mul i15 %zext_ln1273_110, i15 457"   --->   Operation 1223 'mul' 'mul_ln818_139' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln17_140 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_139, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1224 'partselect' 'trunc_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i9 %trunc_ln17_140" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1225 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (1.70ns)   --->   "%r_V_1813 = mul i16 %zext_ln1273_111, i16 65213"   --->   Operation 1226 'mul' 'r_V_1813' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1813, i32 6, i32 15"   --->   Operation 1227 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln17_1406 = sext i10 %mult_V_172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1228 'sext' 'sext_ln17_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (1.70ns)   --->   "%r_V_1814 = mul i16 %zext_ln1273_111, i16 65057"   --->   Operation 1229 'mul' 'r_V_1814' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1814, i32 6, i32 15"   --->   Operation 1230 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln17_1407 = sext i10 %mult_V_173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1231 'sext' 'sext_ln17_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (1.46ns)   --->   "%r_V_1815 = mul i15 %zext_ln1273_110, i15 32545"   --->   Operation 1232 'mul' 'r_V_1815' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1815, i32 6, i32 14"   --->   Operation 1233 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_1408 = sext i9 %mult_V_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'sext' 'sext_ln17_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (1.46ns)   --->   "%mul_ln818_140 = mul i14 %zext_ln818_94, i14 227"   --->   Operation 1235 'mul' 'mul_ln818_140' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln17_141 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_140, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1236 'partselect' 'trunc_ln17_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i8 %trunc_ln17_141" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1237 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (1.70ns)   --->   "%mul_ln818_141 = mul i15 %zext_ln1273_110, i15 345"   --->   Operation 1238 'mul' 'mul_ln818_141' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln17_142 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_141, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1239 'partselect' 'trunc_ln17_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i9 %trunc_ln17_142" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1240 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (1.70ns)   --->   "%mul_ln818_142 = mul i15 %zext_ln1273_110, i15 486"   --->   Operation 1241 'mul' 'mul_ln818_142' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln17_143 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_142, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1242 'partselect' 'trunc_ln17_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i9 %trunc_ln17_143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1243 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln1273_114 = zext i6 %data_V_96"   --->   Operation 1244 'zext' 'zext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln1273_115 = zext i6 %data_V_96"   --->   Operation 1245 'zext' 'zext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (1.70ns)   --->   "%r_V_1816 = mul i16 %zext_ln1273_115, i16 65117"   --->   Operation 1246 'mul' 'r_V_1816' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1816, i32 6, i32 15"   --->   Operation 1247 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln17_1409 = sext i10 %mult_V_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1248 'sext' 'sext_ln17_1409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (1.70ns)   --->   "%r_V_1817 = mul i16 %zext_ln1273_115, i16 65233"   --->   Operation 1249 'mul' 'r_V_1817' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1817, i32 6, i32 15"   --->   Operation 1250 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln17_1410 = sext i10 %mult_V_176" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1251 'sext' 'sext_ln17_1410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (1.86ns)   --->   "%r_V_1818 = mul i17 %zext_ln1273_114, i17 130431"   --->   Operation 1252 'mul' 'r_V_1818' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1818, i32 6, i32 16"   --->   Operation 1253 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln818_95 = zext i6 %data_V_96"   --->   Operation 1254 'zext' 'zext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (1.70ns)   --->   "%mul_ln818_143 = mul i15 %zext_ln818_95, i15 478"   --->   Operation 1255 'mul' 'mul_ln818_143' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln17_144 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_143, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1256 'partselect' 'trunc_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i9 %trunc_ln17_144" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1257 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (1.86ns)   --->   "%r_V_1819 = mul i17 %zext_ln1273_114, i17 130312"   --->   Operation 1258 'mul' 'r_V_1819' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1819, i32 6, i32 16"   --->   Operation 1259 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (1.86ns)   --->   "%mul_ln818_144 = mul i16 %zext_ln1273_115, i16 567"   --->   Operation 1260 'mul' 'mul_ln818_144' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln17_145 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_144, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1261 'partselect' 'trunc_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (1.86ns)   --->   "%mul_ln818_145 = mul i15 %zext_ln818_95, i15 518"   --->   Operation 1262 'mul' 'mul_ln818_145' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln17_146 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_145, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1263 'partselect' 'trunc_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (1.86ns)   --->   "%r_V_1820 = mul i17 %zext_ln1273_114, i17 130469"   --->   Operation 1264 'mul' 'r_V_1820' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1820, i32 6, i32 16"   --->   Operation 1265 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (1.70ns)   --->   "%mul_ln818_146 = mul i15 %zext_ln818_95, i15 324"   --->   Operation 1266 'mul' 'mul_ln818_146' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln17_147 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_146, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1267 'partselect' 'trunc_ln17_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i9 %trunc_ln17_147" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1268 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (1.86ns)   --->   "%mul_ln818_147 = mul i16 %zext_ln1273_115, i16 524"   --->   Operation 1269 'mul' 'mul_ln818_147' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln17_148 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_147, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1270 'partselect' 'trunc_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln1273_116 = zext i6 %data_V_97"   --->   Operation 1271 'zext' 'zext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln1273_117 = zext i6 %data_V_97"   --->   Operation 1272 'zext' 'zext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (1.46ns)   --->   "%r_V_1821 = mul i15 %zext_ln1273_117, i15 32621"   --->   Operation 1273 'mul' 'r_V_1821' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1821, i32 6, i32 14"   --->   Operation 1274 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln17_1414 = sext i9 %mult_V_180" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1275 'sext' 'sext_ln17_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (1.70ns)   --->   "%r_V_1822 = mul i16 %zext_ln1273_116, i16 65127"   --->   Operation 1276 'mul' 'r_V_1822' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1822, i32 6, i32 15"   --->   Operation 1277 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln17_1415 = sext i10 %mult_V_181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1278 'sext' 'sext_ln17_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln818_96 = zext i6 %data_V_97"   --->   Operation 1279 'zext' 'zext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (1.86ns)   --->   "%mul_ln818_148 = mul i16 %zext_ln1273_116, i16 775"   --->   Operation 1280 'mul' 'mul_ln818_148' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln17_149 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_148, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1281 'partselect' 'trunc_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (1.27ns)   --->   "%mul_ln818_149 = mul i12 %zext_ln818_96, i12 46"   --->   Operation 1282 'mul' 'mul_ln818_149' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln17_150 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_149, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1283 'partselect' 'trunc_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i6 %trunc_ln17_150" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (1.46ns)   --->   "%r_V_1823 = mul i15 %zext_ln1273_117, i15 32568"   --->   Operation 1285 'mul' 'r_V_1823' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1823, i32 6, i32 14"   --->   Operation 1286 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln17_1416 = sext i9 %mult_V_182" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1287 'sext' 'sext_ln17_1416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (1.86ns)   --->   "%mul_ln818_150 = mul i16 %zext_ln1273_116, i16 529"   --->   Operation 1288 'mul' 'mul_ln818_150' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln17_151 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_150, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1289 'partselect' 'trunc_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (1.70ns)   --->   "%r_V_1824 = mul i16 %zext_ln1273_116, i16 65218"   --->   Operation 1290 'mul' 'r_V_1824' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1824, i32 6, i32 15"   --->   Operation 1291 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln17_1417 = sext i10 %mult_V_183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1292 'sext' 'sext_ln17_1417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (1.86ns)   --->   "%mul_ln818_151 = mul i16 %zext_ln1273_116, i16 524"   --->   Operation 1293 'mul' 'mul_ln818_151' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln17_152 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_151, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1294 'partselect' 'trunc_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (1.70ns)   --->   "%r_V_1825 = mul i16 %zext_ln1273_116, i16 65097"   --->   Operation 1295 'mul' 'r_V_1825' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1825, i32 6, i32 15"   --->   Operation 1296 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln17_1418 = sext i10 %mult_V_184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1297 'sext' 'sext_ln17_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln1273_871 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_97, i8 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1273_118 = zext i14 %shl_ln1273_871"   --->   Operation 1299 'zext' 'zext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1215 = sub i15 0, i15 %zext_ln1273_118"   --->   Operation 1300 'sub' 'sub_ln1273_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%shl_ln1273_872 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_97, i2 0"   --->   Operation 1301 'bitconcatenate' 'shl_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln1273_119 = zext i8 %shl_ln1273_872"   --->   Operation 1302 'zext' 'zext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1826 = sub i15 %sub_ln1273_1215, i15 %zext_ln1273_119"   --->   Operation 1303 'sub' 'r_V_1826' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1826, i32 6, i32 14"   --->   Operation 1304 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln17_1419 = sext i9 %mult_V_185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1305 'sext' 'sext_ln17_1419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln1273_120 = zext i6 %data_V_98"   --->   Operation 1306 'zext' 'zext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln1273_121 = zext i6 %data_V_98"   --->   Operation 1307 'zext' 'zext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln1273_122 = zext i6 %data_V_98"   --->   Operation 1308 'zext' 'zext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (1.70ns)   --->   "%r_V_1827 = mul i16 %zext_ln1273_122, i16 65044"   --->   Operation 1309 'mul' 'r_V_1827' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1827, i32 6, i32 15"   --->   Operation 1310 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln17_1420 = sext i10 %mult_V_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1311 'sext' 'sext_ln17_1420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (1.86ns)   --->   "%r_V_1828 = mul i17 %zext_ln1273_121, i17 130495"   --->   Operation 1312 'mul' 'r_V_1828' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1828, i32 6, i32 16"   --->   Operation 1313 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln818_97 = zext i6 %data_V_98"   --->   Operation 1314 'zext' 'zext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (1.70ns)   --->   "%mul_ln818_152 = mul i15 %zext_ln818_97, i15 364"   --->   Operation 1315 'mul' 'mul_ln818_152' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln17_153 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_152, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1316 'partselect' 'trunc_ln17_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i9 %trunc_ln17_153" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1317 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (1.27ns)   --->   "%r_V_1829 = mul i13 %zext_ln1273_120, i13 8140"   --->   Operation 1318 'mul' 'r_V_1829' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1829, i32 6, i32 12"   --->   Operation 1319 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln17_1422 = sext i7 %mult_V_188" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1320 'sext' 'sext_ln17_1422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln17_154 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_98, i1 %tmp_777" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1321 'bitconcatenate' 'trunc_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln17_161 = zext i7 %trunc_ln17_154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1322 'zext' 'zext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (1.86ns)   --->   "%mul_ln818_153 = mul i16 %zext_ln1273_122, i16 526"   --->   Operation 1323 'mul' 'mul_ln818_153' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln17_155 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_153, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1324 'partselect' 'trunc_ln17_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (1.70ns)   --->   "%r_V_1830 = mul i16 %zext_ln1273_122, i16 65167"   --->   Operation 1325 'mul' 'r_V_1830' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1830, i32 6, i32 15"   --->   Operation 1326 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_1423 = sext i10 %mult_V_189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1327 'sext' 'sext_ln17_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (1.86ns)   --->   "%r_V_1831 = mul i17 %zext_ln1273_121, i17 130504"   --->   Operation 1328 'mul' 'r_V_1831' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1831, i32 6, i32 16"   --->   Operation 1329 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (1.86ns)   --->   "%mul_ln818_154 = mul i16 %zext_ln1273_122, i16 548"   --->   Operation 1330 'mul' 'mul_ln818_154' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln17_156 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_154, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1331 'partselect' 'trunc_ln17_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (1.70ns)   --->   "%mul_ln818_155 = mul i15 %zext_ln818_97, i15 269"   --->   Operation 1332 'mul' 'mul_ln818_155' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln17_157 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_155, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1333 'partselect' 'trunc_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln17_163 = zext i9 %trunc_ln17_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1334 'zext' 'zext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln1273_123 = zext i6 %data_V_99"   --->   Operation 1335 'zext' 'zext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1273_124 = zext i6 %data_V_99"   --->   Operation 1336 'zext' 'zext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln1273_125 = zext i6 %data_V_99"   --->   Operation 1337 'zext' 'zext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln1273_126 = zext i6 %data_V_99"   --->   Operation 1338 'zext' 'zext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (1.86ns)   --->   "%r_V_1832 = mul i17 %zext_ln1273_126, i17 130125"   --->   Operation 1339 'mul' 'r_V_1832' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1832, i32 6, i32 16"   --->   Operation 1340 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (1.70ns)   --->   "%r_V_1833 = mul i16 %zext_ln1273_125, i16 65198"   --->   Operation 1341 'mul' 'r_V_1833' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1833, i32 6, i32 15"   --->   Operation 1342 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln17_1426 = sext i10 %mult_V_192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1343 'sext' 'sext_ln17_1426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (1.23ns)   --->   "%r_V_1834 = mul i11 %zext_ln1273_124, i11 2035"   --->   Operation 1344 'mul' 'r_V_1834' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_1834, i32 6, i32 10"   --->   Operation 1345 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln17_1427 = sext i5 %mult_V_193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1346 'sext' 'sext_ln17_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln818_98 = zext i6 %data_V_99"   --->   Operation 1347 'zext' 'zext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln818_99 = zext i6 %data_V_99"   --->   Operation 1348 'zext' 'zext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (1.70ns)   --->   "%mul_ln818_156 = mul i15 %zext_ln1273_123, i15 291"   --->   Operation 1349 'mul' 'mul_ln818_156' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln17_158 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_156, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1350 'partselect' 'trunc_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln17_164 = zext i9 %trunc_ln17_158" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1351 'zext' 'zext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (1.55ns)   --->   "%mul_ln818_157 = mul i13 %zext_ln818_99, i13 106"   --->   Operation 1352 'mul' 'mul_ln818_157' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln17_159 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_157, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1353 'partselect' 'trunc_ln17_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln17_165 = zext i7 %trunc_ln17_159" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1354 'zext' 'zext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (1.46ns)   --->   "%mul_ln818_158 = mul i14 %zext_ln818_98, i14 199"   --->   Operation 1355 'mul' 'mul_ln818_158' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln17_160 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_158, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1356 'partselect' 'trunc_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln17_166 = zext i8 %trunc_ln17_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1357 'zext' 'zext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (1.46ns)   --->   "%mul_ln818_159 = mul i14 %zext_ln818_98, i14 246"   --->   Operation 1358 'mul' 'mul_ln818_159' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln17_161 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_159, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1359 'partselect' 'trunc_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (1.70ns)   --->   "%r_V_1835 = mul i16 %zext_ln1273_125, i16 65064"   --->   Operation 1360 'mul' 'r_V_1835' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1835, i32 6, i32 15"   --->   Operation 1361 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln17_1428 = sext i10 %mult_V_194" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1362 'sext' 'sext_ln17_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (1.86ns)   --->   "%mul_ln818_160 = mul i16 %zext_ln1273_125, i16 567"   --->   Operation 1363 'mul' 'mul_ln818_160' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln17_162 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_160, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1364 'partselect' 'trunc_ln17_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (1.46ns)   --->   "%r_V_1836 = mul i15 %zext_ln1273_123, i15 32609"   --->   Operation 1365 'mul' 'r_V_1836' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1836, i32 6, i32 14"   --->   Operation 1366 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln17_1429 = sext i9 %mult_V_195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1367 'sext' 'sext_ln17_1429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln818_100 = zext i6 %data_V_100"   --->   Operation 1368 'zext' 'zext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln818_101 = zext i6 %data_V_100"   --->   Operation 1369 'zext' 'zext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln818_102 = zext i6 %data_V_100"   --->   Operation 1370 'zext' 'zext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%shl_ln818_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_100, i7 0"   --->   Operation 1371 'bitconcatenate' 'shl_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln818_103 = zext i13 %shl_ln818_19"   --->   Operation 1372 'zext' 'zext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.75ns)   --->   "%sub_ln818_7 = sub i14 %zext_ln818_103, i14 %zext_ln818_101"   --->   Operation 1373 'sub' 'sub_ln818_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln818_7, i32 6, i32 13"   --->   Operation 1374 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln17_1430 = sext i8 %mult_V_196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1375 'sext' 'sext_ln17_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln17_169 = zext i10 %sext_ln17_1430" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1376 'zext' 'zext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (1.70ns)   --->   "%mul_ln818_161 = mul i15 %zext_ln818_100, i15 280"   --->   Operation 1377 'mul' 'mul_ln818_161' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln17_163 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_161, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1378 'partselect' 'trunc_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln17_170 = zext i9 %trunc_ln17_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1379 'zext' 'zext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln1273_127 = zext i6 %data_V_100"   --->   Operation 1380 'zext' 'zext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (1.86ns)   --->   "%r_V_1837 = mul i17 %zext_ln1273_127, i17 130498"   --->   Operation 1381 'mul' 'r_V_1837' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1837, i32 6, i32 16"   --->   Operation 1382 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (1.70ns)   --->   "%mul_ln818_162 = mul i15 %zext_ln818_100, i15 466"   --->   Operation 1383 'mul' 'mul_ln818_162' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln17_164 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_162, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1384 'partselect' 'trunc_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln17_171 = zext i9 %trunc_ln17_164" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1385 'zext' 'zext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (1.55ns)   --->   "%mul_ln818_163 = mul i13 %zext_ln818_102, i13 122"   --->   Operation 1386 'mul' 'mul_ln818_163' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln17_165 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_163, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1387 'partselect' 'trunc_ln17_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln17_172 = zext i7 %trunc_ln17_165" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1388 'zext' 'zext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (1.86ns)   --->   "%r_V_1838 = mul i17 %zext_ln1273_127, i17 130384"   --->   Operation 1389 'mul' 'r_V_1838' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1838, i32 6, i32 16"   --->   Operation 1390 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln1273_873 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_100, i9 0"   --->   Operation 1391 'bitconcatenate' 'shl_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln1273_128 = zext i15 %shl_ln1273_873"   --->   Operation 1392 'zext' 'zext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%shl_ln1273_874 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_100, i1 0"   --->   Operation 1393 'bitconcatenate' 'shl_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln1273_129 = zext i7 %shl_ln1273_874"   --->   Operation 1394 'zext' 'zext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.77ns)   --->   "%r_V_1839 = sub i16 %zext_ln1273_129, i16 %zext_ln1273_128"   --->   Operation 1395 'sub' 'r_V_1839' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1839, i32 6, i32 15"   --->   Operation 1396 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln17_1433 = sext i10 %mult_V_199" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1397 'sext' 'sext_ln17_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (1.70ns)   --->   "%mul_ln818_164 = mul i15 %zext_ln818_100, i15 393"   --->   Operation 1398 'mul' 'mul_ln818_164' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln17_166 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_164, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1399 'partselect' 'trunc_ln17_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln17_173 = zext i9 %trunc_ln17_166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1400 'zext' 'zext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (1.46ns)   --->   "%mul_ln818_165 = mul i14 %zext_ln818_101, i14 251"   --->   Operation 1401 'mul' 'mul_ln818_165' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln17_167 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_165, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1402 'partselect' 'trunc_ln17_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln17_174 = zext i8 %trunc_ln17_167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1403 'zext' 'zext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (1.46ns)   --->   "%r_V_1840 = mul i15 %zext_ln818_100, i15 32523"   --->   Operation 1404 'mul' 'r_V_1840' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1840, i32 6, i32 14"   --->   Operation 1405 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln17_1434 = sext i9 %mult_V_200" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1406 'sext' 'sext_ln17_1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln818_40 = zext i6 %data_V_101"   --->   Operation 1407 'zext' 'zext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln818_104 = zext i6 %data_V_101"   --->   Operation 1408 'zext' 'zext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln818_105 = zext i6 %data_V_101"   --->   Operation 1409 'zext' 'zext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (1.70ns)   --->   "%mul_ln818_166 = mul i15 %zext_ln818_105, i15 466"   --->   Operation 1410 'mul' 'mul_ln818_166' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln17_168 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_166, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1411 'partselect' 'trunc_ln17_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln17_175 = zext i9 %trunc_ln17_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1412 'zext' 'zext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln1273_130 = zext i6 %data_V_101"   --->   Operation 1413 'zext' 'zext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln1273_875 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_101, i7 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln1273_131 = zext i13 %shl_ln1273_875"   --->   Operation 1415 'zext' 'zext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln1273_876 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_101, i1 0"   --->   Operation 1416 'bitconcatenate' 'shl_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1273_132 = zext i7 %shl_ln1273_876"   --->   Operation 1417 'zext' 'zext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.75ns)   --->   "%r_V_1841 = sub i14 %zext_ln1273_132, i14 %zext_ln1273_131"   --->   Operation 1418 'sub' 'r_V_1841' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1841, i32 6, i32 13"   --->   Operation 1419 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln1273_877 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_101, i5 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln1273_133 = zext i11 %shl_ln1273_877"   --->   Operation 1421 'zext' 'zext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.73ns)   --->   "%sub_ln1273_1219 = sub i12 0, i12 %zext_ln1273_133"   --->   Operation 1422 'sub' 'sub_ln1273_1219' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1273_1496 = sext i12 %sub_ln1273_1219"   --->   Operation 1423 'sext' 'sext_ln1273_1496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln1273_878 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_101, i3 0"   --->   Operation 1424 'bitconcatenate' 'shl_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln1273_134 = zext i9 %shl_ln1273_878"   --->   Operation 1425 'zext' 'zext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.74ns)   --->   "%r_V_1842 = sub i13 %sext_ln1273_1496, i13 %zext_ln1273_134"   --->   Operation 1426 'sub' 'r_V_1842' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1842, i32 6, i32 12"   --->   Operation 1427 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (1.70ns)   --->   "%mul_ln818_167 = mul i15 %zext_ln818_105, i15 269"   --->   Operation 1428 'mul' 'mul_ln818_167' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln17_169 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_167, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1429 'partselect' 'trunc_ln17_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln17_176 = zext i9 %trunc_ln17_169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1430 'zext' 'zext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (1.46ns)   --->   "%mul_ln818_168 = mul i14 %zext_ln818_104, i14 212"   --->   Operation 1431 'mul' 'mul_ln818_168' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln17_170 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_168, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1432 'partselect' 'trunc_ln17_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln17_177 = zext i8 %trunc_ln17_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1433 'zext' 'zext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (1.86ns)   --->   "%r_V_1843 = mul i17 %zext_ln1273_130, i17 130295"   --->   Operation 1434 'mul' 'r_V_1843' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1843, i32 6, i32 16"   --->   Operation 1435 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (1.86ns)   --->   "%r_V_1844 = mul i17 %zext_ln1273_130, i17 130506"   --->   Operation 1436 'mul' 'r_V_1844' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1844, i32 6, i32 16"   --->   Operation 1437 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (1.46ns)   --->   "%r_V_1845 = mul i15 %zext_ln818_105, i15 32629"   --->   Operation 1438 'mul' 'r_V_1845' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1845, i32 6, i32 14"   --->   Operation 1439 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln17_1439 = sext i9 %mult_V_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1440 'sext' 'sext_ln17_1439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (1.86ns)   --->   "%mul_ln818_169 = mul i16 %zext_ln818_40, i16 521"   --->   Operation 1441 'mul' 'mul_ln818_169' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln17_171 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_169, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1442 'partselect' 'trunc_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (1.70ns)   --->   "%mul_ln818_170 = mul i15 %zext_ln818_105, i15 424"   --->   Operation 1443 'mul' 'mul_ln818_170' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln17_172 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_170, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1444 'partselect' 'trunc_ln17_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln17_179 = zext i9 %trunc_ln17_172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1445 'zext' 'zext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln818_106 = zext i6 %data_V_102"   --->   Operation 1446 'zext' 'zext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln818_107 = zext i6 %data_V_102"   --->   Operation 1447 'zext' 'zext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln818_108 = zext i6 %data_V_102"   --->   Operation 1448 'zext' 'zext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (1.55ns)   --->   "%mul_ln818_171 = mul i13 %zext_ln818_108, i13 109"   --->   Operation 1449 'mul' 'mul_ln818_171' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln17_173 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_171, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1450 'partselect' 'trunc_ln17_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln17_180 = zext i7 %trunc_ln17_173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1451 'zext' 'zext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1273_135 = zext i6 %data_V_102"   --->   Operation 1452 'zext' 'zext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln1273_136 = zext i6 %data_V_102"   --->   Operation 1453 'zext' 'zext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (1.70ns)   --->   "%r_V_1846 = mul i16 %zext_ln1273_136, i16 65107"   --->   Operation 1454 'mul' 'r_V_1846' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1846, i32 6, i32 15"   --->   Operation 1455 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_1440 = sext i10 %mult_V_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1456 'sext' 'sext_ln17_1440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (1.86ns)   --->   "%r_V_1847 = mul i17 %zext_ln1273_135, i17 130454"   --->   Operation 1457 'mul' 'r_V_1847' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1847, i32 6, i32 16"   --->   Operation 1458 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln818_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_102, i7 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln818_109 = zext i13 %shl_ln818_20"   --->   Operation 1460 'zext' 'zext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln818_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_102, i2 0"   --->   Operation 1461 'bitconcatenate' 'shl_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln818_110 = zext i8 %shl_ln818_21"   --->   Operation 1462 'zext' 'zext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.75ns)   --->   "%add_ln818_5 = add i14 %zext_ln818_109, i14 %zext_ln818_110"   --->   Operation 1463 'add' 'add_ln818_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln17_174 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln818_5, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1464 'partselect' 'trunc_ln17_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln17_181 = zext i8 %trunc_ln17_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1465 'zext' 'zext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (1.70ns)   --->   "%r_V_1848 = mul i16 %zext_ln1273_136, i16 65179"   --->   Operation 1466 'mul' 'r_V_1848' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1848, i32 6, i32 15"   --->   Operation 1467 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln17_1442 = sext i10 %mult_V_208" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1468 'sext' 'sext_ln17_1442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (1.46ns)   --->   "%mul_ln818_172 = mul i14 %zext_ln818_107, i14 140"   --->   Operation 1469 'mul' 'mul_ln818_172' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln17_175 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_172, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1470 'partselect' 'trunc_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln17_182 = zext i8 %trunc_ln17_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1471 'zext' 'zext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (1.70ns)   --->   "%mul_ln818_173 = mul i15 %zext_ln818_106, i15 289"   --->   Operation 1472 'mul' 'mul_ln818_173' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln17_176 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_173, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1473 'partselect' 'trunc_ln17_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln17_183 = zext i9 %trunc_ln17_176" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1474 'zext' 'zext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (1.70ns)   --->   "%mul_ln818_174 = mul i15 %zext_ln818_106, i15 275"   --->   Operation 1475 'mul' 'mul_ln818_174' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln17_177 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_174, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1476 'partselect' 'trunc_ln17_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln17_184 = zext i9 %trunc_ln17_177" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1477 'zext' 'zext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (1.55ns)   --->   "%r_V_1849 = mul i14 %zext_ln818_107, i14 16303"   --->   Operation 1478 'mul' 'r_V_1849' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1849, i32 6, i32 13"   --->   Operation 1479 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_1443 = sext i8 %mult_V_209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1480 'sext' 'sext_ln17_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (1.70ns)   --->   "%mul_ln818_175 = mul i15 %zext_ln818_106, i15 450"   --->   Operation 1481 'mul' 'mul_ln818_175' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln17_178 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_175, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1482 'partselect' 'trunc_ln17_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln17_185 = zext i9 %trunc_ln17_178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1483 'zext' 'zext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln818_42 = zext i6 %data_V_103"   --->   Operation 1484 'zext' 'zext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln818_111 = zext i6 %data_V_103"   --->   Operation 1485 'zext' 'zext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln818_112 = zext i6 %data_V_103"   --->   Operation 1486 'zext' 'zext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (1.70ns)   --->   "%mul_ln818_176 = mul i15 %zext_ln818_112, i15 319"   --->   Operation 1487 'mul' 'mul_ln818_176' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln17_179 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_176, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1488 'partselect' 'trunc_ln17_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln17_186 = zext i9 %trunc_ln17_179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1489 'zext' 'zext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln1273_137 = zext i6 %data_V_103"   --->   Operation 1490 'zext' 'zext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (1.70ns)   --->   "%r_V_1850 = mul i16 %zext_ln818_42, i16 65099"   --->   Operation 1491 'mul' 'r_V_1850' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1850, i32 6, i32 15"   --->   Operation 1492 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln17_1444 = sext i10 %mult_V_210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1493 'sext' 'sext_ln17_1444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (1.70ns)   --->   "%r_V_1851 = mul i16 %zext_ln818_42, i16 65041"   --->   Operation 1494 'mul' 'r_V_1851' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1851, i32 6, i32 15"   --->   Operation 1495 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln17_1445 = sext i10 %mult_V_211" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1496 'sext' 'sext_ln17_1445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (1.70ns)   --->   "%mul_ln818_177 = mul i15 %zext_ln818_112, i15 369"   --->   Operation 1497 'mul' 'mul_ln818_177' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln17_180 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_177, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1498 'partselect' 'trunc_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln17_187 = zext i9 %trunc_ln17_180" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1499 'zext' 'zext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (1.46ns)   --->   "%mul_ln818_178 = mul i14 %zext_ln818_111, i14 175"   --->   Operation 1500 'mul' 'mul_ln818_178' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln17_181 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_178, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1501 'partselect' 'trunc_ln17_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln17_188 = zext i8 %trunc_ln17_181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1502 'zext' 'zext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (1.70ns)   --->   "%mul_ln818_179 = mul i15 %zext_ln818_112, i15 318"   --->   Operation 1503 'mul' 'mul_ln818_179' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln17_182 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_179, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1504 'partselect' 'trunc_ln17_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln17_189 = zext i9 %trunc_ln17_182" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1505 'zext' 'zext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (1.86ns)   --->   "%mul_ln818_180 = mul i16 %zext_ln818_42, i16 713"   --->   Operation 1506 'mul' 'mul_ln818_180' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln17_183 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_180, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1507 'partselect' 'trunc_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (1.46ns)   --->   "%r_V_1852 = mul i15 %zext_ln818_112, i15 32540"   --->   Operation 1508 'mul' 'r_V_1852' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1852, i32 6, i32 14"   --->   Operation 1509 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln17_1446 = sext i9 %mult_V_212" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1510 'sext' 'sext_ln17_1446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (1.46ns)   --->   "%r_V_1853 = mul i15 %zext_ln818_112, i15 32518"   --->   Operation 1511 'mul' 'r_V_1853' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1853, i32 6, i32 14"   --->   Operation 1512 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln17_1447 = sext i9 %mult_V_213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1513 'sext' 'sext_ln17_1447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (1.86ns)   --->   "%r_V_1854 = mul i17 %zext_ln1273_137, i17 130554"   --->   Operation 1514 'mul' 'r_V_1854' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1854, i32 6, i32 16"   --->   Operation 1515 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln818_43 = zext i6 %data_V_104"   --->   Operation 1516 'zext' 'zext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln818_113 = zext i6 %data_V_104"   --->   Operation 1517 'zext' 'zext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (1.70ns)   --->   "%mul_ln818_181 = mul i15 %zext_ln818_113, i15 316"   --->   Operation 1518 'mul' 'mul_ln818_181' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln17_184 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_181, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1519 'partselect' 'trunc_ln17_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%zext_ln17_191 = zext i9 %trunc_ln17_184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1520 'zext' 'zext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln1273_138 = zext i6 %data_V_104"   --->   Operation 1521 'zext' 'zext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln1273_139 = zext i6 %data_V_104"   --->   Operation 1522 'zext' 'zext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (1.70ns)   --->   "%r_V_1855 = mul i16 %zext_ln818_43, i16 65177"   --->   Operation 1523 'mul' 'r_V_1855' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1855, i32 6, i32 15"   --->   Operation 1524 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln17_1449 = sext i10 %mult_V_215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1525 'sext' 'sext_ln17_1449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (1.55ns)   --->   "%r_V_1856 = mul i14 %zext_ln1273_139, i14 16285"   --->   Operation 1526 'mul' 'r_V_1856' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1856, i32 6, i32 13"   --->   Operation 1527 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln17_1450 = sext i8 %mult_V_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1528 'sext' 'sext_ln17_1450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (1.55ns)   --->   "%r_V_1857 = mul i14 %zext_ln1273_139, i14 16274"   --->   Operation 1529 'mul' 'r_V_1857' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1857, i32 6, i32 13"   --->   Operation 1530 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (1.70ns)   --->   "%r_V_1858 = mul i16 %zext_ln818_43, i16 65082"   --->   Operation 1531 'mul' 'r_V_1858' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1858, i32 6, i32 15"   --->   Operation 1532 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln17_1452 = sext i10 %mult_V_218" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1533 'sext' 'sext_ln17_1452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (1.55ns)   --->   "%r_V_1859 = mul i14 %zext_ln1273_139, i14 16282"   --->   Operation 1534 'mul' 'r_V_1859' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1859, i32 6, i32 13"   --->   Operation 1535 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln17_1453 = sext i8 %mult_V_219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1536 'sext' 'sext_ln17_1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (1.86ns)   --->   "%mul_ln818_182 = mul i16 %zext_ln818_43, i16 894"   --->   Operation 1537 'mul' 'mul_ln818_182' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln17_185 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_182, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1538 'partselect' 'trunc_ln17_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (1.70ns)   --->   "%mul_ln818_183 = mul i15 %zext_ln818_113, i15 461"   --->   Operation 1539 'mul' 'mul_ln818_183' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln17_186 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_183, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1540 'partselect' 'trunc_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln17_193 = zext i9 %trunc_ln17_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1541 'zext' 'zext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (1.86ns)   --->   "%r_V_1860 = mul i17 %zext_ln1273_138, i17 130408"   --->   Operation 1542 'mul' 'r_V_1860' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1860, i32 6, i32 16"   --->   Operation 1543 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (1.46ns)   --->   "%r_V_1861 = mul i15 %zext_ln818_113, i15 32569"   --->   Operation 1544 'mul' 'r_V_1861' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1861, i32 6, i32 14"   --->   Operation 1545 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln17_1455 = sext i9 %mult_V_221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1546 'sext' 'sext_ln17_1455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln1273_140 = zext i6 %data_V_105"   --->   Operation 1547 'zext' 'zext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1273_141 = zext i6 %data_V_105"   --->   Operation 1548 'zext' 'zext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln1273_142 = zext i6 %data_V_105"   --->   Operation 1549 'zext' 'zext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (1.86ns)   --->   "%r_V_1862 = mul i17 %zext_ln1273_142, i17 130338"   --->   Operation 1550 'mul' 'r_V_1862' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1862, i32 6, i32 16"   --->   Operation 1551 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (1.70ns)   --->   "%mul_ln818_184 = mul i15 %zext_ln1273_141, i15 461"   --->   Operation 1552 'mul' 'mul_ln818_184' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln17_187 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_184, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1553 'partselect' 'trunc_ln17_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln17_194 = zext i9 %trunc_ln17_187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1554 'zext' 'zext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (1.70ns)   --->   "%mul_ln818_185 = mul i15 %zext_ln1273_141, i15 459"   --->   Operation 1555 'mul' 'mul_ln818_185' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln17_188 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_185, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1556 'partselect' 'trunc_ln17_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln17_195 = zext i9 %trunc_ln17_188" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1557 'zext' 'zext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (1.46ns)   --->   "%r_V_1863 = mul i15 %zext_ln1273_141, i15 32523"   --->   Operation 1558 'mul' 'r_V_1863' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1863, i32 6, i32 14"   --->   Operation 1559 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln17_1457 = sext i9 %mult_V_223" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1560 'sext' 'sext_ln17_1457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (1.70ns)   --->   "%mul_ln818_186 = mul i15 %zext_ln1273_141, i15 489"   --->   Operation 1561 'mul' 'mul_ln818_186' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln17_189 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_186, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1562 'partselect' 'trunc_ln17_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln17_196 = zext i9 %trunc_ln17_189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1563 'zext' 'zext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (1.55ns)   --->   "%r_V_1864 = mul i14 %zext_ln1273_140, i14 16284"   --->   Operation 1564 'mul' 'r_V_1864' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1864, i32 6, i32 13"   --->   Operation 1565 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln17_1458 = sext i8 %mult_V_224" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1566 'sext' 'sext_ln17_1458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (1.46ns)   --->   "%r_V_1865 = mul i15 %zext_ln1273_141, i15 32547"   --->   Operation 1567 'mul' 'r_V_1865' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1865, i32 6, i32 14"   --->   Operation 1568 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln17_1459 = sext i9 %mult_V_225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1569 'sext' 'sext_ln17_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (1.86ns)   --->   "%r_V_1866 = mul i17 %zext_ln1273_142, i17 130195"   --->   Operation 1570 'mul' 'r_V_1866' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1866, i32 6, i32 16"   --->   Operation 1571 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (1.70ns)   --->   "%mul_ln818_187 = mul i15 %zext_ln1273_141, i15 280"   --->   Operation 1572 'mul' 'mul_ln818_187' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln17_190 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_187, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1573 'partselect' 'trunc_ln17_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln17_197 = zext i9 %trunc_ln17_190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1574 'zext' 'zext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1273_1497 = sext i11 %sub_ln1273_1221"   --->   Operation 1575 'sext' 'sext_ln1273_1497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%shl_ln1273_880 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_105, i1 0"   --->   Operation 1576 'bitconcatenate' 'shl_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln1273_144 = zext i7 %shl_ln1273_880"   --->   Operation 1577 'zext' 'zext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.73ns)   --->   "%r_V_1867 = sub i12 %sext_ln1273_1497, i12 %zext_ln1273_144"   --->   Operation 1578 'sub' 'r_V_1867' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3285)   --->   "%mult_V_227 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_1867, i32 6, i32 11"   --->   Operation 1579 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3285)   --->   "%sext_ln17_1461 = sext i6 %mult_V_227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1580 'sext' 'sext_ln17_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln818_45 = zext i6 %data_V_106"   --->   Operation 1581 'zext' 'zext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln818_114 = zext i6 %data_V_106"   --->   Operation 1582 'zext' 'zext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln818_115 = zext i6 %data_V_106"   --->   Operation 1583 'zext' 'zext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (1.86ns)   --->   "%mul_ln818_188 = mul i16 %zext_ln818_45, i16 767"   --->   Operation 1584 'mul' 'mul_ln818_188' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln17_191 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_188, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1585 'partselect' 'trunc_ln17_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln1273_145 = zext i6 %data_V_106"   --->   Operation 1586 'zext' 'zext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln1273_881 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_106, i9 0"   --->   Operation 1587 'bitconcatenate' 'shl_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1273_146 = zext i15 %shl_ln1273_881"   --->   Operation 1588 'zext' 'zext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%shl_ln1273_882 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_106, i3 0"   --->   Operation 1589 'bitconcatenate' 'shl_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln1273_147 = zext i9 %shl_ln1273_882"   --->   Operation 1590 'zext' 'zext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.77ns)   --->   "%r_V_1868 = sub i16 %zext_ln1273_147, i16 %zext_ln1273_146"   --->   Operation 1591 'sub' 'r_V_1868' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1868, i32 6, i32 15"   --->   Operation 1592 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln17_1462 = sext i10 %mult_V_228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1593 'sext' 'sext_ln17_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (1.86ns)   --->   "%mul_ln818_189 = mul i16 %zext_ln818_45, i16 531"   --->   Operation 1594 'mul' 'mul_ln818_189' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln17_192 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_189, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1595 'partselect' 'trunc_ln17_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (1.46ns)   --->   "%r_V_1869 = mul i15 %zext_ln818_115, i15 32625"   --->   Operation 1596 'mul' 'r_V_1869' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1869, i32 6, i32 14"   --->   Operation 1597 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln17_1463 = sext i9 %mult_V_229" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1598 'sext' 'sext_ln17_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (1.70ns)   --->   "%mul_ln818_190 = mul i15 %zext_ln818_115, i15 286"   --->   Operation 1599 'mul' 'mul_ln818_190' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln17_193 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_190, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1600 'partselect' 'trunc_ln17_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln17_200 = zext i9 %trunc_ln17_193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1601 'zext' 'zext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (1.70ns)   --->   "%r_V_1870 = mul i16 %zext_ln818_45, i16 65071"   --->   Operation 1602 'mul' 'r_V_1870' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1870, i32 6, i32 15"   --->   Operation 1603 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln17_1464 = sext i10 %mult_V_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1604 'sext' 'sext_ln17_1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (1.86ns)   --->   "%r_V_1871 = mul i17 %zext_ln1273_145, i17 130484"   --->   Operation 1605 'mul' 'r_V_1871' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1871, i32 6, i32 16"   --->   Operation 1606 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (1.27ns)   --->   "%mul_ln818_191 = mul i12 %zext_ln818_114, i12 43"   --->   Operation 1607 'mul' 'mul_ln818_191' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln17_194 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_191, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1608 'partselect' 'trunc_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (1.70ns)   --->   "%r_V_1872 = mul i16 %zext_ln818_45, i16 65195"   --->   Operation 1609 'mul' 'r_V_1872' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1872, i32 6, i32 15"   --->   Operation 1610 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln17_1466 = sext i10 %mult_V_232" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1611 'sext' 'sext_ln17_1466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%shl_ln1273_883 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_106, i8 0"   --->   Operation 1612 'bitconcatenate' 'shl_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln1273_148 = zext i14 %shl_ln1273_883"   --->   Operation 1613 'zext' 'zext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln1273_884 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_106, i2 0"   --->   Operation 1614 'bitconcatenate' 'shl_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln1273_149 = zext i8 %shl_ln1273_884"   --->   Operation 1615 'zext' 'zext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.76ns)   --->   "%r_V_1873 = sub i15 %zext_ln1273_149, i15 %zext_ln1273_148"   --->   Operation 1616 'sub' 'r_V_1873' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1873, i32 6, i32 14"   --->   Operation 1617 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln17_1467 = sext i9 %mult_V_233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1618 'sext' 'sext_ln17_1467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln1273_150 = zext i6 %data_V_107"   --->   Operation 1619 'zext' 'zext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln1273_151 = zext i6 %data_V_107"   --->   Operation 1620 'zext' 'zext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln1273_152 = zext i6 %data_V_107"   --->   Operation 1621 'zext' 'zext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln1273_153 = zext i6 %data_V_107"   --->   Operation 1622 'zext' 'zext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln1273_154 = zext i6 %data_V_107"   --->   Operation 1623 'zext' 'zext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (1.70ns)   --->   "%r_V_1874 = mul i16 %zext_ln1273_154, i16 65098"   --->   Operation 1624 'mul' 'r_V_1874' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1874, i32 6, i32 15"   --->   Operation 1625 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln17_1468 = sext i10 %mult_V_234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1626 'sext' 'sext_ln17_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (1.70ns)   --->   "%r_V_1875 = mul i16 %zext_ln1273_154, i16 65046"   --->   Operation 1627 'mul' 'r_V_1875' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1875, i32 6, i32 15"   --->   Operation 1628 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln17_1469 = sext i10 %mult_V_235" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1629 'sext' 'sext_ln17_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (1.55ns)   --->   "%r_V_1876 = mul i14 %zext_ln1273_153, i14 16303"   --->   Operation 1630 'mul' 'r_V_1876' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1876, i32 6, i32 13"   --->   Operation 1631 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln17_1470 = sext i8 %mult_V_236" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1632 'sext' 'sext_ln17_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (1.86ns)   --->   "%r_V_1877 = mul i17 %zext_ln1273_152, i17 130548"   --->   Operation 1633 'mul' 'r_V_1877' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1877, i32 6, i32 16"   --->   Operation 1634 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (1.86ns)   --->   "%mul_ln818_192 = mul i16 %zext_ln1273_154, i16 522"   --->   Operation 1635 'mul' 'mul_ln818_192' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln17_195 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_192, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1636 'partselect' 'trunc_ln17_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%shl_ln818_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_107, i8 0"   --->   Operation 1637 'bitconcatenate' 'shl_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln818_116 = zext i14 %shl_ln818_22"   --->   Operation 1638 'zext' 'zext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%shl_ln818_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_107, i3 0"   --->   Operation 1639 'bitconcatenate' 'shl_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln818_117 = zext i9 %shl_ln818_23"   --->   Operation 1640 'zext' 'zext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.76ns)   --->   "%add_ln818_6 = add i15 %zext_ln818_116, i15 %zext_ln818_117"   --->   Operation 1641 'add' 'add_ln818_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln17_196 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln818_6, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1642 'partselect' 'trunc_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln17_203 = zext i9 %trunc_ln17_196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1643 'zext' 'zext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (1.55ns)   --->   "%r_V_1878 = mul i14 %zext_ln1273_153, i14 16282"   --->   Operation 1644 'mul' 'r_V_1878' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1878, i32 6, i32 13"   --->   Operation 1645 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln17_1472 = sext i8 %mult_V_238" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1646 'sext' 'sext_ln17_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (1.46ns)   --->   "%r_V_1879 = mul i15 %zext_ln1273_151, i15 32623"   --->   Operation 1647 'mul' 'r_V_1879' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1879, i32 6, i32 14"   --->   Operation 1648 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln17_1473 = sext i9 %mult_V_239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1649 'sext' 'sext_ln17_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (1.46ns)   --->   "%r_V_1880 = mul i15 %zext_ln1273_151, i15 32523"   --->   Operation 1650 'mul' 'r_V_1880' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1880, i32 6, i32 14"   --->   Operation 1651 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln17_1474 = sext i9 %mult_V_240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1652 'sext' 'sext_ln17_1474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (1.27ns)   --->   "%r_V_1881 = mul i13 %zext_ln1273_150, i13 8139"   --->   Operation 1653 'mul' 'r_V_1881' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1881, i32 6, i32 12"   --->   Operation 1654 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln17_1475 = sext i7 %mult_V_241" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1655 'sext' 'sext_ln17_1475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln1273_155 = zext i6 %data_V_108"   --->   Operation 1656 'zext' 'zext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln1273_156 = zext i6 %data_V_108"   --->   Operation 1657 'zext' 'zext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (1.86ns)   --->   "%r_V_1882 = mul i17 %zext_ln1273_156, i17 130546"   --->   Operation 1658 'mul' 'r_V_1882' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1882, i32 6, i32 16"   --->   Operation 1659 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln818_118 = zext i6 %data_V_108"   --->   Operation 1660 'zext' 'zext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln818_119 = zext i6 %data_V_108"   --->   Operation 1661 'zext' 'zext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (1.70ns)   --->   "%mul_ln818_193 = mul i15 %zext_ln818_119, i15 404"   --->   Operation 1662 'mul' 'mul_ln818_193' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln17_197 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_193, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1663 'partselect' 'trunc_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln17_204 = zext i9 %trunc_ln17_197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1664 'zext' 'zext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (1.23ns)   --->   "%mul_ln818_194 = mul i11 %zext_ln818_118, i11 23"   --->   Operation 1665 'mul' 'mul_ln818_194' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_194, i32 6, i32 10"   --->   Operation 1666 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (1.70ns)   --->   "%mul_ln818_195 = mul i15 %zext_ln818_119, i15 498"   --->   Operation 1667 'mul' 'mul_ln818_195' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%trunc_ln17_198 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_195, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1668 'partselect' 'trunc_ln17_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln17_206 = zext i9 %trunc_ln17_198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1669 'zext' 'zext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (1.70ns)   --->   "%r_V_1883 = mul i16 %zext_ln1273_155, i16 65119"   --->   Operation 1670 'mul' 'r_V_1883' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1883, i32 6, i32 15"   --->   Operation 1671 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln17_1477 = sext i10 %mult_V_244" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1672 'sext' 'sext_ln17_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (1.70ns)   --->   "%mul_ln818_196 = mul i15 %zext_ln818_119, i15 347"   --->   Operation 1673 'mul' 'mul_ln818_196' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln17_199 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_196, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1674 'partselect' 'trunc_ln17_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln17_207 = zext i9 %trunc_ln17_199" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1675 'zext' 'zext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (1.70ns)   --->   "%r_V_1884 = mul i16 %zext_ln1273_155, i16 65048"   --->   Operation 1676 'mul' 'r_V_1884' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1884, i32 6, i32 15"   --->   Operation 1677 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln17_1478 = sext i10 %mult_V_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1678 'sext' 'sext_ln17_1478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (1.70ns)   --->   "%r_V_1885 = mul i16 %zext_ln1273_155, i16 65079"   --->   Operation 1679 'mul' 'r_V_1885' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1885, i32 6, i32 15"   --->   Operation 1680 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln17_1479 = sext i10 %mult_V_246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1681 'sext' 'sext_ln17_1479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (1.70ns)   --->   "%mul_ln818_197 = mul i15 %zext_ln818_119, i15 399"   --->   Operation 1682 'mul' 'mul_ln818_197' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln17_200 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_197, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1683 'partselect' 'trunc_ln17_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln17_208 = zext i9 %trunc_ln17_200" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1684 'zext' 'zext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns)   --->   "%shl_ln1273_885 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_108, i7 0"   --->   Operation 1685 'bitconcatenate' 'shl_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln1273_157 = zext i13 %shl_ln1273_885"   --->   Operation 1686 'zext' 'zext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.75ns)   --->   "%sub_ln1273_1225 = sub i14 0, i14 %zext_ln1273_157"   --->   Operation 1687 'sub' 'sub_ln1273_1225' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln1273_1498 = sext i14 %sub_ln1273_1225"   --->   Operation 1688 'sext' 'sext_ln1273_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%shl_ln1273_886 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_108, i4 0"   --->   Operation 1689 'bitconcatenate' 'shl_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln1273_158 = zext i10 %shl_ln1273_886"   --->   Operation 1690 'zext' 'zext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.76ns)   --->   "%r_V_1886 = sub i15 %sext_ln1273_1498, i15 %zext_ln1273_158"   --->   Operation 1691 'sub' 'r_V_1886' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1886, i32 6, i32 14"   --->   Operation 1692 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln17_1480 = sext i9 %mult_V_247" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1693 'sext' 'sext_ln17_1480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln818_48 = zext i6 %data_V_109"   --->   Operation 1694 'zext' 'zext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln818_120 = zext i6 %data_V_109"   --->   Operation 1695 'zext' 'zext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln818_121 = zext i6 %data_V_109"   --->   Operation 1696 'zext' 'zext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (1.46ns)   --->   "%mul_ln818_198 = mul i14 %zext_ln818_121, i14 212"   --->   Operation 1697 'mul' 'mul_ln818_198' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln17_201 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_198, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1698 'partselect' 'trunc_ln17_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln17_209 = zext i8 %trunc_ln17_201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1699 'zext' 'zext_ln17_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (1.70ns)   --->   "%mul_ln818_199 = mul i15 %zext_ln818_120, i15 503"   --->   Operation 1700 'mul' 'mul_ln818_199' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln17_202 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_199, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1701 'partselect' 'trunc_ln17_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln17_210 = zext i9 %trunc_ln17_202" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1702 'zext' 'zext_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1273_159 = zext i6 %data_V_109"   --->   Operation 1703 'zext' 'zext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (1.46ns)   --->   "%r_V_1887 = mul i15 %zext_ln818_120, i15 32585"   --->   Operation 1704 'mul' 'r_V_1887' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1887, i32 6, i32 14"   --->   Operation 1705 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln17_1481 = sext i9 %mult_V_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1706 'sext' 'sext_ln17_1481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (1.70ns)   --->   "%r_V_1888 = mul i16 %zext_ln818_48, i16 65209"   --->   Operation 1707 'mul' 'r_V_1888' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1888, i32 6, i32 15"   --->   Operation 1708 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln17_1482 = sext i10 %mult_V_249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1709 'sext' 'sext_ln17_1482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (1.70ns)   --->   "%r_V_1889 = mul i16 %zext_ln818_48, i16 65208"   --->   Operation 1710 'mul' 'r_V_1889' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1889, i32 6, i32 15"   --->   Operation 1711 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln17_1483 = sext i10 %mult_V_250" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1712 'sext' 'sext_ln17_1483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%shl_ln1273_887 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_V_109, i6 0"   --->   Operation 1713 'bitconcatenate' 'shl_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln1273_160 = zext i12 %shl_ln1273_887"   --->   Operation 1714 'zext' 'zext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1715 [1/1] (0.00ns)   --->   "%shl_ln1273_888 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_109, i2 0"   --->   Operation 1715 'bitconcatenate' 'shl_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln1273_161 = zext i8 %shl_ln1273_888"   --->   Operation 1716 'zext' 'zext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.74ns)   --->   "%r_V_1890 = sub i13 %zext_ln1273_161, i13 %zext_ln1273_160"   --->   Operation 1717 'sub' 'r_V_1890' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1890, i32 6, i32 12"   --->   Operation 1718 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln17_1484 = sext i7 %mult_V_251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1719 'sext' 'sext_ln17_1484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (1.70ns)   --->   "%r_V_1891 = mul i16 %zext_ln818_48, i16 65266"   --->   Operation 1720 'mul' 'r_V_1891' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1891, i32 6, i32 15"   --->   Operation 1721 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln17_1485 = sext i10 %mult_V_252" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1722 'sext' 'sext_ln17_1485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (1.86ns)   --->   "%r_V_1892 = mul i17 %zext_ln1273_159, i17 130529"   --->   Operation 1723 'mul' 'r_V_1892' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1892, i32 6, i32 16"   --->   Operation 1724 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (1.86ns)   --->   "%mul_ln818_200 = mul i16 %zext_ln818_48, i16 545"   --->   Operation 1725 'mul' 'mul_ln818_200' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln17_203 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_200, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1726 'partselect' 'trunc_ln17_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (1.70ns)   --->   "%mul_ln818_201 = mul i15 %zext_ln818_120, i15 447"   --->   Operation 1727 'mul' 'mul_ln818_201' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln17_204 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_201, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1728 'partselect' 'trunc_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln17_212 = zext i9 %trunc_ln17_204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1729 'zext' 'zext_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln818_122 = zext i6 %data_V_110"   --->   Operation 1730 'zext' 'zext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln17_213 = zext i4 %trunc_ln17_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1731 'zext' 'zext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (1.70ns)   --->   "%mul_ln818_202 = mul i15 %zext_ln818_122, i15 298"   --->   Operation 1732 'mul' 'mul_ln818_202' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln17_206 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_202, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1733 'partselect' 'trunc_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln17_214 = zext i9 %trunc_ln17_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1734 'zext' 'zext_ln17_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (1.70ns)   --->   "%mul_ln818_203 = mul i15 %zext_ln818_122, i15 372"   --->   Operation 1735 'mul' 'mul_ln818_203' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln17_207 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_203, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1736 'partselect' 'trunc_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln17_215 = zext i9 %trunc_ln17_207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1737 'zext' 'zext_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln1273_162 = zext i6 %data_V_110"   --->   Operation 1738 'zext' 'zext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln1273_163 = zext i6 %data_V_110"   --->   Operation 1739 'zext' 'zext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (1.86ns)   --->   "%r_V_1893 = mul i17 %zext_ln1273_163, i17 130491"   --->   Operation 1740 'mul' 'r_V_1893' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1893, i32 6, i32 16"   --->   Operation 1741 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (1.70ns)   --->   "%mul_ln818_204 = mul i15 %zext_ln818_122, i15 285"   --->   Operation 1742 'mul' 'mul_ln818_204' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln17_208 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_204, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1743 'partselect' 'trunc_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln17_216 = zext i9 %trunc_ln17_208" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1744 'zext' 'zext_ln17_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (1.55ns)   --->   "%r_V_1894 = mul i14 %zext_ln1273_162, i14 16287"   --->   Operation 1745 'mul' 'r_V_1894' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1894, i32 6, i32 13"   --->   Operation 1746 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln17_1488 = sext i8 %mult_V_255" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1747 'sext' 'sext_ln17_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (1.46ns)   --->   "%r_V_1895 = mul i15 %zext_ln818_122, i15 32575"   --->   Operation 1748 'mul' 'r_V_1895' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1895, i32 6, i32 14"   --->   Operation 1749 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln17_1489 = sext i9 %mult_V_256" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1750 'sext' 'sext_ln17_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (1.86ns)   --->   "%r_V_1896 = mul i17 %zext_ln1273_163, i17 130207"   --->   Operation 1751 'mul' 'r_V_1896' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1896, i32 6, i32 16"   --->   Operation 1752 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (1.46ns)   --->   "%r_V_1897 = mul i15 %zext_ln818_122, i15 32584"   --->   Operation 1753 'mul' 'r_V_1897' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1897, i32 6, i32 14"   --->   Operation 1754 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln17_1491 = sext i9 %mult_V_258" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1755 'sext' 'sext_ln17_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1756 [1/1] (1.70ns)   --->   "%mul_ln818_205 = mul i15 %zext_ln818_122, i15 493"   --->   Operation 1756 'mul' 'mul_ln818_205' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln17_209 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_205, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1757 'partselect' 'trunc_ln17_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln17_217 = zext i9 %trunc_ln17_209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1758 'zext' 'zext_ln17_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln818_50 = zext i6 %data_V_111"   --->   Operation 1759 'zext' 'zext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln818_123 = zext i6 %data_V_111"   --->   Operation 1760 'zext' 'zext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (1.86ns)   --->   "%mul_ln818_206 = mul i16 %zext_ln818_50, i16 675"   --->   Operation 1761 'mul' 'mul_ln818_206' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln17_210 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_206, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1762 'partselect' 'trunc_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (1.70ns)   --->   "%mul_ln818_207 = mul i15 %zext_ln818_123, i15 464"   --->   Operation 1763 'mul' 'mul_ln818_207' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln17_211 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_207, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1764 'partselect' 'trunc_ln17_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln17_219 = zext i9 %trunc_ln17_211" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1765 'zext' 'zext_ln17_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln1273_164 = zext i6 %data_V_111"   --->   Operation 1766 'zext' 'zext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln1273_165 = zext i6 %data_V_111"   --->   Operation 1767 'zext' 'zext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (1.70ns)   --->   "%r_V_1898 = mul i16 %zext_ln818_50, i16 65159"   --->   Operation 1768 'mul' 'r_V_1898' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1898, i32 6, i32 15"   --->   Operation 1769 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln17_1492 = sext i10 %mult_V_259" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1770 'sext' 'sext_ln17_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (1.70ns)   --->   "%r_V_1899 = mul i16 %zext_ln818_50, i16 65195"   --->   Operation 1771 'mul' 'r_V_1899' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1899, i32 6, i32 15"   --->   Operation 1772 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln17_1493 = sext i10 %mult_V_260" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1773 'sext' 'sext_ln17_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (1.46ns)   --->   "%r_V_1900 = mul i15 %zext_ln818_123, i15 32620"   --->   Operation 1774 'mul' 'r_V_1900' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1900, i32 6, i32 14"   --->   Operation 1775 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln17_1494 = sext i9 %mult_V_261" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1776 'sext' 'sext_ln17_1494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (1.55ns)   --->   "%r_V_1901 = mul i14 %zext_ln1273_165, i14 16302"   --->   Operation 1777 'mul' 'r_V_1901' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1901, i32 6, i32 13"   --->   Operation 1778 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln17_1495 = sext i8 %mult_V_262" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1779 'sext' 'sext_ln17_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (1.86ns)   --->   "%r_V_1902 = mul i17 %zext_ln1273_164, i17 130362"   --->   Operation 1780 'mul' 'r_V_1902' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1902, i32 6, i32 16"   --->   Operation 1781 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%shl_ln818_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_111, i7 0"   --->   Operation 1782 'bitconcatenate' 'shl_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln818_124 = zext i13 %shl_ln818_24"   --->   Operation 1783 'zext' 'zext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%shl_ln818_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_111, i5 0"   --->   Operation 1784 'bitconcatenate' 'shl_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln818_125 = zext i11 %shl_ln818_25"   --->   Operation 1785 'zext' 'zext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.75ns)   --->   "%sub_ln818_8 = sub i14 %zext_ln818_124, i14 %zext_ln818_125"   --->   Operation 1786 'sub' 'sub_ln818_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln818_8, i32 6, i32 13"   --->   Operation 1787 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln17_1497 = sext i8 %mult_V_264" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1788 'sext' 'sext_ln17_1497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln17_220 = zext i10 %sext_ln17_1497" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1789 'zext' 'zext_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%shl_ln1273_889 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_111, i8 0"   --->   Operation 1790 'bitconcatenate' 'shl_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln1273_166 = zext i14 %shl_ln1273_889"   --->   Operation 1791 'zext' 'zext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1228 = sub i15 0, i15 %zext_ln1273_166"   --->   Operation 1792 'sub' 'sub_ln1273_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1793 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1903 = sub i15 %sub_ln1273_1228, i15 %zext_ln818_123"   --->   Operation 1793 'sub' 'r_V_1903' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1903, i32 6, i32 14"   --->   Operation 1794 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln17_1498 = sext i9 %mult_V_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1795 'sext' 'sext_ln17_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1796 [1/1] (1.55ns)   --->   "%r_V_1904 = mul i14 %zext_ln1273_165, i14 16266"   --->   Operation 1796 'mul' 'r_V_1904' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1904, i32 6, i32 13"   --->   Operation 1797 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln17_1499 = sext i8 %mult_V_266" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1798 'sext' 'sext_ln17_1499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln1273_167 = zext i6 %data_V_112"   --->   Operation 1799 'zext' 'zext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln1273_168 = zext i6 %data_V_112"   --->   Operation 1800 'zext' 'zext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1273_169 = zext i6 %data_V_112"   --->   Operation 1801 'zext' 'zext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1802 [1/1] (1.70ns)   --->   "%r_V_1905 = mul i16 %zext_ln1273_169, i16 65271"   --->   Operation 1802 'mul' 'r_V_1905' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1803 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1905, i32 6, i32 15"   --->   Operation 1803 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln17_1500 = sext i10 %mult_V_267" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1804 'sext' 'sext_ln17_1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (1.46ns)   --->   "%r_V_1906 = mul i15 %zext_ln1273_168, i15 32628"   --->   Operation 1805 'mul' 'r_V_1906' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1906, i32 6, i32 14"   --->   Operation 1806 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln17_1501 = sext i9 %mult_V_268" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1807 'sext' 'sext_ln17_1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1808 [1/1] (1.70ns)   --->   "%mul_ln818_208 = mul i15 %zext_ln1273_168, i15 389"   --->   Operation 1808 'mul' 'mul_ln818_208' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln17_212 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_208, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1809 'partselect' 'trunc_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln17_221 = zext i9 %trunc_ln17_212" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1810 'zext' 'zext_ln17_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (1.70ns)   --->   "%mul_ln818_209 = mul i15 %zext_ln1273_168, i15 369"   --->   Operation 1811 'mul' 'mul_ln818_209' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln17_213 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_209, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1812 'partselect' 'trunc_ln17_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln17_222 = zext i9 %trunc_ln17_213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1813 'zext' 'zext_ln17_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1814 [1/1] (1.70ns)   --->   "%r_V_1907 = mul i16 %zext_ln1273_169, i16 65182"   --->   Operation 1814 'mul' 'r_V_1907' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1907, i32 6, i32 15"   --->   Operation 1815 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln17_1502 = sext i10 %mult_V_269" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1816 'sext' 'sext_ln17_1502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1817 [1/1] (1.70ns)   --->   "%r_V_1908 = mul i16 %zext_ln1273_169, i16 65221"   --->   Operation 1817 'mul' 'r_V_1908' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1908, i32 6, i32 15"   --->   Operation 1818 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln17_1503 = sext i10 %mult_V_270" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1819 'sext' 'sext_ln17_1503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (1.46ns)   --->   "%r_V_1909 = mul i15 %zext_ln1273_168, i15 32578"   --->   Operation 1820 'mul' 'r_V_1909' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1909, i32 6, i32 14"   --->   Operation 1821 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln17_1504 = sext i9 %mult_V_271" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1822 'sext' 'sext_ln17_1504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (1.86ns)   --->   "%mul_ln818_210 = mul i16 %zext_ln1273_169, i16 629"   --->   Operation 1823 'mul' 'mul_ln818_210' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%trunc_ln17_214 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_210, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1824 'partselect' 'trunc_ln17_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1825 [1/1] (1.86ns)   --->   "%r_V_1910 = mul i17 %zext_ln1273_167, i17 130414"   --->   Operation 1825 'mul' 'r_V_1910' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1910, i32 6, i32 16"   --->   Operation 1826 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (1.86ns)   --->   "%mul_ln818_211 = mul i16 %zext_ln1273_169, i16 539"   --->   Operation 1827 'mul' 'mul_ln818_211' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln17_215 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_211, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1828 'partselect' 'trunc_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln1273_170 = zext i6 %data_V_113"   --->   Operation 1829 'zext' 'zext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln1273_171 = zext i6 %data_V_113"   --->   Operation 1830 'zext' 'zext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1273_172 = zext i6 %data_V_113"   --->   Operation 1831 'zext' 'zext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln1273_173 = zext i6 %data_V_113"   --->   Operation 1832 'zext' 'zext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1833 [1/1] (1.86ns)   --->   "%r_V_1911 = mul i17 %zext_ln1273_173, i17 130540"   --->   Operation 1833 'mul' 'r_V_1911' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1911, i32 6, i32 16"   --->   Operation 1834 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln818_126 = zext i6 %data_V_113"   --->   Operation 1835 'zext' 'zext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln818_127 = zext i6 %data_V_113"   --->   Operation 1836 'zext' 'zext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1837 [1/1] (0.00ns)   --->   "%shl_ln818_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_113, i2 0"   --->   Operation 1837 'bitconcatenate' 'shl_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln818_128 = zext i8 %shl_ln818_26"   --->   Operation 1838 'zext' 'zext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1839 [1/1] (0.70ns)   --->   "%add_ln818_7 = add i9 %zext_ln818_128, i9 %zext_ln818_127"   --->   Operation 1839 'add' 'add_ln818_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln17_216 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln818_7, i32 6, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1840 'partselect' 'trunc_ln17_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln17_225 = zext i3 %trunc_ln17_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1841 'zext' 'zext_ln17_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1842 [1/1] (1.86ns)   --->   "%mul_ln818_212 = mul i16 %zext_ln1273_172, i16 599"   --->   Operation 1842 'mul' 'mul_ln818_212' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln17_217 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_212, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1843 'partselect' 'trunc_ln17_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (1.70ns)   --->   "%r_V_1912 = mul i16 %zext_ln1273_172, i16 65145"   --->   Operation 1844 'mul' 'r_V_1912' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1912, i32 6, i32 15"   --->   Operation 1845 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln17_1507 = sext i10 %mult_V_274" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1846 'sext' 'sext_ln17_1507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (1.46ns)   --->   "%r_V_1913 = mul i15 %zext_ln1273_171, i15 32593"   --->   Operation 1847 'mul' 'r_V_1913' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1913, i32 6, i32 14"   --->   Operation 1848 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln17_1508 = sext i9 %mult_V_275" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1849 'sext' 'sext_ln17_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (1.46ns)   --->   "%mul_ln818_213 = mul i14 %zext_ln818_126, i14 247"   --->   Operation 1850 'mul' 'mul_ln818_213' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln17_218 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_213, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1851 'partselect' 'trunc_ln17_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln17_227 = zext i8 %trunc_ln17_218" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1852 'zext' 'zext_ln17_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (1.27ns)   --->   "%r_V_1914 = mul i13 %zext_ln1273_170, i13 8142"   --->   Operation 1853 'mul' 'r_V_1914' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1914, i32 6, i32 12"   --->   Operation 1854 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln17_1509 = sext i7 %mult_V_276" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1855 'sext' 'sext_ln17_1509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1856 [1/1] (1.70ns)   --->   "%mul_ln818_214 = mul i15 %zext_ln1273_171, i15 506"   --->   Operation 1856 'mul' 'mul_ln818_214' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln17_219 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_214, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1857 'partselect' 'trunc_ln17_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln17_228 = zext i9 %trunc_ln17_219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1858 'zext' 'zext_ln17_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1859 [1/1] (1.86ns)   --->   "%r_V_1915 = mul i17 %zext_ln1273_173, i17 130285"   --->   Operation 1859 'mul' 'r_V_1915' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_277 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1915, i32 6, i32 16"   --->   Operation 1860 'partselect' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (1.70ns)   --->   "%mul_ln818_215 = mul i15 %zext_ln1273_171, i15 278"   --->   Operation 1861 'mul' 'mul_ln818_215' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln17_220 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_215, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1862 'partselect' 'trunc_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln17_229 = zext i9 %trunc_ln17_220" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1863 'zext' 'zext_ln17_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln1273_174 = zext i6 %data_V_114"   --->   Operation 1864 'zext' 'zext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln1273_175 = zext i6 %data_V_114"   --->   Operation 1865 'zext' 'zext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln1273_176 = zext i6 %data_V_114"   --->   Operation 1866 'zext' 'zext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln1273_177 = zext i6 %data_V_114"   --->   Operation 1867 'zext' 'zext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1868 [1/1] (1.46ns)   --->   "%r_V_1916 = mul i15 %zext_ln1273_177, i15 32620"   --->   Operation 1868 'mul' 'r_V_1916' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1916, i32 6, i32 14"   --->   Operation 1869 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln17_1511 = sext i9 %mult_V_278" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1870 'sext' 'sext_ln17_1511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln818_129 = zext i6 %data_V_114"   --->   Operation 1871 'zext' 'zext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (1.70ns)   --->   "%mul_ln818_216 = mul i15 %zext_ln1273_177, i15 486"   --->   Operation 1872 'mul' 'mul_ln818_216' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln17_221 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_216, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1873 'partselect' 'trunc_ln17_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln17_230 = zext i9 %trunc_ln17_221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1874 'zext' 'zext_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/1] (1.86ns)   --->   "%mul_ln818_217 = mul i16 %zext_ln1273_175, i16 689"   --->   Operation 1875 'mul' 'mul_ln818_217' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln17_222 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_217, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1876 'partselect' 'trunc_ln17_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (1.86ns)   --->   "%r_V_1917 = mul i17 %zext_ln1273_176, i17 130256"   --->   Operation 1877 'mul' 'r_V_1917' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1917, i32 6, i32 16"   --->   Operation 1878 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (1.55ns)   --->   "%mul_ln818_218 = mul i13 %zext_ln818_129, i13 85"   --->   Operation 1879 'mul' 'mul_ln818_218' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln17_223 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_218, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1880 'partselect' 'trunc_ln17_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (1.70ns)   --->   "%r_V_1918 = mul i16 %zext_ln1273_175, i16 65210"   --->   Operation 1881 'mul' 'r_V_1918' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1918, i32 6, i32 15"   --->   Operation 1882 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln17_1513 = sext i10 %mult_V_280" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1883 'sext' 'sext_ln17_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (1.70ns)   --->   "%r_V_1919 = mul i16 %zext_ln1273_175, i16 65240"   --->   Operation 1884 'mul' 'r_V_1919' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1919, i32 6, i32 15"   --->   Operation 1885 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln17_1514 = sext i10 %mult_V_281" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1886 'sext' 'sext_ln17_1514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/1] (1.70ns)   --->   "%mul_ln818_219 = mul i15 %zext_ln1273_177, i15 450"   --->   Operation 1887 'mul' 'mul_ln818_219' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln17_224 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_219, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1888 'partselect' 'trunc_ln17_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln17_232 = zext i9 %trunc_ln17_224" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1889 'zext' 'zext_ln17_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (1.55ns)   --->   "%r_V_1920 = mul i14 %zext_ln1273_174, i14 16291"   --->   Operation 1890 'mul' 'r_V_1920' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1891 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1920, i32 6, i32 13"   --->   Operation 1891 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (1.70ns)   --->   "%r_V_1921 = mul i16 %zext_ln1273_175, i16 65143"   --->   Operation 1892 'mul' 'r_V_1921' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1921, i32 6, i32 15"   --->   Operation 1893 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln17_1516 = sext i10 %mult_V_283" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1894 'sext' 'sext_ln17_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln818_130 = zext i6 %data_V_115"   --->   Operation 1895 'zext' 'zext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln818_131 = zext i6 %data_V_115"   --->   Operation 1896 'zext' 'zext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.00ns)   --->   "%shl_ln818_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_V_115, i7 0"   --->   Operation 1897 'bitconcatenate' 'shl_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln818_132 = zext i13 %shl_ln818_27"   --->   Operation 1898 'zext' 'zext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%shl_ln818_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_115, i2 0"   --->   Operation 1899 'bitconcatenate' 'shl_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln818_133 = zext i8 %shl_ln818_28"   --->   Operation 1900 'zext' 'zext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1901 [1/1] (0.75ns)   --->   "%add_ln818_8 = add i14 %zext_ln818_132, i14 %zext_ln818_133"   --->   Operation 1901 'add' 'add_ln818_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln17_225 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln818_8, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1902 'partselect' 'trunc_ln17_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln17_233 = zext i8 %trunc_ln17_225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1903 'zext' 'zext_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln1273_178 = zext i6 %data_V_115"   --->   Operation 1904 'zext' 'zext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln1273_179 = zext i6 %data_V_115"   --->   Operation 1905 'zext' 'zext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (1.27ns)   --->   "%r_V_1922 = mul i13 %zext_ln818_131, i13 8135"   --->   Operation 1906 'mul' 'r_V_1922' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1922, i32 6, i32 12"   --->   Operation 1907 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln17_1517 = sext i7 %mult_V_284" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1908 'sext' 'sext_ln17_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (1.46ns)   --->   "%r_V_1923 = mul i15 %zext_ln818_130, i15 32590"   --->   Operation 1909 'mul' 'r_V_1923' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1923, i32 6, i32 14"   --->   Operation 1910 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln17_1518 = sext i9 %mult_V_285" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1911 'sext' 'sext_ln17_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (1.70ns)   --->   "%mul_ln818_220 = mul i15 %zext_ln818_130, i15 402"   --->   Operation 1912 'mul' 'mul_ln818_220' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln17_226 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_220, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1913 'partselect' 'trunc_ln17_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln17_234 = zext i9 %trunc_ln17_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1914 'zext' 'zext_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (1.70ns)   --->   "%mul_ln818_221 = mul i15 %zext_ln818_130, i15 458"   --->   Operation 1915 'mul' 'mul_ln818_221' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln17_227 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_221, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1916 'partselect' 'trunc_ln17_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln17_235 = zext i9 %trunc_ln17_227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1917 'zext' 'zext_ln17_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (1.70ns)   --->   "%r_V_1924 = mul i16 %zext_ln1273_179, i16 65117"   --->   Operation 1918 'mul' 'r_V_1924' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1924, i32 6, i32 15"   --->   Operation 1919 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln17_1519 = sext i10 %mult_V_286" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1920 'sext' 'sext_ln17_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (1.46ns)   --->   "%r_V_1925 = mul i15 %zext_ln818_130, i15 32541"   --->   Operation 1921 'mul' 'r_V_1925' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1925, i32 6, i32 14"   --->   Operation 1922 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln17_1520 = sext i9 %mult_V_287" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1923 'sext' 'sext_ln17_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (1.70ns)   --->   "%mul_ln818_222 = mul i15 %zext_ln818_130, i15 439"   --->   Operation 1924 'mul' 'mul_ln818_222' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln17_228 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_222, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1925 'partselect' 'trunc_ln17_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln17_236 = zext i9 %trunc_ln17_228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1926 'zext' 'zext_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (1.86ns)   --->   "%r_V_1926 = mul i17 %zext_ln1273_178, i17 130493"   --->   Operation 1927 'mul' 'r_V_1926' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1926, i32 6, i32 16"   --->   Operation 1928 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1929 [1/1] (1.70ns)   --->   "%mul_ln818_223 = mul i15 %zext_ln818_130, i15 340"   --->   Operation 1929 'mul' 'mul_ln818_223' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln17_229 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_223, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1930 'partselect' 'trunc_ln17_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln17_237 = zext i9 %trunc_ln17_229" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1931 'zext' 'zext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln1273_180 = zext i6 %data_V_116"   --->   Operation 1932 'zext' 'zext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1273_181 = zext i6 %data_V_116"   --->   Operation 1933 'zext' 'zext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln1273_182 = zext i6 %data_V_116"   --->   Operation 1934 'zext' 'zext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (1.86ns)   --->   "%r_V_1927 = mul i17 %zext_ln1273_182, i17 130510"   --->   Operation 1935 'mul' 'r_V_1927' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1927, i32 6, i32 16"   --->   Operation 1936 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (1.70ns)   --->   "%r_V_1928 = mul i16 %zext_ln1273_181, i16 65139"   --->   Operation 1937 'mul' 'r_V_1928' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1928, i32 6, i32 15"   --->   Operation 1938 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln17_1523 = sext i10 %mult_V_290" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1939 'sext' 'sext_ln17_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (1.46ns)   --->   "%r_V_1929 = mul i15 %zext_ln1273_180, i15 32521"   --->   Operation 1940 'mul' 'r_V_1929' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1929, i32 6, i32 14"   --->   Operation 1941 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln17_1524 = sext i9 %mult_V_291" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1942 'sext' 'sext_ln17_1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1943 [1/1] (1.70ns)   --->   "%r_V_1930 = mul i16 %zext_ln1273_181, i16 65246"   --->   Operation 1943 'mul' 'r_V_1930' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1930, i32 6, i32 15"   --->   Operation 1944 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_1525 = sext i10 %mult_V_292" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1945 'sext' 'sext_ln17_1525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln818_134 = zext i6 %data_V_116"   --->   Operation 1946 'zext' 'zext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (1.70ns)   --->   "%mul_ln818_224 = mul i15 %zext_ln1273_180, i15 422"   --->   Operation 1947 'mul' 'mul_ln818_224' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln17_230 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_224, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1948 'partselect' 'trunc_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln17_238 = zext i9 %trunc_ln17_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1949 'zext' 'zext_ln17_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1950 [1/1] (1.46ns)   --->   "%mul_ln818_225 = mul i14 %zext_ln818_134, i14 152"   --->   Operation 1950 'mul' 'mul_ln818_225' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln17_231 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_225, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1951 'partselect' 'trunc_ln17_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln17_239 = zext i8 %trunc_ln17_231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1952 'zext' 'zext_ln17_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1953 [1/1] (1.86ns)   --->   "%mul_ln818_226 = mul i16 %zext_ln1273_181, i16 599"   --->   Operation 1953 'mul' 'mul_ln818_226' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln17_232 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_226, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1954 'partselect' 'trunc_ln17_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1955 [1/1] (1.70ns)   --->   "%r_V_1931 = mul i16 %zext_ln1273_181, i16 65066"   --->   Operation 1955 'mul' 'r_V_1931' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1931, i32 6, i32 15"   --->   Operation 1956 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln17_1526 = sext i10 %mult_V_293" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1957 'sext' 'sext_ln17_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1958 [1/1] (1.70ns)   --->   "%r_V_1932 = mul i16 %zext_ln1273_181, i16 65146"   --->   Operation 1958 'mul' 'r_V_1932' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1932, i32 6, i32 15"   --->   Operation 1959 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln17_1527 = sext i10 %mult_V_294" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1960 'sext' 'sext_ln17_1527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (1.86ns)   --->   "%r_V_1933 = mul i17 %zext_ln1273_182, i17 130541"   --->   Operation 1961 'mul' 'r_V_1933' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1933, i32 6, i32 16"   --->   Operation 1962 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln1273_183 = zext i6 %data_V_117"   --->   Operation 1963 'zext' 'zext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln1273_184 = zext i6 %data_V_117"   --->   Operation 1964 'zext' 'zext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln1273_185 = zext i6 %data_V_117"   --->   Operation 1965 'zext' 'zext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1966 [1/1] (1.86ns)   --->   "%r_V_1934 = mul i17 %zext_ln1273_185, i17 130272"   --->   Operation 1966 'mul' 'r_V_1934' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1967 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1934, i32 6, i32 16"   --->   Operation 1967 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1968 [1/1] (1.70ns)   --->   "%mul_ln818_227 = mul i15 %zext_ln1273_183, i15 392"   --->   Operation 1968 'mul' 'mul_ln818_227' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln17_233 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_227, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1969 'partselect' 'trunc_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln17_241 = zext i9 %trunc_ln17_233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1970 'zext' 'zext_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (1.86ns)   --->   "%mul_ln818_228 = mul i16 %zext_ln1273_184, i16 729"   --->   Operation 1971 'mul' 'mul_ln818_228' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln17_234 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_228, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1972 'partselect' 'trunc_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (1.70ns)   --->   "%mul_ln818_229 = mul i15 %zext_ln1273_183, i15 382"   --->   Operation 1973 'mul' 'mul_ln818_229' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln17_235 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_229, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1974 'partselect' 'trunc_ln17_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln17_243 = zext i9 %trunc_ln17_235" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1975 'zext' 'zext_ln17_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%shl_ln1273_890 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_V_117, i8 0"   --->   Operation 1976 'bitconcatenate' 'shl_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln1273_186 = zext i14 %shl_ln1273_890"   --->   Operation 1977 'zext' 'zext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.76ns)   --->   "%sub_ln1273_1230 = sub i15 0, i15 %zext_ln1273_186"   --->   Operation 1978 'sub' 'sub_ln1273_1230' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln1273_1499 = sext i15 %sub_ln1273_1230"   --->   Operation 1979 'sext' 'sext_ln1273_1499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln1273_891 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_117, i4 0"   --->   Operation 1980 'bitconcatenate' 'shl_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln1273_187 = zext i10 %shl_ln1273_891"   --->   Operation 1981 'zext' 'zext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1982 [1/1] (0.77ns)   --->   "%r_V_1935 = sub i16 %sext_ln1273_1499, i16 %zext_ln1273_187"   --->   Operation 1982 'sub' 'r_V_1935' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1935, i32 6, i32 15"   --->   Operation 1983 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln17_1530 = sext i10 %mult_V_297" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1984 'sext' 'sext_ln17_1530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1985 [1/1] (1.70ns)   --->   "%r_V_1936 = mul i16 %zext_ln1273_184, i16 65185"   --->   Operation 1985 'mul' 'r_V_1936' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1936, i32 6, i32 15"   --->   Operation 1986 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln17_1531 = sext i10 %mult_V_298" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1987 'sext' 'sext_ln17_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1988 [1/1] (1.46ns)   --->   "%r_V_1937 = mul i15 %zext_ln1273_183, i15 32524"   --->   Operation 1988 'mul' 'r_V_1937' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1937, i32 6, i32 14"   --->   Operation 1989 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln17_1532 = sext i9 %mult_V_299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1990 'sext' 'sext_ln17_1532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1991 [1/1] (1.70ns)   --->   "%r_V_1938 = mul i16 %zext_ln1273_184, i16 65133"   --->   Operation 1991 'mul' 'r_V_1938' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1938, i32 6, i32 15"   --->   Operation 1992 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln17_1533 = sext i10 %mult_V_300" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1993 'sext' 'sext_ln17_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (1.86ns)   --->   "%r_V_1939 = mul i17 %zext_ln1273_185, i17 130505"   --->   Operation 1994 'mul' 'r_V_1939' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1939, i32 6, i32 16"   --->   Operation 1995 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (1.86ns)   --->   "%r_V_1940 = mul i17 %zext_ln1273_185, i17 130431"   --->   Operation 1996 'mul' 'r_V_1940' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1940, i32 6, i32 16"   --->   Operation 1997 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln818_135 = zext i6 %data_V_118"   --->   Operation 1998 'zext' 'zext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln818_136 = zext i6 %data_V_118"   --->   Operation 1999 'zext' 'zext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln818_137 = zext i6 %data_V_118"   --->   Operation 2000 'zext' 'zext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.00ns)   --->   "%mult_V_303 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_118, i3 0"   --->   Operation 2001 'bitconcatenate' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln17_244 = zext i9 %mult_V_303" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2002 'zext' 'zext_ln17_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln1273_188 = zext i6 %data_V_118"   --->   Operation 2003 'zext' 'zext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2004 [1/1] (1.46ns)   --->   "%r_V_1941 = mul i15 %zext_ln818_136, i15 32535"   --->   Operation 2004 'mul' 'r_V_1941' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1941, i32 6, i32 14"   --->   Operation 2005 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln17_1536 = sext i9 %mult_V_304" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2006 'sext' 'sext_ln17_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (1.55ns)   --->   "%mul_ln818_230 = mul i13 %zext_ln818_137, i13 67"   --->   Operation 2007 'mul' 'mul_ln818_230' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln17_236 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_230, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2008 'partselect' 'trunc_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2009 [1/1] (1.70ns)   --->   "%mul_ln818_231 = mul i15 %zext_ln818_136, i15 424"   --->   Operation 2009 'mul' 'mul_ln818_231' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln17_237 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_231, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2010 'partselect' 'trunc_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln17_245 = zext i9 %trunc_ln17_237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2011 'zext' 'zext_ln17_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (1.46ns)   --->   "%mul_ln818_232 = mul i14 %zext_ln818_135, i14 247"   --->   Operation 2012 'mul' 'mul_ln818_232' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln17_238 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_232, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2013 'partselect' 'trunc_ln17_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln17_246 = zext i8 %trunc_ln17_238" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2014 'zext' 'zext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (1.86ns)   --->   "%r_V_1942 = mul i17 %zext_ln1273_188, i17 130495"   --->   Operation 2015 'mul' 'r_V_1942' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1942, i32 6, i32 16"   --->   Operation 2016 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (1.46ns)   --->   "%r_V_1943 = mul i15 %zext_ln818_136, i15 32590"   --->   Operation 2017 'mul' 'r_V_1943' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1943, i32 6, i32 14"   --->   Operation 2018 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln17_1538 = sext i9 %mult_V_306" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2019 'sext' 'sext_ln17_1538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2020 [1/1] (1.70ns)   --->   "%mul_ln818_233 = mul i15 %zext_ln818_136, i15 289"   --->   Operation 2020 'mul' 'mul_ln818_233' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln17_239 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_233, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2021 'partselect' 'trunc_ln17_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln17_247 = zext i9 %trunc_ln17_239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2022 'zext' 'zext_ln17_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2023 [1/1] (1.70ns)   --->   "%mul_ln818_234 = mul i15 %zext_ln818_136, i15 367"   --->   Operation 2023 'mul' 'mul_ln818_234' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln17_240 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_234, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2024 'partselect' 'trunc_ln17_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln17_248 = zext i9 %trunc_ln17_240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2025 'zext' 'zext_ln17_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2026 [1/1] (1.86ns)   --->   "%r_V_1944 = mul i17 %zext_ln1273_188, i17 130357"   --->   Operation 2026 'mul' 'r_V_1944' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1944, i32 6, i32 16"   --->   Operation 2027 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2028 [1/1] (0.00ns)   --->   "%zext_ln818_58 = zext i6 %data_V_119"   --->   Operation 2028 'zext' 'zext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln818_138 = zext i6 %data_V_119"   --->   Operation 2029 'zext' 'zext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln818_139 = zext i6 %data_V_119"   --->   Operation 2030 'zext' 'zext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/1] (1.86ns)   --->   "%mul_ln818_235 = mul i16 %zext_ln818_58, i16 603"   --->   Operation 2031 'mul' 'mul_ln818_235' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln17_241 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_235, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2032 'partselect' 'trunc_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln1273_189 = zext i6 %data_V_119"   --->   Operation 2033 'zext' 'zext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (1.70ns)   --->   "%r_V_1945 = mul i16 %zext_ln818_58, i16 65260"   --->   Operation 2034 'mul' 'r_V_1945' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1945, i32 6, i32 15"   --->   Operation 2035 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln17_1540 = sext i10 %mult_V_308" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2036 'sext' 'sext_ln17_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2037 [1/1] (1.70ns)   --->   "%r_V_1946 = mul i16 %zext_ln818_58, i16 65136"   --->   Operation 2037 'mul' 'r_V_1946' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1946, i32 6, i32 15"   --->   Operation 2038 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln17_1541 = sext i10 %mult_V_309" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2039 'sext' 'sext_ln17_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2040 [1/1] (1.70ns)   --->   "%r_V_1947 = mul i16 %zext_ln818_58, i16 65082"   --->   Operation 2040 'mul' 'r_V_1947' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1947, i32 6, i32 15"   --->   Operation 2041 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln17_1542 = sext i10 %mult_V_310" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2042 'sext' 'sext_ln17_1542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (1.86ns)   --->   "%r_V_1948 = mul i17 %zext_ln1273_189, i17 130412"   --->   Operation 2043 'mul' 'r_V_1948' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1948, i32 6, i32 16"   --->   Operation 2044 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2045 [1/1] (1.46ns)   --->   "%mul_ln818_236 = mul i14 %zext_ln818_139, i14 246"   --->   Operation 2045 'mul' 'mul_ln818_236' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln17_242 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_236, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2046 'partselect' 'trunc_ln17_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln17_250 = zext i8 %trunc_ln17_242" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2047 'zext' 'zext_ln17_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (1.70ns)   --->   "%mul_ln818_237 = mul i15 %zext_ln818_138, i15 267"   --->   Operation 2048 'mul' 'mul_ln818_237' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%trunc_ln17_243 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_237, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2049 'partselect' 'trunc_ln17_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln17_251 = zext i9 %trunc_ln17_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2050 'zext' 'zext_ln17_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2051 [1/1] (1.86ns)   --->   "%r_V_1949 = mul i17 %zext_ln1273_189, i17 130538"   --->   Operation 2051 'mul' 'r_V_1949' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1949, i32 6, i32 16"   --->   Operation 2052 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (1.86ns)   --->   "%mul_ln818_238 = mul i16 %zext_ln818_58, i16 548"   --->   Operation 2053 'mul' 'mul_ln818_238' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns)   --->   "%trunc_ln17_244 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_238, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2054 'partselect' 'trunc_ln17_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2055 [1/1] (1.86ns)   --->   "%mul_ln818_239 = mul i16 %zext_ln818_58, i16 531"   --->   Operation 2055 'mul' 'mul_ln818_239' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln17_245 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_239, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2056 'partselect' 'trunc_ln17_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln1273_190 = zext i6 %data_V_120"   --->   Operation 2057 'zext' 'zext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln1273_191 = zext i6 %data_V_120"   --->   Operation 2058 'zext' 'zext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln1273_192 = zext i6 %data_V_120"   --->   Operation 2059 'zext' 'zext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2060 [1/1] (1.55ns)   --->   "%r_V_1950 = mul i14 %zext_ln1273_192, i14 16292"   --->   Operation 2060 'mul' 'r_V_1950' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1950, i32 6, i32 13"   --->   Operation 2061 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln17_1545 = sext i8 %mult_V_313" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2062 'sext' 'sext_ln17_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln818_140 = zext i6 %data_V_120"   --->   Operation 2063 'zext' 'zext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2064 [1/1] (1.86ns)   --->   "%mul_ln818_240 = mul i16 %zext_ln1273_191, i16 639"   --->   Operation 2064 'mul' 'mul_ln818_240' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns)   --->   "%trunc_ln17_246 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_240, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2065 'partselect' 'trunc_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2066 [1/1] (1.70ns)   --->   "%r_V_1951 = mul i16 %zext_ln1273_191, i16 65096"   --->   Operation 2066 'mul' 'r_V_1951' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1951, i32 6, i32 15"   --->   Operation 2067 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln17_1546 = sext i10 %mult_V_314" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2068 'sext' 'sext_ln17_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (1.70ns)   --->   "%mul_ln818_241 = mul i15 %zext_ln818_140, i15 447"   --->   Operation 2069 'mul' 'mul_ln818_241' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln17_247 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_241, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2070 'partselect' 'trunc_ln17_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln17_255 = zext i9 %trunc_ln17_247" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2071 'zext' 'zext_ln17_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2072 [1/1] (0.00ns)   --->   "%shl_ln1273_892 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_120, i5 0"   --->   Operation 2072 'bitconcatenate' 'shl_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln1273_193 = zext i11 %shl_ln1273_892"   --->   Operation 2073 'zext' 'zext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2074 [1/1] (0.73ns)   --->   "%sub_ln1273_1232 = sub i12 0, i12 %zext_ln1273_193"   --->   Operation 2074 'sub' 'sub_ln1273_1232' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1273_1500 = sext i12 %sub_ln1273_1232"   --->   Operation 2075 'sext' 'sext_ln1273_1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2076 [1/1] (0.00ns)   --->   "%shl_ln1273_893 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_120, i2 0"   --->   Operation 2076 'bitconcatenate' 'shl_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.00ns)   --->   "%zext_ln1273_194 = zext i8 %shl_ln1273_893"   --->   Operation 2077 'zext' 'zext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2078 [1/1] (0.74ns)   --->   "%r_V_1952 = sub i13 %sext_ln1273_1500, i13 %zext_ln1273_194"   --->   Operation 2078 'sub' 'r_V_1952' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1952, i32 6, i32 12"   --->   Operation 2079 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln17_1547 = sext i7 %mult_V_315" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2080 'sext' 'sext_ln17_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (1.70ns)   --->   "%mul_ln818_242 = mul i15 %zext_ln818_140, i15 452"   --->   Operation 2081 'mul' 'mul_ln818_242' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln17_248 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_242, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2082 'partselect' 'trunc_ln17_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (1.70ns)   --->   "%mul_ln818_243 = mul i15 %zext_ln818_140, i15 430"   --->   Operation 2083 'mul' 'mul_ln818_243' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%trunc_ln17_249 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_243, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2084 'partselect' 'trunc_ln17_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln17_257 = zext i9 %trunc_ln17_249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2085 'zext' 'zext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2086 [1/1] (1.70ns)   --->   "%r_V_1953 = mul i16 %zext_ln1273_191, i16 65093"   --->   Operation 2086 'mul' 'r_V_1953' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1953, i32 6, i32 15"   --->   Operation 2087 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_1548 = sext i10 %mult_V_316" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2088 'sext' 'sext_ln17_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2089 [1/1] (1.86ns)   --->   "%r_V_1954 = mul i17 %zext_ln1273_190, i17 130453"   --->   Operation 2089 'mul' 'r_V_1954' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1954, i32 6, i32 16"   --->   Operation 2090 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2091 [1/1] (1.86ns)   --->   "%r_V_1955 = mul i17 %zext_ln1273_190, i17 130403"   --->   Operation 2091 'mul' 'r_V_1955' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1955, i32 6, i32 16"   --->   Operation 2092 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln818_60 = zext i6 %data_V_121"   --->   Operation 2093 'zext' 'zext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln818_141 = zext i6 %data_V_121"   --->   Operation 2094 'zext' 'zext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2095 [1/1] (1.86ns)   --->   "%mul_ln818_244 = mul i16 %zext_ln818_60, i16 686"   --->   Operation 2095 'mul' 'mul_ln818_244' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.00ns)   --->   "%trunc_ln17_250 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_244, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2096 'partselect' 'trunc_ln17_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln1273_195 = zext i6 %data_V_121"   --->   Operation 2097 'zext' 'zext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2098 [1/1] (1.46ns)   --->   "%r_V_1956 = mul i15 %zext_ln818_141, i15 32574"   --->   Operation 2098 'mul' 'r_V_1956' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1956, i32 6, i32 14"   --->   Operation 2099 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln17_1551 = sext i9 %mult_V_319" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2100 'sext' 'sext_ln17_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2101 [1/1] (1.70ns)   --->   "%mul_ln818_245 = mul i15 %zext_ln818_141, i15 415"   --->   Operation 2101 'mul' 'mul_ln818_245' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns)   --->   "%trunc_ln17_251 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_245, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2102 'partselect' 'trunc_ln17_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln17_259 = zext i9 %trunc_ln17_251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2103 'zext' 'zext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2104 [1/1] (1.70ns)   --->   "%mul_ln818_246 = mul i15 %zext_ln818_141, i15 292"   --->   Operation 2104 'mul' 'mul_ln818_246' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns)   --->   "%trunc_ln17_252 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_246, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2105 'partselect' 'trunc_ln17_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (1.86ns)   --->   "%mul_ln818_247 = mul i16 %zext_ln818_60, i16 534"   --->   Operation 2106 'mul' 'mul_ln818_247' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln17_253 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_247, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2107 'partselect' 'trunc_ln17_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2108 [1/1] (1.86ns)   --->   "%r_V_1957 = mul i17 %zext_ln1273_195, i17 130290"   --->   Operation 2108 'mul' 'r_V_1957' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1957, i32 6, i32 16"   --->   Operation 2109 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2110 [1/1] (1.70ns)   --->   "%r_V_1958 = mul i16 %zext_ln818_60, i16 65058"   --->   Operation 2110 'mul' 'r_V_1958' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1958, i32 6, i32 15"   --->   Operation 2111 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln17_1553 = sext i10 %mult_V_321" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2112 'sext' 'sext_ln17_1553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (1.46ns)   --->   "%r_V_1959 = mul i15 %zext_ln818_141, i15 32541"   --->   Operation 2113 'mul' 'r_V_1959' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1959, i32 6, i32 14"   --->   Operation 2114 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln17_1554 = sext i9 %mult_V_322" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2115 'sext' 'sext_ln17_1554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (1.86ns)   --->   "%r_V_1960 = mul i17 %zext_ln1273_195, i17 130091"   --->   Operation 2116 'mul' 'r_V_1960' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1960, i32 6, i32 16"   --->   Operation 2117 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (1.70ns)   --->   "%mul_ln818_248 = mul i15 %zext_ln818_141, i15 466"   --->   Operation 2118 'mul' 'mul_ln818_248' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns)   --->   "%trunc_ln17_254 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_248, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2119 'partselect' 'trunc_ln17_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln17_260 = zext i9 %trunc_ln17_254" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2120 'zext' 'zext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln1273_196 = zext i6 %data_V_122"   --->   Operation 2121 'zext' 'zext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln1273_197 = zext i6 %data_V_122"   --->   Operation 2122 'zext' 'zext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln1273_198 = zext i6 %data_V_122"   --->   Operation 2123 'zext' 'zext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2124 [1/1] (1.70ns)   --->   "%r_V_1961 = mul i16 %zext_ln1273_198, i16 65132"   --->   Operation 2124 'mul' 'r_V_1961' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1961, i32 6, i32 15"   --->   Operation 2125 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln17_1556 = sext i10 %mult_V_324" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2126 'sext' 'sext_ln17_1556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln818_142 = zext i6 %data_V_122"   --->   Operation 2127 'zext' 'zext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln818_143 = zext i6 %data_V_122"   --->   Operation 2128 'zext' 'zext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln818_144 = zext i6 %data_V_122"   --->   Operation 2129 'zext' 'zext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2130 [1/1] (1.46ns)   --->   "%mul_ln818_249 = mul i14 %zext_ln818_144, i14 147"   --->   Operation 2130 'mul' 'mul_ln818_249' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln17_255 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_249, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2131 'partselect' 'trunc_ln17_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln17_261 = zext i8 %trunc_ln17_255" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2132 'zext' 'zext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2133 [1/1] (0.00ns)   --->   "%shl_ln818_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_122, i5 0"   --->   Operation 2133 'bitconcatenate' 'shl_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln818_145 = zext i11 %shl_ln818_29"   --->   Operation 2134 'zext' 'zext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2135 [1/1] (0.73ns)   --->   "%add_ln818_9 = add i12 %zext_ln818_145, i12 %zext_ln818_143"   --->   Operation 2135 'add' 'add_ln818_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln17_256 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_9, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2136 'partselect' 'trunc_ln17_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln17_262 = zext i6 %trunc_ln17_256" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2137 'zext' 'zext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2138 [1/1] (1.86ns)   --->   "%r_V_1962 = mul i17 %zext_ln1273_197, i17 130457"   --->   Operation 2138 'mul' 'r_V_1962' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1962, i32 6, i32 16"   --->   Operation 2139 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2140 [1/1] (1.70ns)   --->   "%r_V_1963 = mul i16 %zext_ln1273_198, i16 65269"   --->   Operation 2140 'mul' 'r_V_1963' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1963, i32 6, i32 15"   --->   Operation 2141 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln17_1558 = sext i10 %mult_V_326" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2142 'sext' 'sext_ln17_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2143 [1/1] (1.46ns)   --->   "%r_V_1964 = mul i15 %zext_ln1273_196, i15 32586"   --->   Operation 2143 'mul' 'r_V_1964' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1964, i32 6, i32 14"   --->   Operation 2144 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln17_1559 = sext i9 %mult_V_327" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2145 'sext' 'sext_ln17_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2146 [1/1] (1.55ns)   --->   "%mul_ln818_250 = mul i13 %zext_ln818_142, i13 67"   --->   Operation 2146 'mul' 'mul_ln818_250' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln17_257 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_250, i32 6, i32 12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2147 'partselect' 'trunc_ln17_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2148 [1/1] (1.46ns)   --->   "%r_V_1965 = mul i15 %zext_ln1273_196, i15 32627"   --->   Operation 2148 'mul' 'r_V_1965' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1965, i32 6, i32 14"   --->   Operation 2149 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln17_1560 = sext i9 %mult_V_328" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2150 'sext' 'sext_ln17_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2151 [1/1] (1.70ns)   --->   "%mul_ln818_251 = mul i15 %zext_ln1273_196, i15 483"   --->   Operation 2151 'mul' 'mul_ln818_251' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln17_258 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_251, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2152 'partselect' 'trunc_ln17_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln17_264 = zext i9 %trunc_ln17_258" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2153 'zext' 'zext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2154 [1/1] (1.86ns)   --->   "%mul_ln818_252 = mul i16 %zext_ln1273_198, i16 657"   --->   Operation 2154 'mul' 'mul_ln818_252' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.00ns)   --->   "%trunc_ln17_259 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_252, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2155 'partselect' 'trunc_ln17_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln1273_199 = zext i6 %trunc_ln2"   --->   Operation 2156 'zext' 'zext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln1273_200 = zext i6 %trunc_ln2"   --->   Operation 2157 'zext' 'zext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln1273_201 = zext i6 %trunc_ln2"   --->   Operation 2158 'zext' 'zext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln1273_202 = zext i6 %trunc_ln2"   --->   Operation 2159 'zext' 'zext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2160 [1/1] (1.86ns)   --->   "%r_V_1966 = mul i17 %zext_ln1273_202, i17 130493"   --->   Operation 2160 'mul' 'r_V_1966' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1966, i32 6, i32 16"   --->   Operation 2161 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln818_146 = zext i6 %trunc_ln2"   --->   Operation 2162 'zext' 'zext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2163 [1/1] (1.70ns)   --->   "%mul_ln818_253 = mul i15 %zext_ln1273_201, i15 471"   --->   Operation 2163 'mul' 'mul_ln818_253' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.00ns)   --->   "%trunc_ln17_260 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_253, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2164 'partselect' 'trunc_ln17_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln17_265 = zext i9 %trunc_ln17_260" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2165 'zext' 'zext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2166 [1/1] (1.70ns)   --->   "%mul_ln818_254 = mul i15 %zext_ln1273_201, i15 351"   --->   Operation 2166 'mul' 'mul_ln818_254' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln17_261 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_254, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2167 'partselect' 'trunc_ln17_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln17_266 = zext i9 %trunc_ln17_261" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2168 'zext' 'zext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2169 [1/1] (0.00ns)   --->   "%shl_ln1273_894 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %trunc_ln2, i9 0"   --->   Operation 2169 'bitconcatenate' 'shl_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln1273_203 = zext i15 %shl_ln1273_894"   --->   Operation 2170 'zext' 'zext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2171 [1/1] (0.00ns)   --->   "%shl_ln1273_895 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln2, i7 0"   --->   Operation 2171 'bitconcatenate' 'shl_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln1273_204 = zext i13 %shl_ln1273_895"   --->   Operation 2172 'zext' 'zext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2173 [1/1] (0.77ns)   --->   "%r_V_1967 = sub i16 %zext_ln1273_204, i16 %zext_ln1273_203"   --->   Operation 2173 'sub' 'r_V_1967' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1967, i32 6, i32 15"   --->   Operation 2174 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln17_1562 = sext i10 %mult_V_330" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2175 'sext' 'sext_ln17_1562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2176 [1/1] (1.55ns)   --->   "%r_V_1968 = mul i14 %zext_ln1273_199, i14 16296"   --->   Operation 2176 'mul' 'r_V_1968' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_1968, i32 6, i32 13"   --->   Operation 2177 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln17_1563 = sext i8 %mult_V_331" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2178 'sext' 'sext_ln17_1563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2179 [1/1] (1.27ns)   --->   "%r_V_1969 = mul i13 %zext_ln1273_200, i13 8145"   --->   Operation 2179 'mul' 'r_V_1969' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_1969, i32 6, i32 12"   --->   Operation 2180 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln17_1564 = sext i7 %mult_V_332" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2181 'sext' 'sext_ln17_1564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2182 [1/1] (1.46ns)   --->   "%r_V_1970 = mul i15 %zext_ln1273_201, i15 32556"   --->   Operation 2182 'mul' 'r_V_1970' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2183 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1970, i32 6, i32 14"   --->   Operation 2183 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln17_1565 = sext i9 %mult_V_333" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2184 'sext' 'sext_ln17_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2185 [1/1] (1.86ns)   --->   "%mul_ln818_255 = mul i16 %zext_ln818_146, i16 574"   --->   Operation 2185 'mul' 'mul_ln818_255' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln17_262 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_255, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2186 'partselect' 'trunc_ln17_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/1] (1.46ns)   --->   "%r_V_1971 = mul i15 %zext_ln1273_201, i15 32551"   --->   Operation 2187 'mul' 'r_V_1971' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1971, i32 6, i32 14"   --->   Operation 2188 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln17_1566 = sext i9 %mult_V_334" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2189 'sext' 'sext_ln17_1566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2190 [1/1] (1.46ns)   --->   "%r_V_1972 = mul i15 %zext_ln1273_201, i15 32635"   --->   Operation 2190 'mul' 'r_V_1972' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1972, i32 6, i32 14"   --->   Operation 2191 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln17_1567 = sext i9 %mult_V_335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2192 'sext' 'sext_ln17_1567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln818_147 = zext i6 %trunc_ln818_s"   --->   Operation 2193 'zext' 'zext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln818_148 = zext i6 %trunc_ln818_s"   --->   Operation 2194 'zext' 'zext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln818_149 = zext i6 %trunc_ln818_s"   --->   Operation 2195 'zext' 'zext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2196 [1/1] (1.46ns)   --->   "%mul_ln818_256 = mul i14 %zext_ln818_149, i14 200"   --->   Operation 2196 'mul' 'mul_ln818_256' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln17_263 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_256, i32 6, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2197 'partselect' 'trunc_ln17_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln17_267 = zext i8 %trunc_ln17_263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2198 'zext' 'zext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2199 [1/1] (1.70ns)   --->   "%mul_ln818_257 = mul i15 %zext_ln818_148, i15 490"   --->   Operation 2199 'mul' 'mul_ln818_257' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.00ns)   --->   "%trunc_ln17_264 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_257, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2200 'partselect' 'trunc_ln17_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln17_268 = zext i9 %trunc_ln17_264" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2201 'zext' 'zext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln1273_205 = zext i6 %trunc_ln818_s"   --->   Operation 2202 'zext' 'zext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2203 [1/1] (1.86ns)   --->   "%r_V_1973 = mul i17 %zext_ln1273_205, i17 130488"   --->   Operation 2203 'mul' 'r_V_1973' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1973, i32 6, i32 16"   --->   Operation 2204 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2205 [1/1] (1.86ns)   --->   "%r_V_1974 = mul i17 %zext_ln1273_205, i17 130360"   --->   Operation 2205 'mul' 'r_V_1974' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_1974, i32 6, i32 16"   --->   Operation 2206 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (1.70ns)   --->   "%mul_ln818_258 = mul i15 %zext_ln818_148, i15 376"   --->   Operation 2207 'mul' 'mul_ln818_258' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln17_265 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_258, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2208 'partselect' 'trunc_ln17_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln17_269 = zext i9 %trunc_ln17_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2209 'zext' 'zext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2210 [1/1] (1.70ns)   --->   "%r_V_1975 = mul i16 %zext_ln818_147, i16 65147"   --->   Operation 2210 'mul' 'r_V_1975' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1975, i32 6, i32 15"   --->   Operation 2211 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln17_1570 = sext i10 %mult_V_338" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2212 'sext' 'sext_ln17_1570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (1.86ns)   --->   "%mul_ln818_259 = mul i16 %zext_ln818_147, i16 548"   --->   Operation 2213 'mul' 'mul_ln818_259' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln17_266 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_259, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2214 'partselect' 'trunc_ln17_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2215 [1/1] (1.70ns)   --->   "%mul_ln818_260 = mul i15 %zext_ln818_148, i15 336"   --->   Operation 2215 'mul' 'mul_ln818_260' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln17_267 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_260, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2216 'partselect' 'trunc_ln17_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln17_271 = zext i9 %trunc_ln17_267" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2217 'zext' 'zext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (1.46ns)   --->   "%r_V_1976 = mul i15 %zext_ln818_148, i15 32599"   --->   Operation 2218 'mul' 'r_V_1976' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_1976, i32 6, i32 14"   --->   Operation 2219 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln17_1571 = sext i9 %mult_V_339" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2220 'sext' 'sext_ln17_1571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2221 [1/1] (1.70ns)   --->   "%r_V_1977 = mul i16 %zext_ln818_147, i16 65156"   --->   Operation 2221 'mul' 'r_V_1977' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_1977, i32 6, i32 15"   --->   Operation 2222 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln17_1572 = sext i10 %mult_V_340" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2223 'sext' 'sext_ln17_1572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.71ns)   --->   "%add_ln813 = add i10 %zext_ln17_4, i10 970"   --->   Operation 2224 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.71ns)   --->   "%add_ln813_2661 = add i10 %zext_ln17_38, i10 %zext_ln17_88"   --->   Operation 2225 'add' 'add_ln813_2661' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.71ns)   --->   "%add_ln813_2663 = add i10 %zext_ln17_67, i10 %zext_ln17_186"   --->   Operation 2226 'add' 'add_ln813_2663' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.71ns)   --->   "%add_ln813_2664 = add i10 %zext_ln17_175, i10 %zext_ln17_191"   --->   Operation 2227 'add' 'add_ln813_2664' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.70ns)   --->   "%add_ln813_2668 = add i9 %zext_ln17_113, i9 %zext_ln17_131"   --->   Operation 2228 'add' 'add_ln813_2668' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.70ns)   --->   "%add_ln813_2669 = add i9 %zext_ln17_126, i9 %zext_ln17_233"   --->   Operation 2229 'add' 'add_ln813_2669' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.70ns)   --->   "%add_ln813_2671 = add i9 %zext_ln17_209, i9 %zext_ln17_267"   --->   Operation 2230 'add' 'add_ln813_2671' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.70ns)   --->   "%add_ln813_2672 = add i8 %zext_ln17_180, i8 %zext_ln17_108"   --->   Operation 2231 'add' 'add_ln813_2672' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.72ns)   --->   "%add_ln813_2688 = add i11 %sext_ln17_1556, i11 %sext_ln17_1500"   --->   Operation 2232 'add' 'add_ln813_2688' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.72ns)   --->   "%add_ln813_2692 = add i11 %sext_ln17_1289, i11 %sext_ln17_1284"   --->   Operation 2233 'add' 'add_ln813_2692' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.72ns)   --->   "%add_ln813_2694 = add i11 %sext_ln17_1376, i11 %sext_ln17_1352"   --->   Operation 2234 'add' 'add_ln813_2694' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.72ns)   --->   "%add_ln813_2695 = add i11 %sext_ln17_1409, i11 %sext_ln17_1404"   --->   Operation 2235 'add' 'add_ln813_2695' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.72ns)   --->   "%add_ln813_2699 = add i11 %sext_ln17_1468, i11 %sext_ln17_1420"   --->   Operation 2236 'add' 'add_ln813_2699' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.72ns)   --->   "%add_ln813_2700 = add i12 %zext_ln17_169, i12 %sext_ln17_1254"   --->   Operation 2237 'add' 'add_ln813_2700' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.71ns)   --->   "%add_ln813_2702 = add i10 %sext_ln17_1414, i10 %sext_ln17_1358"   --->   Operation 2238 'add' 'add_ln813_2702' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.71ns)   --->   "%add_ln813_2703 = add i11 %sext_ln17_1511, i11 %zext_ln17_244"   --->   Operation 2239 'add' 'add_ln813_2703' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.70ns)   --->   "%add_ln813_2706 = add i9 %sext_ln17_1545, i9 %sext_ln17_1330"   --->   Operation 2240 'add' 'add_ln813_2706' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.70ns)   --->   "%add_ln813_2707 = add i8 %sext_ln17_1319, i8 %sext_ln17"   --->   Operation 2241 'add' 'add_ln813_2707' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.70ns)   --->   "%add_ln813_2709 = add i8 %sext_ln17_1301, i8 %sext_ln17_1235"   --->   Operation 2242 'add' 'add_ln813_2709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.70ns)   --->   "%add_ln813_2710 = add i5 %zext_ln17_83, i5 %zext_ln17_213"   --->   Operation 2243 'add' 'add_ln813_2710' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.71ns)   --->   "%add_ln813_2720 = add i10 %zext_ln17_39, i10 %zext_ln17_44"   --->   Operation 2244 'add' 'add_ln813_2720' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.71ns)   --->   "%add_ln813_2723 = add i10 %zext_ln17_51, i10 %zext_ln17_63"   --->   Operation 2245 'add' 'add_ln813_2723' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (0.71ns)   --->   "%add_ln813_2724 = add i10 %zext_ln17_68, i10 %zext_ln17_122"   --->   Operation 2246 'add' 'add_ln813_2724' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2247 [1/1] (0.71ns)   --->   "%add_ln813_2726 = add i10 %zext_ln17_170, i10 %zext_ln17_194"   --->   Operation 2247 'add' 'add_ln813_2726' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.71ns)   --->   "%add_ln813_2727 = add i10 %zext_ln17_204, i10 %zext_ln17_210"   --->   Operation 2248 'add' 'add_ln813_2727' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.71ns)   --->   "%add_ln813_2731 = add i10 %zext_ln17_214, i10 %zext_ln17_219"   --->   Operation 2249 'add' 'add_ln813_2731' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.71ns)   --->   "%add_ln813_2732 = add i10 %zext_ln17_230, i10 %zext_ln17_241"   --->   Operation 2250 'add' 'add_ln813_2732' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.71ns)   --->   "%add_ln813_2734 = add i10 %zext_ln17_265, i10 %zext_ln17_268"   --->   Operation 2251 'add' 'add_ln813_2734' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.70ns)   --->   "%add_ln813_2735 = add i9 %zext_ln17_11, i9 %zext_ln17_23"   --->   Operation 2252 'add' 'add_ln813_2735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.70ns)   --->   "%add_ln813_2738 = add i9 %zext_ln17_79, i9 %zext_ln17_261"   --->   Operation 2253 'add' 'add_ln813_2738' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.72ns)   --->   "%add_ln813_2742 = add i11 %zext_ln818_74, i11 %sext_ln17_1214"   --->   Operation 2254 'add' 'add_ln813_2742' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.72ns)   --->   "%add_ln813_2747 = add i11 %sext_ln17_1236, i11 %sext_ln17_1269"   --->   Operation 2255 'add' 'add_ln813_2747' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.72ns)   --->   "%add_ln813_2748 = add i11 %sext_ln17_1296, i11 %sext_ln17_1320"   --->   Operation 2256 'add' 'add_ln813_2748' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.72ns)   --->   "%add_ln813_2750 = add i11 %sext_ln17_1346, i11 %sext_ln17_1353"   --->   Operation 2257 'add' 'add_ln813_2750' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2258 [1/1] (0.72ns)   --->   "%add_ln813_2751 = add i11 %sext_ln17_1387, i11 %sext_ln17_1394"   --->   Operation 2258 'add' 'add_ln813_2751' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.72ns)   --->   "%add_ln813_2754 = add i11 %sext_ln17_1410, i11 %sext_ln17_1415"   --->   Operation 2259 'add' 'add_ln813_2754' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.72ns)   --->   "%add_ln813_2755 = add i11 %sext_ln17_1426, i11 %sext_ln17_1440"   --->   Operation 2260 'add' 'add_ln813_2755' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.72ns)   --->   "%add_ln813_2757 = add i11 %sext_ln17_1444, i11 %sext_ln17_1449"   --->   Operation 2261 'add' 'add_ln813_2757' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.72ns)   --->   "%add_ln813_2758 = add i11 %sext_ln17_1462, i11 %sext_ln17_1469"   --->   Operation 2262 'add' 'add_ln813_2758' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2263 [1/1] (0.72ns)   --->   "%add_ln813_2762 = add i11 %sext_ln17_1523, i11 %sext_ln17_1540"   --->   Operation 2263 'add' 'add_ln813_2762' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.71ns)   --->   "%add_ln813_2763 = add i10 %sext_ln17_1366, i10 %sext_ln17_1501"   --->   Operation 2264 'add' 'add_ln813_2763' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.71ns)   --->   "%add_ln813_2765 = add i10 %sext_ln17_1536, i10 %sext_ln17_1551"   --->   Operation 2265 'add' 'add_ln813_2765' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.57ns)   --->   "%add_ln813_2766 = add i4 %zext_ln17_76, i4 %zext_ln17_225"   --->   Operation 2266 'add' 'add_ln813_2766' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.70ns)   --->   "%add_ln813_2769 = add i9 %sext_ln17_1242, i9 %sext_ln17_1302"   --->   Operation 2267 'add' 'add_ln813_2769' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.70ns)   --->   "%add_ln813_2770 = add i9 %sext_ln17_1336, i9 %sext_ln17_1371"   --->   Operation 2268 'add' 'add_ln813_2770' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.70ns)   --->   "%add_ln813_2773 = add i8 %sext_ln17_1517, i8 %sext_ln17_1255"   --->   Operation 2269 'add' 'add_ln813_2773' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.71ns)   --->   "%add_ln813_2780 = add i9 %trunc_ln17_6, i9 21"   --->   Operation 2270 'add' 'add_ln813_2780' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.71ns)   --->   "%add_ln813_2788 = add i10 %zext_ln17_33, i10 %zext_ln17_80"   --->   Operation 2271 'add' 'add_ln813_2788' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.71ns)   --->   "%add_ln813_2789 = add i10 %zext_ln17_102, i10 %zext_ln17_114"   --->   Operation 2272 'add' 'add_ln813_2789' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.71ns)   --->   "%add_ln813_2791 = add i10 %zext_ln17_137, i10 %zext_ln17_146"   --->   Operation 2273 'add' 'add_ln813_2791' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.71ns)   --->   "%add_ln813_2792 = add i10 %zext_ln17_160, i10 %zext_ln17_195"   --->   Operation 2274 'add' 'add_ln813_2792' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.71ns)   --->   "%add_ln813_2796 = add i10 %zext_ln17_215, i10 %zext_ln17_221"   --->   Operation 2275 'add' 'add_ln813_2796' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.71ns)   --->   "%add_ln813_2797 = add i10 %zext_ln17_259, i10 %zext_ln17_266"   --->   Operation 2276 'add' 'add_ln813_2797' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.70ns)   --->   "%add_ln813_2799 = add i9 %zext_ln17_24, i9 %zext_ln17_71"   --->   Operation 2277 'add' 'add_ln813_2799' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.70ns)   --->   "%add_ln813_2800 = add i8 %zext_ln17_47, i8 %zext_ln17_84"   --->   Operation 2278 'add' 'add_ln813_2800' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.70ns)   --->   "%add_ln813_2803 = add i7 %trunc_ln17_236, i7 %zext_ln17_262"   --->   Operation 2279 'add' 'add_ln813_2803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.72ns)   --->   "%add_ln813_2813 = add i11 %sext_ln17_1229, i11 %sext_ln17_1256"   --->   Operation 2280 'add' 'add_ln813_2813' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.72ns)   --->   "%add_ln813_2815 = add i11 %sext_ln17_1273, i11 %sext_ln17_1278"   --->   Operation 2281 'add' 'add_ln813_2815' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (0.72ns)   --->   "%add_ln813_2816 = add i11 %sext_ln17_1290, i11 %sext_ln17_1341"   --->   Operation 2282 'add' 'add_ln813_2816' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2283 [1/1] (0.72ns)   --->   "%add_ln813_2819 = add i11 %sext_ln17_1361, i11 %sext_ln17_1372"   --->   Operation 2283 'add' 'add_ln813_2819' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.72ns)   --->   "%add_ln813_2820 = add i11 %sext_ln17_1382, i11 %sext_ln17_1398"   --->   Operation 2284 'add' 'add_ln813_2820' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2285 [1/1] (0.72ns)   --->   "%add_ln813_2822 = add i11 %sext_ln17_1445, i11 %sext_ln17_1492"   --->   Operation 2285 'add' 'add_ln813_2822' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2286 [1/1] (0.72ns)   --->   "%add_ln813_2823 = add i11 %sext_ln17_1541, i11 %sext_ln17_1546"   --->   Operation 2286 'add' 'add_ln813_2823' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.71ns)   --->   "%add_ln813_2828 = add i10 %sext_ln17_1297, i10 %sext_ln17_1303"   --->   Operation 2287 'add' 'add_ln813_2828' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.71ns)   --->   "%add_ln813_2830 = add i10 %sext_ln17_1308, i10 %sext_ln17_1354"   --->   Operation 2288 'add' 'add_ln813_2830' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.71ns)   --->   "%add_ln813_2831 = add i10 %sext_ln17_1481, i10 %sext_ln17_1518"   --->   Operation 2289 'add' 'add_ln813_2831' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.71ns)   --->   "%add_ln813_2834 = add i10 %sext_ln17_1524, i10 %sext_ln17_1450"   --->   Operation 2290 'add' 'add_ln813_2834' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.70ns)   --->   "%add_ln813_2835 = add i9 %sext_ln17_1470, i9 %sext_ln17_1237"   --->   Operation 2291 'add' 'add_ln813_2835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2292 [1/1] (0.70ns)   --->   "%add_ln813_2838 = add i6 %sext_ln17_1313, i6 %sext_ln17_1427"   --->   Operation 2292 'add' 'add_ln813_2838' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.70ns)   --->   "%add_ln813_2844 = add i6 %trunc_ln17_7, i6 41"   --->   Operation 2293 'add' 'add_ln813_2844' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i6 %add_ln813_2844"   --->   Operation 2294 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2295 [1/1] (0.70ns)   --->   "%add_ln813_2845 = add i7 %sext_ln813_18, i7 %zext_ln17_7"   --->   Operation 2295 'add' 'add_ln813_2845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.71ns)   --->   "%add_ln813_2846 = add i10 %zext_ln17_15, i10 %zext_ln17_20"   --->   Operation 2296 'add' 'add_ln813_2846' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2297 [1/1] (0.71ns)   --->   "%add_ln813_2848 = add i10 %zext_ln17_34, i10 %zext_ln17_48"   --->   Operation 2297 'add' 'add_ln813_2848' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.71ns)   --->   "%add_ln813_2849 = add i10 %zext_ln17_59, i10 %zext_ln17_64"   --->   Operation 2298 'add' 'add_ln813_2849' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.71ns)   --->   "%add_ln813_2852 = add i10 %zext_ln17_85, i10 %zext_ln17_94"   --->   Operation 2299 'add' 'add_ln813_2852' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.71ns)   --->   "%add_ln813_2853 = add i10 %zext_ln17_97, i10 %zext_ln17_128"   --->   Operation 2300 'add' 'add_ln813_2853' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2301 [1/1] (0.71ns)   --->   "%add_ln813_2855 = add i10 %zext_ln17_147, i10 %zext_ln17_151"   --->   Operation 2301 'add' 'add_ln813_2855' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.71ns)   --->   "%add_ln813_2856 = add i10 %zext_ln17_164, i10 %zext_ln17_171"   --->   Operation 2302 'add' 'add_ln813_2856' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2303 [1/1] (0.71ns)   --->   "%add_ln813_2860 = add i10 %zext_ln17_176, i10 %zext_ln17_187"   --->   Operation 2303 'add' 'add_ln813_2860' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.71ns)   --->   "%add_ln813_2861 = add i10 %zext_ln17_206, i10 %zext_ln17_222"   --->   Operation 2304 'add' 'add_ln813_2861' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.71ns)   --->   "%add_ln813_2863 = add i10 %zext_ln17_234, i10 %zext_ln17_243"   --->   Operation 2305 'add' 'add_ln813_2863' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.71ns)   --->   "%add_ln813_2864 = add i10 %zext_ln17_245, i10 %zext_ln17_255"   --->   Operation 2306 'add' 'add_ln813_2864' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.71ns)   --->   "%add_ln813_2867 = add i9 %trunc_ln17_252, i9 %zext_ln17_55"   --->   Operation 2307 'add' 'add_ln813_2867' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.70ns)   --->   "%add_ln813_2868 = add i9 %zext_ln17_115, i9 %zext_ln17_181"   --->   Operation 2308 'add' 'add_ln813_2868' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.70ns)   --->   "%add_ln813_2870 = add i8 %zext_ln17_103, i8 %zext_ln17_157"   --->   Operation 2309 'add' 'add_ln813_2870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.72ns)   --->   "%add_ln813_2883 = add i11 %zext_ln818_37, i11 %sext_ln17_1261"   --->   Operation 2310 'add' 'add_ln813_2883' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.72ns)   --->   "%add_ln813_2884 = add i11 %sext_ln17_1274, i11 %sext_ln17_1321"   --->   Operation 2311 'add' 'add_ln813_2884' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.72ns)   --->   "%add_ln813_2886 = add i11 %sext_ln17_1362, i11 %sext_ln17_1482"   --->   Operation 2312 'add' 'add_ln813_2886' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.72ns)   --->   "%add_ln813_2887 = add i11 %sext_ln17_1493, i11 %sext_ln17_1507"   --->   Operation 2313 'add' 'add_ln813_2887' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.72ns)   --->   "%add_ln813_2891 = add i11 %sext_ln17_1525, i11 %sext_ln17_1542"   --->   Operation 2314 'add' 'add_ln813_2891' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.72ns)   --->   "%add_ln813_2892 = add i12 %sext_ln17_1562, i12 %zext_ln17_12"   --->   Operation 2315 'add' 'add_ln813_2892' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.71ns)   --->   "%add_ln813_2894 = add i10 %sext_ln17_1215, i10 %sext_ln17_1314"   --->   Operation 2316 'add' 'add_ln813_2894' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2317 [1/1] (0.71ns)   --->   "%add_ln813_2895 = add i10 %sext_ln17_1395, i10 %sext_ln17_1457"   --->   Operation 2317 'add' 'add_ln813_2895' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.71ns)   --->   "%add_ln813_2898 = add i10 %sext_ln17_1463, i10 %sext_ln17_1331"   --->   Operation 2318 'add' 'add_ln813_2898' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2319 [1/1] (0.70ns)   --->   "%add_ln813_2901 = add i8 %sext_ln17_1291, i8 %sext_ln17_1324"   --->   Operation 2319 'add' 'add_ln813_2901' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.70ns)   --->   "%add_ln813_2902 = add i9 %sext_ln17_1422, i9 %zext_ln17_123"   --->   Operation 2320 'add' 'add_ln813_2902' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.71ns)   --->   "%add_ln813_2908 = add i10 %zext_ln17_5, i10 992"   --->   Operation 2321 'add' 'add_ln813_2908' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (0.71ns)   --->   "%add_ln813_2917 = add i10 %zext_ln17_21, i10 %zext_ln17_81"   --->   Operation 2322 'add' 'add_ln813_2917' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2323 [1/1] (0.71ns)   --->   "%add_ln813_2919 = add i10 %zext_ln17_129, i10 %zext_ln17_138"   --->   Operation 2323 'add' 'add_ln813_2919' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.71ns)   --->   "%add_ln813_2920 = add i10 %zext_ln17_196, i10 %zext_ln17_200"   --->   Operation 2324 'add' 'add_ln813_2920' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2325 [1/1] (0.71ns)   --->   "%add_ln813_2924 = add i10 %zext_ln17_216, i10 %zext_ln17_235"   --->   Operation 2325 'add' 'add_ln813_2924' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2326 [1/1] (0.71ns)   --->   "%add_ln813_2925 = add i10 %zext_ln17_238, i10 %zext_ln17_269"   --->   Operation 2326 'add' 'add_ln813_2925' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2327 [1/1] (0.70ns)   --->   "%add_ln813_2927 = add i9 %zext_ln17_177, i9 %zext_ln17_188"   --->   Operation 2327 'add' 'add_ln813_2927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.70ns)   --->   "%add_ln813_2928 = add i9 %zext_ln17_246, i9 %zext_ln17_161"   --->   Operation 2328 'add' 'add_ln813_2928' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.70ns)   --->   "%add_ln813_2931 = add i8 %zext_ln17_165, i8 %zext_ln17_172"   --->   Operation 2329 'add' 'add_ln813_2931' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.70ns)   --->   "%add_ln813_2932 = add i7 %trunc_ln17_223, i7 %zext_ln17_35"   --->   Operation 2330 'add' 'add_ln813_2932' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.72ns)   --->   "%add_ln813_2944 = add i11 %sext_ln17_1238, i11 %sext_ln17_1248"   --->   Operation 2331 'add' 'add_ln813_2944' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.72ns)   --->   "%add_ln813_2947 = add i11 %sext_ln17_1262, i11 %sext_ln17_1279"   --->   Operation 2332 'add' 'add_ln813_2947' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.72ns)   --->   "%add_ln813_2948 = add i11 %sext_ln17_1298, i11 %sext_ln17_1315"   --->   Operation 2333 'add' 'add_ln813_2948' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.72ns)   --->   "%add_ln813_2950 = add i11 %sext_ln17_1325, i11 %sext_ln17_1348"   --->   Operation 2334 'add' 'add_ln813_2950' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2335 [1/1] (0.72ns)   --->   "%add_ln813_2951 = add i11 %sext_ln17_1406, i11 %sext_ln17_1442"   --->   Operation 2335 'add' 'add_ln813_2951' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.72ns)   --->   "%add_ln813_2955 = add i11 %sext_ln17_1452, i11 %sext_ln17_1477"   --->   Operation 2336 'add' 'add_ln813_2955' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2337 [1/1] (0.72ns)   --->   "%add_ln813_2956 = add i11 %sext_ln17_1483, i11 %sext_ln17_1502"   --->   Operation 2337 'add' 'add_ln813_2956' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.72ns)   --->   "%add_ln813_2958 = add i11 %sext_ln17_1530, i11 %sext_ln17_1558"   --->   Operation 2338 'add' 'add_ln813_2958' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.72ns)   --->   "%add_ln813_2959 = add i11 %zext_ln17_98, i11 %zext_ln17_132"   --->   Operation 2339 'add' 'add_ln813_2959' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.71ns)   --->   "%add_ln813_2962 = add i10 %sext_ln17_1400, i10 %sext_ln17_1416"   --->   Operation 2340 'add' 'add_ln813_2962' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2341 [1/1] (0.71ns)   --->   "%add_ln813_2963 = add i10 %sext_ln17_1494, i10 %sext_ln17_1508"   --->   Operation 2341 'add' 'add_ln813_2963' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (0.70ns)   --->   "%add_ln813_2965 = add i9 %sext_ln17_1309, i9 %sext_ln17_1563"   --->   Operation 2342 'add' 'add_ln813_2965' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2343 [1/1] (0.70ns)   --->   "%add_ln813_2966 = add i8 %sext_ln17_1378, i8 %sext_ln17_1547"   --->   Operation 2343 'add' 'add_ln813_2966' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.71ns)   --->   "%add_ln813_2972 = add i10 %zext_ln17_1, i10 930"   --->   Operation 2344 'add' 'add_ln813_2972' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.71ns)   --->   "%add_ln813_2980 = add i10 %zext_ln17_16, i10 %zext_ln17_60"   --->   Operation 2345 'add' 'add_ln813_2980' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2346 [1/1] (0.71ns)   --->   "%add_ln813_2981 = add i10 %zext_ln17_91, i10 %zext_ln17_95"   --->   Operation 2346 'add' 'add_ln813_2981' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2347 [1/1] (0.71ns)   --->   "%add_ln813_2983 = add i10 %zext_ln17_124, i10 %zext_ln17_189"   --->   Operation 2347 'add' 'add_ln813_2983' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.71ns)   --->   "%add_ln813_2984 = add i10 %zext_ln17_203, i10 %zext_ln17_207"   --->   Operation 2348 'add' 'add_ln813_2984' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.70ns)   --->   "%add_ln813_2989 = add i9 %zext_ln17_166, i9 %zext_ln17_182"   --->   Operation 2349 'add' 'add_ln813_2989' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.70ns)   --->   "%add_ln813_2991 = add i9 %zext_ln17_227, i9 %zext_ln17_239"   --->   Operation 2350 'add' 'add_ln813_2991' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.70ns)   --->   "%add_ln813_2992 = add i9 %zext_ln17_250, i9 %zext_ln17_82"   --->   Operation 2351 'add' 'add_ln813_2992' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.70ns)   --->   "%add_ln813_2995 = add i7 %zext_ln17_40, i7 %zext_ln17_56"   --->   Operation 2352 'add' 'add_ln813_2995' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.72ns)   --->   "%add_ln813_3008 = add i11 %sext_ln17_1249, i11 %sext_ln17_1280"   --->   Operation 2353 'add' 'add_ln813_3008' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.72ns)   --->   "%add_ln813_3011 = add i11 %sext_ln17_1285, i11 %sext_ln17_1326"   --->   Operation 2354 'add' 'add_ln813_3011' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2355 [1/1] (0.72ns)   --->   "%add_ln813_3012 = add i11 %sext_ln17_1396, i11 %sext_ln17_1407"   --->   Operation 2355 'add' 'add_ln813_3012' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.72ns)   --->   "%add_ln813_3014 = add i11 %sext_ln17_1464, i11 %sext_ln17_1503"   --->   Operation 2356 'add' 'add_ln813_3014' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.72ns)   --->   "%add_ln813_3015 = add i11 %sext_ln17_1513, i11 %sext_ln17_1519"   --->   Operation 2357 'add' 'add_ln813_3015' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.72ns)   --->   "%add_ln813_3019 = add i11 %sext_ln17_1531, i11 %sext_ln17_1570"   --->   Operation 2358 'add' 'add_ln813_3019' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2359 [1/1] (0.72ns)   --->   "%add_ln813_3020 = add i12 %zext_ln17_133, i12 %sext_ln17_1243"   --->   Operation 2359 'add' 'add_ln813_3020' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2360 [1/1] (0.71ns)   --->   "%add_ln813_3022 = add i10 %sext_ln17_1356, i10 %sext_ln17_1559"   --->   Operation 2360 'add' 'add_ln813_3022' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.70ns)   --->   "%add_ln813_3023 = add i9 %sext_ln17_1292, i9 %sext_ln17_1364"   --->   Operation 2361 'add' 'add_ln813_3023' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (0.70ns)   --->   "%add_ln813_3026 = add i9 %sext_ln17_1453, i9 %sext_ln17_1458"   --->   Operation 2362 'add' 'add_ln813_3026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2363 [1/1] (0.70ns)   --->   "%add_ln813_3027 = add i9 %sext_ln17_1488, i9 %sext_ln17_1495"   --->   Operation 2363 'add' 'add_ln813_3027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.70ns)   --->   "%add_ln813_3029 = add i8 %sext_ln17_1263, i8 %sext_ln17_1383"   --->   Operation 2364 'add' 'add_ln813_3029' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.70ns)   --->   "%add_ln813_3030 = add i8 %sext_ln17_1484, i8 %sext_ln17_1564"   --->   Operation 2365 'add' 'add_ln813_3030' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.71ns)   --->   "%add_ln813_3036 = add i9 %trunc_ln17_9, i9 74"   --->   Operation 2366 'add' 'add_ln813_3036' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.71ns)   --->   "%add_ln813_3047 = add i10 %zext_ln17_104, i10 %zext_ln17_183"   --->   Operation 2367 'add' 'add_ln813_3047' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2368 [1/1] (0.71ns)   --->   "%add_ln813_3048 = add i10 %zext_ln17_251, i10 %zext_ln17_257"   --->   Operation 2368 'add' 'add_ln813_3048' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.70ns)   --->   "%add_ln813_3052 = add i9 %zext_ln17_61, i9 %zext_ln17_117"   --->   Operation 2369 'add' 'add_ln813_3052' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.70ns)   --->   "%add_ln813_3053 = add i9 %zext_ln17_130, i9 %zext_ln17_139"   --->   Operation 2370 'add' 'add_ln813_3053' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.70ns)   --->   "%add_ln813_3056 = add i7 %zext_ln17_22, i7 %zext_ln17_73"   --->   Operation 2371 'add' 'add_ln813_3056' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (0.72ns)   --->   "%add_ln813_3063 = add i11 %sext_ln17_1239, i11 %sext_ln17_1271"   --->   Operation 2372 'add' 'add_ln813_3063' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2373 [1/1] (0.72ns)   --->   "%add_ln813_3068 = add i11 %sext_ln17_1286, i11 %sext_ln17_1299"   --->   Operation 2373 'add' 'add_ln813_3068' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.72ns)   --->   "%add_ln813_3069 = add i11 %sext_ln17_1310, i11 %sext_ln17_1317"   --->   Operation 2374 'add' 'add_ln813_3069' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.72ns)   --->   "%add_ln813_3071 = add i11 %sext_ln17_1338, i11 %sext_ln17_1349"   --->   Operation 2375 'add' 'add_ln813_3071' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.72ns)   --->   "%add_ln813_3072 = add i11 %sext_ln17_1379, i11 %sext_ln17_1417"   --->   Operation 2376 'add' 'add_ln813_3072' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.72ns)   --->   "%add_ln813_3075 = add i11 %sext_ln17_1423, i11 %sext_ln17_1433"   --->   Operation 2377 'add' 'add_ln813_3075' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.72ns)   --->   "%add_ln813_3076 = add i11 %sext_ln17_1478, i11 %sext_ln17_1485"   --->   Operation 2378 'add' 'add_ln813_3076' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.72ns)   --->   "%add_ln813_3078 = add i11 %sext_ln17_1514, i11 %sext_ln17_1553"   --->   Operation 2379 'add' 'add_ln813_3078' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.71ns)   --->   "%add_ln813_3083 = add i10 %sext_ln17_1250, i10 %sext_ln17_1264"   --->   Operation 2380 'add' 'add_ln813_3083' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.71ns)   --->   "%add_ln813_3084 = add i10 %sext_ln17_1281, i10 %sext_ln17_1293"   --->   Operation 2381 'add' 'add_ln813_3084' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (0.71ns)   --->   "%add_ln813_3086 = add i10 %sext_ln17_1327, i10 %sext_ln17_1408"   --->   Operation 2382 'add' 'add_ln813_3086' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2383 [1/1] (0.71ns)   --->   "%add_ln813_3087 = add i10 %sext_ln17_1459, i10 %sext_ln17_1489"   --->   Operation 2383 'add' 'add_ln813_3087' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.71ns)   --->   "%add_ln813_3090 = add i10 %sext_ln17_1504, i10 %sext_ln17_1520"   --->   Operation 2384 'add' 'add_ln813_3090' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2385 [1/1] (0.71ns)   --->   "%add_ln813_3091 = add i10 %sext_ln17_1532, i10 %sext_ln17_1538"   --->   Operation 2385 'add' 'add_ln813_3091' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.71ns)   --->   "%add_ln813_3093 = add i10 %sext_ln17_1565, i10 %sext_ln17_1332"   --->   Operation 2386 'add' 'add_ln813_3093' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2387 [1/1] (0.70ns)   --->   "%add_ln813_3094 = add i9 %sext_ln17_1472, i9 %sext_ln17_1509"   --->   Operation 2387 'add' 'add_ln813_3094' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.71ns)   --->   "%add_ln813_3108 = add i10 %zext_ln17_45, i10 %zext_ln17_66"   --->   Operation 2388 'add' 'add_ln813_3108' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.71ns)   --->   "%add_ln813_3109 = add i10 %zext_ln17_111, i10 %zext_ln17_173"   --->   Operation 2389 'add' 'add_ln813_3109' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.71ns)   --->   "%add_ln813_3111 = add i10 %zext_ln17_184, i10 %zext_ln17_193"   --->   Operation 2390 'add' 'add_ln813_3111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.71ns)   --->   "%add_ln813_3112 = add i10 %zext_ln17_228, i10 %zext_ln17_232"   --->   Operation 2391 'add' 'add_ln813_3112' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.71ns)   --->   "%add_ln813_3116 = add i10 %zext_ln17_236, i10 %zext_ln17_247"   --->   Operation 2392 'add' 'add_ln813_3116' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.71ns)   --->   "%add_ln813_3117 = add i10 %zext_ln17_271, i10 %zext_ln17_50"   --->   Operation 2393 'add' 'add_ln813_3117' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.70ns)   --->   "%add_ln813_3119 = add i9 %zext_ln17_69, i9 %zext_ln17_100"   --->   Operation 2394 'add' 'add_ln813_3119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.70ns)   --->   "%add_ln813_3120 = add i9 %zext_ln17_105, i9 %zext_ln17_148"   --->   Operation 2395 'add' 'add_ln813_3120' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2396 [1/1] (0.70ns)   --->   "%add_ln813_3123 = add i8 %zext_ln17_140, i8 %zext_ln17_87"   --->   Operation 2396 'add' 'add_ln813_3123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.72ns)   --->   "%add_ln813_3139 = add i11 %sext_ln17_1220, i11 %sext_ln17_1227"   --->   Operation 2397 'add' 'add_ln813_3139' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.72ns)   --->   "%add_ln813_3140 = add i11 %sext_ln17_1294, i11 %sext_ln17_1300"   --->   Operation 2398 'add' 'add_ln813_3140' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.72ns)   --->   "%add_ln813_3142 = add i11 %sext_ln17_1333, i11 %sext_ln17_1350"   --->   Operation 2399 'add' 'add_ln813_3142' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.72ns)   --->   "%add_ln813_3143 = add i11 %sext_ln17_1384, i11 %sext_ln17_1402"   --->   Operation 2400 'add' 'add_ln813_3143' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.72ns)   --->   "%add_ln813_3147 = add i11 %sext_ln17_1428, i11 %sext_ln17_1479"   --->   Operation 2401 'add' 'add_ln813_3147' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.72ns)   --->   "%add_ln813_3148 = add i11 %sext_ln17_1526, i11 %sext_ln17_1533"   --->   Operation 2402 'add' 'add_ln813_3148' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2403 [1/1] (0.72ns)   --->   "%add_ln813_3150 = add i12 %sext_ln17_1548, i12 %zext_ln17_26"   --->   Operation 2403 'add' 'add_ln813_3150' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.72ns)   --->   "%add_ln813_3151 = add i12 %zext_ln17_220, i12 %sext_ln17_1232"   --->   Operation 2404 'add' 'add_ln813_3151' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2405 [1/1] (0.71ns)   --->   "%add_ln813_3154 = add i10 %sext_ln17_1343, i10 %sext_ln17_1439"   --->   Operation 2405 'add' 'add_ln813_3154' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.71ns)   --->   "%add_ln813_3155 = add i10 %sext_ln17_1446, i10 %sext_ln17_1473"   --->   Operation 2406 'add' 'add_ln813_3155' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2407 [1/1] (0.71ns)   --->   "%add_ln813_3157 = add i10 %sext_ln17_1554, i10 %sext_ln17_1560"   --->   Operation 2407 'add' 'add_ln813_3157' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.70ns)   --->   "%add_ln813_3158 = add i8 %sext_ln17_1265, i8 %sext_ln17_1258"   --->   Operation 2408 'add' 'add_ln813_3158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.71ns)   --->   "%add_ln813_3164 = add i9 %trunc_ln17_4, i9 99"   --->   Operation 2409 'add' 'add_ln813_3164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.71ns)   --->   "%add_ln813_3174 = add i10 %zext_ln17_57, i10 %zext_ln17_106"   --->   Operation 2410 'add' 'add_ln813_3174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.71ns)   --->   "%add_ln813_3176 = add i10 %zext_ln17_145, i10 %zext_ln17_149"   --->   Operation 2411 'add' 'add_ln813_3176' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.71ns)   --->   "%add_ln813_3177 = add i10 %zext_ln17_154, i10 %zext_ln17_197"   --->   Operation 2412 'add' 'add_ln813_3177' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.71ns)   --->   "%add_ln813_3181 = add i10 %zext_ln17_208, i10 %zext_ln17_248"   --->   Operation 2413 'add' 'add_ln813_3181' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.71ns)   --->   "%add_ln813_3182 = add i10 %zext_ln17_264, i10 %zext_ln17_112"   --->   Operation 2414 'add' 'add_ln813_3182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2415 [1/1] (0.70ns)   --->   "%add_ln813_3184 = add i9 %zext_ln17_121, i9 %zext_ln17_174"   --->   Operation 2415 'add' 'add_ln813_3184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2416 [1/1] (0.72ns)   --->   "%add_ln813_3200 = add i11 %sext_ln17_1282, i11 %sext_ln17_1318"   --->   Operation 2416 'add' 'add_ln813_3200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.72ns)   --->   "%add_ln813_3203 = add i11 %sext_ln17_1322, i11 %sext_ln17_1329"   --->   Operation 2417 'add' 'add_ln813_3203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.72ns)   --->   "%add_ln813_3204 = add i11 %sext_ln17_1334, i11 %sext_ln17_1339"   --->   Operation 2418 'add' 'add_ln813_3204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.72ns)   --->   "%add_ln813_3206 = add i11 %sext_ln17_1418, i11 %sext_ln17_1466"   --->   Operation 2419 'add' 'add_ln813_3206' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.72ns)   --->   "%add_ln813_3207 = add i11 %sext_ln17_1527, i11 %sext_ln17_1233"   --->   Operation 2420 'add' 'add_ln813_3207' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.71ns)   --->   "%add_ln813_3211 = add i10 %sext_ln17_1252, i10 %sext_ln17_1311"   --->   Operation 2421 'add' 'add_ln813_3211' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.71ns)   --->   "%add_ln813_3212 = add i10 %sext_ln17_1351, i10 %sext_ln17_1447"   --->   Operation 2422 'add' 'add_ln813_3212' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.71ns)   --->   "%add_ln813_3214 = add i10 %sext_ln17_1474, i10 %sext_ln17_1491"   --->   Operation 2423 'add' 'add_ln813_3214' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.71ns)   --->   "%add_ln813_3215 = add i10 %sext_ln17_1498, i10 %sext_ln17_1566"   --->   Operation 2424 'add' 'add_ln813_3215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.71ns)   --->   "%add_ln813_3218 = add i10 %sext_ln17_1571, i10 %sext_ln17_1259"   --->   Operation 2425 'add' 'add_ln813_3218' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.70ns)   --->   "%add_ln813_3219 = add i9 %sext_ln17_1369, i9 %sext_ln17_1443"   --->   Operation 2426 'add' 'add_ln813_3219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2427 [1/1] (0.70ns)   --->   "%add_ln813_3222 = add i7 %sext_ln17_1287, i7 %sext_ln17_1393"   --->   Operation 2427 'add' 'add_ln813_3222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.71ns)   --->   "%add_ln813_3238 = add i10 %zext_ln17_135, i10 %zext_ln17_150"   --->   Operation 2428 'add' 'add_ln813_3238' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.71ns)   --->   "%add_ln813_3239 = add i10 %zext_ln17_163, i10 %zext_ln17_179"   --->   Operation 2429 'add' 'add_ln813_3239' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.71ns)   --->   "%add_ln813_3243 = add i10 %zext_ln17_185, i10 %zext_ln17_212"   --->   Operation 2430 'add' 'add_ln813_3243' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.71ns)   --->   "%add_ln813_3244 = add i10 %zext_ln17_217, i10 %zext_ln17_229"   --->   Operation 2431 'add' 'add_ln813_3244' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.71ns)   --->   "%add_ln813_3246 = add i10 %zext_ln17_237, i10 %zext_ln17_260"   --->   Operation 2432 'add' 'add_ln813_3246' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.72ns)   --->   "%add_ln813_3262 = add i11 %sext_ln17_1234, i11 %sext_ln17_1241"   --->   Operation 2433 'add' 'add_ln813_3262' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.72ns)   --->   "%add_ln813_3263 = add i11 %sext_ln17_1267, i11 %sext_ln17_1283"   --->   Operation 2434 'add' 'add_ln813_3263' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.72ns)   --->   "%add_ln813_3266 = add i11 %sext_ln17_1340, i11 %sext_ln17_1381"   --->   Operation 2435 'add' 'add_ln813_3266' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.72ns)   --->   "%add_ln813_3267 = add i11 %sext_ln17_1386, i11 %sext_ln17_1397"   --->   Operation 2436 'add' 'add_ln813_3267' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.72ns)   --->   "%add_ln813_3269 = add i11 %sext_ln17_1403, i11 %sext_ln17_1516"   --->   Operation 2437 'add' 'add_ln813_3269' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.72ns)   --->   "%add_ln813_3270 = add i11 %sext_ln17_1572, i11 %sext_ln17_1295"   --->   Operation 2438 'add' 'add_ln813_3270' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.71ns)   --->   "%add_ln813_3274 = add i10 %sext_ln17_1312, i10 %sext_ln17_1419"   --->   Operation 2439 'add' 'add_ln813_3274' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.71ns)   --->   "%add_ln813_3275 = add i10 %sext_ln17_1429, i10 %sext_ln17_1434"   --->   Operation 2440 'add' 'add_ln813_3275' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.71ns)   --->   "%add_ln813_3277 = add i10 %sext_ln17_1455, i10 %sext_ln17_1467"   --->   Operation 2441 'add' 'add_ln813_3277' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.71ns)   --->   "%add_ln813_3278 = add i10 %sext_ln17_1480, i10 %sext_ln17_1567"   --->   Operation 2442 'add' 'add_ln813_3278' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2443 [1/1] (0.70ns)   --->   "%add_ln813_3281 = add i9 %sext_ln17_1246, i9 %sext_ln17_1253"   --->   Operation 2443 'add' 'add_ln813_3281' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.70ns)   --->   "%add_ln813_3282 = add i9 %sext_ln17_1499, i9 81"   --->   Operation 2444 'add' 'add_ln813_3282' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.70ns)   --->   "%add_ln813_3284 = add i8 %sext_ln17_1272, i8 %sext_ln17_1288"   --->   Operation 2445 'add' 'add_ln813_3284' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln813_3285 = add i7 %sext_ln17_1461, i7 %select_ln17"   --->   Operation 2446 'add' 'add_ln813_3285' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln813_1477 = sext i7 %add_ln813_3285"   --->   Operation 2447 'sext' 'sext_ln813_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2448 [1/1] (0.70ns)   --->   "%add_ln813_3286 = add i8 %sext_ln813_1477, i8 %sext_ln17_1475"   --->   Operation 2448 'add' 'add_ln813_3286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2449 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln17_1216 = sext i10 %mult_V_342" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2450 'sext' 'sext_ln17_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i9 %trunc_ln17_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2451 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i10 %trunc_ln17_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2452 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln17_1217 = sext i10 %mult_V_343" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2453 'sext' 'sext_ln17_1217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln17_1218 = sext i11 %mult_V_344" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2454 'sext' 'sext_ln17_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns)   --->   "%sext_ln17_1219 = sext i11 %mult_V_345" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2455 'sext' 'sext_ln17_1219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i9 %trunc_ln17_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2456 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln17_1221 = sext i11 %mult_V_347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2457 'sext' 'sext_ln17_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln17_1222 = sext i10 %mult_V_348" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2458 'sext' 'sext_ln17_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln17_1223 = sext i7 %mult_V_349" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2459 'sext' 'sext_ln17_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln17_1224 = sext i10 %mult_V_350" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2460 'sext' 'sext_ln17_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %trunc_ln17_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2461 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln17_1225 = sext i10 %mult_V_351" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2462 'sext' 'sext_ln17_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln17_1226 = sext i10 %mult_V_352" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2463 'sext' 'sext_ln17_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i10 %trunc_ln17_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2464 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i9 %trunc_ln17_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2465 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln17_1228 = sext i11 %mult_V_354" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2466 'sext' 'sext_ln17_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i9 %trunc_ln17_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2467 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i9 %trunc_ln17_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2468 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln17_1231 = sext i11 %mult_V_357" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2469 'sext' 'sext_ln17_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i9 %trunc_ln17_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2470 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln17_1240 = sext i11 %mult_V_366" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2471 'sext' 'sext_ln17_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i5 %mult_V_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2472 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i9 %trunc_ln17_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2473 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln17_1244 = sext i11 %mult_V_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2474 'sext' 'sext_ln17_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln17_1245 = sext i10 %mult_V_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2475 'sext' 'sext_ln17_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln17_1247 = sext i11 %mult_V_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2476 'sext' 'sext_ln17_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i10 %trunc_ln17_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2477 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i5 %mult_V_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2478 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i10 %trunc_ln17_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2479 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i9 %trunc_ln17_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2480 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln17_1257 = sext i11 %mult_V_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2481 'sext' 'sext_ln17_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i10 %trunc_ln17_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2482 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i10 %trunc_ln17_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2483 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i10 %trunc_ln17_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2484 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln17_1260 = sext i6 %mult_V_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2485 'sext' 'sext_ln17_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln17_1266 = sext i6 %mult_V_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2486 'sext' 'sext_ln17_1266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln17_1268 = sext i11 %mult_V_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2487 'sext' 'sext_ln17_1268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln17_1270 = sext i11 %mult_V_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2488 'sext' 'sext_ln17_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i10 %trunc_ln17_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2489 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i10 %trunc_ln17_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2490 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln17_1275 = sext i11 %mult_V_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2491 'sext' 'sext_ln17_1275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln17_1276 = sext i11 %mult_V_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2492 'sext' 'sext_ln17_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i10 %trunc_ln17_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2493 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln17_1277 = sext i11 %mult_V_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2494 'sext' 'sext_ln17_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i10 %trunc_ln17_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2495 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i10 %trunc_ln17_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2496 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2497 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i10 %trunc_ln17_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2497 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i10 %trunc_ln17_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2498 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i10 %trunc_ln17_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2499 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i7 %trunc_ln17_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2500 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i10 %trunc_ln17_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2501 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i10 %trunc_ln17_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2502 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln17_1304 = sext i11 %mult_V_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2503 'sext' 'sext_ln17_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln17_1305 = sext i11 %mult_V_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2504 'sext' 'sext_ln17_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i10 %trunc_ln17_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2505 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln17_1306 = sext i11 %mult_V_67" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2506 'sext' 'sext_ln17_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln17_1307 = sext i11 %mult_V_68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2507 'sext' 'sext_ln17_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i8 %trunc_ln17_64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2508 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln17_1316 = sext i11 %mult_V_77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2509 'sext' 'sext_ln17_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i10 %trunc_ln17_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2510 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i10 %trunc_ln17_71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2511 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln818_55 = zext i6 %mult_V_83"   --->   Operation 2512 'zext' 'zext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i10 %trunc_ln17_73" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2513 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln17_1323 = sext i11 %mult_V_85" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2514 'sext' 'sext_ln17_1323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i10 %trunc_ln17_74" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2515 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i10 %trunc_ln17_76" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2516 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln17_1328 = sext i11 %mult_V_90" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2517 'sext' 'sext_ln17_1328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2518 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i10 %trunc_ln17_77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2518 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln17_1335 = sext i11 %mult_V_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2519 'sext' 'sext_ln17_1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln17_1337 = sext i11 %mult_V_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2520 'sext' 'sext_ln17_1337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i10 %trunc_ln17_84" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2521 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i5 %mult_V_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2522 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln17_1342 = sext i11 %mult_V_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2523 'sext' 'sext_ln17_1342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns)   --->   "%shl_ln818_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %data_V_83, i9 0"   --->   Operation 2524 'bitconcatenate' 'shl_ln818_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln818_66 = zext i15 %shl_ln818_11"   --->   Operation 2525 'zext' 'zext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns)   --->   "%shl_ln818_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_83, i2 0"   --->   Operation 2526 'bitconcatenate' 'shl_ln818_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln818_67 = zext i8 %shl_ln818_12"   --->   Operation 2527 'zext' 'zext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2528 [1/1] (0.77ns)   --->   "%sub_ln818_3 = sub i16 %zext_ln818_66, i16 %zext_ln818_67"   --->   Operation 2528 'sub' 'sub_ln818_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln17_87 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %sub_ln818_3, i32 6, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2529 'partselect' 'trunc_ln17_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i10 %trunc_ln17_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2530 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i9 %trunc_ln17_89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2531 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln17_1344 = sext i11 %mult_V_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2532 'sext' 'sext_ln17_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i10 %trunc_ln17_90" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2533 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln17_1345 = sext i11 %mult_V_108" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2534 'sext' 'sext_ln17_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln17_1347 = sext i11 %mult_V_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2535 'sext' 'sext_ln17_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i10 %trunc_ln17_93" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2536 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i10 %trunc_ln17_95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2537 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i10 %trunc_ln17_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2538 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln17_1357 = sext i11 %mult_V_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2539 'sext' 'sext_ln17_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln17_1359 = sext i11 %mult_V_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2540 'sext' 'sext_ln17_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln17_1360 = sext i11 %mult_V_124" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2541 'sext' 'sext_ln17_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i8 %trunc_ln17_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2542 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2543 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i10 %trunc_ln17_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2543 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln17_1363 = sext i11 %mult_V_127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2544 'sext' 'sext_ln17_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i10 %trunc_ln17_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2545 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln17_1365 = sext i11 %mult_V_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2546 'sext' 'sext_ln17_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln17_1367 = sext i11 %mult_V_131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2547 'sext' 'sext_ln17_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i10 %trunc_ln17_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2548 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln17_1368 = sext i11 %mult_V_132" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2549 'sext' 'sext_ln17_1368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln17_1370 = sext i11 %mult_V_135" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2550 'sext' 'sext_ln17_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln17_1373 = sext i11 %mult_V_138" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2551 'sext' 'sext_ln17_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i10 %trunc_ln17_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2552 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i10 %trunc_ln17_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2553 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i10 %trunc_ln17_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2554 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln17_1374 = sext i11 %mult_V_139" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2555 'sext' 'sext_ln17_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln17_1375 = sext i11 %mult_V_140" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2556 'sext' 'sext_ln17_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln17_1377 = sext i11 %mult_V_142" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2557 'sext' 'sext_ln17_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i10 %trunc_ln17_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2558 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln17_1380 = sext i11 %mult_V_146" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2559 'sext' 'sext_ln17_1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i10 %trunc_ln17_122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2560 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln17_1385 = sext i11 %mult_V_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2561 'sext' 'sext_ln17_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln17_1388 = sext i11 %mult_V_154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2562 'sext' 'sext_ln17_1388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln17_1389 = sext i11 %mult_V_155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2563 'sext' 'sext_ln17_1389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i10 %trunc_ln17_127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2564 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln17_1392 = sext i11 %mult_V_158" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2565 'sext' 'sext_ln17_1392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i10 %trunc_ln17_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2566 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i10 %trunc_ln17_134" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2567 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2568 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i10 %trunc_ln17_135" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2568 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i10 %trunc_ln17_136" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2569 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln17_1399 = sext i11 %mult_V_165" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2570 'sext' 'sext_ln17_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln17_1401 = sext i11 %mult_V_167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2571 'sext' 'sext_ln17_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i10 %trunc_ln17_137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2572 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln17_1405 = sext i11 %mult_V_171" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2573 'sext' 'sext_ln17_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln17_1411 = sext i11 %mult_V_177" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2574 'sext' 'sext_ln17_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln17_1412 = sext i11 %mult_V_178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2575 'sext' 'sext_ln17_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i10 %trunc_ln17_145" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2576 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i9 %trunc_ln17_146" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2577 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln17_1413 = sext i11 %mult_V_179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2578 'sext' 'sext_ln17_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i10 %trunc_ln17_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2579 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i10 %trunc_ln17_149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2580 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i10 %trunc_ln17_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2581 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i10 %trunc_ln17_152" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2582 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln17_1421 = sext i11 %mult_V_187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2583 'sext' 'sext_ln17_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln17_1424 = sext i11 %mult_V_190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2584 'sext' 'sext_ln17_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2585 [1/1] (0.00ns)   --->   "%zext_ln17_162 = zext i10 %trunc_ln17_156" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2585 'zext' 'zext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln17_1425 = sext i11 %mult_V_191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2586 'sext' 'sext_ln17_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln17_167 = zext i8 %trunc_ln17_161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2587 'zext' 'zext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln17_168 = zext i10 %trunc_ln17_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2588 'zext' 'zext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln17_1431 = sext i11 %mult_V_197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2589 'sext' 'sext_ln17_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln17_1432 = sext i11 %mult_V_198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2590 'sext' 'sext_ln17_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln17_1435 = sext i8 %mult_V_201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2591 'sext' 'sext_ln17_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln17_1436 = sext i7 %mult_V_202" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2592 'sext' 'sext_ln17_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln17_1437 = sext i11 %mult_V_203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2593 'sext' 'sext_ln17_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln17_1438 = sext i11 %mult_V_204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2594 'sext' 'sext_ln17_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln17_178 = zext i10 %trunc_ln17_171" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2595 'zext' 'zext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln17_1441 = sext i11 %mult_V_207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2596 'sext' 'sext_ln17_1441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln17_190 = zext i10 %trunc_ln17_183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2597 'zext' 'zext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln17_1448 = sext i11 %mult_V_214" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2598 'sext' 'sext_ln17_1448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln17_1451 = sext i8 %mult_V_217" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2599 'sext' 'sext_ln17_1451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln17_192 = zext i10 %trunc_ln17_185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2600 'zext' 'zext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln17_1454 = sext i11 %mult_V_220" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2601 'sext' 'sext_ln17_1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln17_1456 = sext i11 %mult_V_222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2602 'sext' 'sext_ln17_1456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln17_1460 = sext i11 %mult_V_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2603 'sext' 'sext_ln17_1460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln17_198 = zext i10 %trunc_ln17_191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2604 'zext' 'zext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln17_199 = zext i10 %trunc_ln17_192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2605 'zext' 'zext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln17_1465 = sext i11 %mult_V_231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2606 'sext' 'sext_ln17_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln17_201 = zext i6 %trunc_ln17_194" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2607 'zext' 'zext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln17_1471 = sext i11 %mult_V_237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2608 'sext' 'sext_ln17_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln17_202 = zext i10 %trunc_ln17_195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2609 'zext' 'zext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln17_1476 = sext i11 %mult_V_242" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2610 'sext' 'sext_ln17_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln17_205 = zext i5 %mult_V_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2611 'zext' 'zext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln17_1486 = sext i11 %mult_V_253" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2612 'sext' 'sext_ln17_1486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln17_211 = zext i10 %trunc_ln17_203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2613 'zext' 'zext_ln17_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln17_1487 = sext i11 %mult_V_254" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2614 'sext' 'sext_ln17_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln17_1490 = sext i11 %mult_V_257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2615 'sext' 'sext_ln17_1490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2616 [1/1] (0.00ns)   --->   "%zext_ln17_218 = zext i10 %trunc_ln17_210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2616 'zext' 'zext_ln17_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln17_1496 = sext i11 %mult_V_263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2617 'sext' 'sext_ln17_1496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln17_223 = zext i10 %trunc_ln17_214" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2618 'zext' 'zext_ln17_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln17_1505 = sext i11 %mult_V_272" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2619 'sext' 'sext_ln17_1505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2620 [1/1] (0.00ns)   --->   "%zext_ln17_224 = zext i10 %trunc_ln17_215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2620 'zext' 'zext_ln17_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln17_1506 = sext i11 %mult_V_273" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2621 'sext' 'sext_ln17_1506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln17_226 = zext i10 %trunc_ln17_217" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2622 'zext' 'zext_ln17_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln17_1510 = sext i11 %mult_V_277" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2623 'sext' 'sext_ln17_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln17_231 = zext i10 %trunc_ln17_222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2624 'zext' 'zext_ln17_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln17_1512 = sext i11 %mult_V_279" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2625 'sext' 'sext_ln17_1512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln17_1515 = sext i8 %mult_V_282" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2626 'sext' 'sext_ln17_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln17_1521 = sext i11 %mult_V_288" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2627 'sext' 'sext_ln17_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln17_1522 = sext i11 %mult_V_289" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2628 'sext' 'sext_ln17_1522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln17_240 = zext i10 %trunc_ln17_232" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2629 'zext' 'zext_ln17_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln17_1528 = sext i11 %mult_V_295" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2630 'sext' 'sext_ln17_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln17_1529 = sext i11 %mult_V_296" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2631 'sext' 'sext_ln17_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln17_242 = zext i10 %trunc_ln17_234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2632 'zext' 'zext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln17_1534 = sext i11 %mult_V_301" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2633 'sext' 'sext_ln17_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln17_1535 = sext i11 %mult_V_302" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2634 'sext' 'sext_ln17_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln17_1537 = sext i11 %mult_V_305" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2635 'sext' 'sext_ln17_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln17_1539 = sext i11 %mult_V_307" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2636 'sext' 'sext_ln17_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln17_249 = zext i10 %trunc_ln17_241" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2637 'zext' 'zext_ln17_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln17_1543 = sext i11 %mult_V_311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2638 'sext' 'sext_ln17_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln17_1544 = sext i11 %mult_V_312" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2639 'sext' 'sext_ln17_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln17_252 = zext i10 %trunc_ln17_244" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2640 'zext' 'zext_ln17_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln17_253 = zext i10 %trunc_ln17_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2641 'zext' 'zext_ln17_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln17_254 = zext i10 %trunc_ln17_246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2642 'zext' 'zext_ln17_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln17_256 = zext i9 %trunc_ln17_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2643 'zext' 'zext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln17_1549 = sext i11 %mult_V_317" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2644 'sext' 'sext_ln17_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln17_1550 = sext i11 %mult_V_318" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2645 'sext' 'sext_ln17_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln17_258 = zext i10 %trunc_ln17_250" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2646 'zext' 'zext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln17_1552 = sext i11 %mult_V_320" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2647 'sext' 'sext_ln17_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln17_1555 = sext i11 %mult_V_323" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2648 'sext' 'sext_ln17_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln17_1557 = sext i11 %mult_V_325" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2649 'sext' 'sext_ln17_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln17_263 = zext i7 %trunc_ln17_257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2650 'zext' 'zext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln17_1561 = sext i11 %mult_V_329" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2651 'sext' 'sext_ln17_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln17_1568 = sext i11 %mult_V_336" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2652 'sext' 'sext_ln17_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln17_1569 = sext i11 %mult_V_337" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2653 'sext' 'sext_ln17_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln17_270 = zext i10 %trunc_ln17_266" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2654 'zext' 'zext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i10 %add_ln813"   --->   Operation 2655 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2656 [1/1] (0.72ns)   --->   "%add_ln813_2653 = add i11 %zext_ln17_31, i11 %zext_ln17_54"   --->   Operation 2656 'add' 'add_ln813_2653' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i11 %add_ln813_2653"   --->   Operation 2657 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2658 [1/1] (0.72ns)   --->   "%add_ln813_2654 = add i11 %zext_ln17_43, i11 %zext_ln17_136"   --->   Operation 2658 'add' 'add_ln813_2654' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i11 %add_ln813_2654"   --->   Operation 2659 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2660 [1/1] (0.73ns)   --->   "%add_ln813_2655 = add i12 %zext_ln813_4, i12 %zext_ln813_2"   --->   Operation 2660 'add' 'add_ln813_2655' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i12 %add_ln813_2655"   --->   Operation 2661 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2662 [1/1] (0.72ns)   --->   "%add_ln813_2656 = add i11 %zext_ln17_75, i11 %zext_ln17_198"   --->   Operation 2662 'add' 'add_ln813_2656' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i11 %add_ln813_2656"   --->   Operation 2663 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.72ns)   --->   "%add_ln813_2657 = add i11 %zext_ln17_142, i11 %zext_ln17_249"   --->   Operation 2664 'add' 'add_ln813_2657' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i11 %add_ln813_2657"   --->   Operation 2665 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2666 [1/1] (0.73ns)   --->   "%add_ln813_2658 = add i12 %zext_ln813_8, i12 %zext_ln813_7"   --->   Operation 2666 'add' 'add_ln813_2658' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i12 %add_ln813_2658"   --->   Operation 2667 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.74ns)   --->   "%add_ln813_2659 = add i13 %zext_ln813_9, i13 %zext_ln813_6"   --->   Operation 2668 'add' 'add_ln813_2659' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2660 = add i11 %zext_ln17_218, i11 %zext_ln17_258"   --->   Operation 2669 'add' 'add_ln813_2660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i10 %add_ln813_2661"   --->   Operation 2670 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2671 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2662 = add i11 %zext_ln813_11, i11 %add_ln813_2660"   --->   Operation 2671 'add' 'add_ln813_2662' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i11 %add_ln813_2662"   --->   Operation 2672 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i10 %add_ln813_2663"   --->   Operation 2673 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i10 %add_ln813_2664"   --->   Operation 2674 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2675 [1/1] (0.72ns)   --->   "%add_ln813_2665 = add i11 %zext_ln813_14, i11 %zext_ln813_13"   --->   Operation 2675 'add' 'add_ln813_2665' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i11 %add_ln813_2665"   --->   Operation 2676 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2677 [1/1] (0.73ns)   --->   "%add_ln813_2666 = add i12 %zext_ln813_15, i12 %zext_ln813_12"   --->   Operation 2677 'add' 'add_ln813_2666' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i9 %add_ln813_2668"   --->   Operation 2678 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2679 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i9 %add_ln813_2669"   --->   Operation 2679 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2680 [1/1] (0.71ns)   --->   "%add_ln813_2670 = add i10 %zext_ln813_19, i10 %zext_ln813_18"   --->   Operation 2680 'add' 'add_ln813_2670' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i10 %add_ln813_2670"   --->   Operation 2681 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i9 %add_ln813_2671"   --->   Operation 2682 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i8 %add_ln813_2672"   --->   Operation 2683 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2684 [1/1] (0.71ns)   --->   "%add_ln813_2673 = add i10 %zext_ln813_22, i10 %zext_ln813_21"   --->   Operation 2684 'add' 'add_ln813_2673' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i10 %add_ln813_2673"   --->   Operation 2685 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2686 [1/1] (0.72ns)   --->   "%add_ln813_2674 = add i11 %zext_ln813_23, i11 %zext_ln813_20"   --->   Operation 2686 'add' 'add_ln813_2674' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2687 [1/1] (0.73ns)   --->   "%add_ln813_2675 = add i12 %sext_ln17_1506, i12 %sext_ln17_1476"   --->   Operation 2687 'add' 'add_ln813_2675' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln813_1127 = sext i12 %add_ln813_2675"   --->   Operation 2688 'sext' 'sext_ln813_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2689 [1/1] (0.73ns)   --->   "%add_ln813_2676 = add i12 %sext_ln17_1529, i12 %sext_ln17_1522"   --->   Operation 2689 'add' 'add_ln813_2676' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln813_1128 = sext i12 %add_ln813_2676"   --->   Operation 2690 'sext' 'sext_ln813_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2691 [1/1] (0.74ns)   --->   "%add_ln813_2677 = add i13 %sext_ln813_1128, i13 %sext_ln813_1127"   --->   Operation 2691 'add' 'add_ln813_2677' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln813_1129 = sext i13 %add_ln813_2677"   --->   Operation 2692 'sext' 'sext_ln813_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2693 [1/1] (0.73ns)   --->   "%add_ln813_2678 = add i12 %sext_ln17_1561, i12 %sext_ln17_1247"   --->   Operation 2693 'add' 'add_ln813_2678' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln813_1130 = sext i12 %add_ln813_2678"   --->   Operation 2694 'sext' 'sext_ln813_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2695 [1/1] (0.73ns)   --->   "%add_ln813_2679 = add i12 %sext_ln17_1228, i12 %sext_ln17_1307"   --->   Operation 2695 'add' 'add_ln813_2679' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln813_1131 = sext i12 %add_ln813_2679"   --->   Operation 2696 'sext' 'sext_ln813_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2697 [1/1] (0.74ns)   --->   "%add_ln813_2680 = add i13 %sext_ln813_1131, i13 %sext_ln813_1130"   --->   Operation 2697 'add' 'add_ln813_2680' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln813_1132 = sext i13 %add_ln813_2680"   --->   Operation 2698 'sext' 'sext_ln813_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (0.75ns)   --->   "%add_ln813_2681 = add i14 %sext_ln813_1132, i14 %sext_ln813_1129"   --->   Operation 2699 'add' 'add_ln813_2681' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2700 [1/1] (0.73ns)   --->   "%add_ln813_2684 = add i12 %sext_ln17_1268, i12 %sext_ln17_1370"   --->   Operation 2700 'add' 'add_ln813_2684' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln813_1135 = sext i12 %add_ln813_2684"   --->   Operation 2701 'sext' 'sext_ln813_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2702 [1/1] (0.73ns)   --->   "%add_ln813_2685 = add i12 %sext_ln17_1345, i12 %sext_ln17_1456"   --->   Operation 2702 'add' 'add_ln813_2685' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln813_1136 = sext i12 %add_ln813_2685"   --->   Operation 2703 'sext' 'sext_ln813_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2704 [1/1] (0.74ns)   --->   "%add_ln813_2686 = add i13 %sext_ln813_1136, i13 %sext_ln813_1135"   --->   Operation 2704 'add' 'add_ln813_2686' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln813_1137 = sext i13 %add_ln813_2686"   --->   Operation 2705 'sext' 'sext_ln813_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2706 [1/1] (0.73ns)   --->   "%add_ln813_2687 = add i12 %sext_ln17_1425, i12 %zext_ln17_18"   --->   Operation 2706 'add' 'add_ln813_2687' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln813_1138 = sext i12 %add_ln813_2687"   --->   Operation 2707 'sext' 'sext_ln813_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln813_1139 = sext i11 %add_ln813_2688"   --->   Operation 2708 'sext' 'sext_ln813_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2709 [1/1] (0.74ns)   --->   "%add_ln813_2689 = add i13 %sext_ln813_1139, i13 %sext_ln813_1138"   --->   Operation 2709 'add' 'add_ln813_2689' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln813_1140 = sext i13 %add_ln813_2689"   --->   Operation 2710 'sext' 'sext_ln813_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2711 [1/1] (0.75ns)   --->   "%add_ln813_2690 = add i14 %sext_ln813_1140, i14 %sext_ln813_1137"   --->   Operation 2711 'add' 'add_ln813_2690' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2712 [1/1] (0.72ns)   --->   "%add_ln813_2691 = add i11 %sext_ln17_1222, i11 %sext_ln813"   --->   Operation 2712 'add' 'add_ln813_2691' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln813_1142 = sext i11 %add_ln813_2691"   --->   Operation 2713 'sext' 'sext_ln813_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln813_1143 = sext i11 %add_ln813_2692"   --->   Operation 2714 'sext' 'sext_ln813_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2715 [1/1] (0.73ns)   --->   "%add_ln813_2693 = add i12 %sext_ln813_1143, i12 %sext_ln813_1142"   --->   Operation 2715 'add' 'add_ln813_2693' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln813_1144 = sext i12 %add_ln813_2693"   --->   Operation 2716 'sext' 'sext_ln813_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln813_1145 = sext i11 %add_ln813_2694"   --->   Operation 2717 'sext' 'sext_ln813_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln813_1146 = sext i11 %add_ln813_2695"   --->   Operation 2718 'sext' 'sext_ln813_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2719 [1/1] (0.73ns)   --->   "%add_ln813_2696 = add i12 %sext_ln813_1146, i12 %sext_ln813_1145"   --->   Operation 2719 'add' 'add_ln813_2696' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln813_1147 = sext i12 %add_ln813_2696"   --->   Operation 2720 'sext' 'sext_ln813_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2721 [1/1] (0.74ns)   --->   "%add_ln813_2697 = add i13 %sext_ln813_1147, i13 %sext_ln813_1144"   --->   Operation 2721 'add' 'add_ln813_2697' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln813_1149 = sext i11 %add_ln813_2699"   --->   Operation 2722 'sext' 'sext_ln813_1149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln813_1150 = sext i12 %add_ln813_2700"   --->   Operation 2723 'sext' 'sext_ln813_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2724 [1/1] (0.74ns)   --->   "%add_ln813_2701 = add i13 %sext_ln813_1150, i13 %sext_ln813_1149"   --->   Operation 2724 'add' 'add_ln813_2701' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln813_1151 = sext i10 %add_ln813_2702"   --->   Operation 2725 'sext' 'sext_ln813_1151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln813_1152 = sext i11 %add_ln813_2703"   --->   Operation 2726 'sext' 'sext_ln813_1152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2727 [1/1] (0.73ns)   --->   "%add_ln813_2704 = add i12 %sext_ln813_1152, i12 %sext_ln813_1151"   --->   Operation 2727 'add' 'add_ln813_2704' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln813_1153 = sext i12 %add_ln813_2704"   --->   Operation 2728 'sext' 'sext_ln813_1153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2705 = add i13 %sext_ln813_1153, i13 %add_ln813_2701"   --->   Operation 2729 'add' 'add_ln813_2705' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln813_1154 = sext i9 %add_ln813_2706"   --->   Operation 2730 'sext' 'sext_ln813_1154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln813_1155 = sext i8 %add_ln813_2707"   --->   Operation 2731 'sext' 'sext_ln813_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2708 = add i10 %sext_ln813_1155, i10 %sext_ln813_1154"   --->   Operation 2732 'add' 'add_ln813_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln813_1156 = sext i8 %add_ln813_2709"   --->   Operation 2733 'sext' 'sext_ln813_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2734 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i5 %add_ln813_2710"   --->   Operation 2734 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2735 [1/1] (0.70ns)   --->   "%add_ln813_2711 = add i9 %zext_ln813_25, i9 %sext_ln813_1156"   --->   Operation 2735 'add' 'add_ln813_2711' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln813_1157 = sext i9 %add_ln813_2711"   --->   Operation 2736 'sext' 'sext_ln813_1157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2737 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2712 = add i10 %sext_ln813_1157, i10 %add_ln813_2708"   --->   Operation 2737 'add' 'add_ln813_2712' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln813_1158 = sext i10 %add_ln813_2712"   --->   Operation 2738 'sext' 'sext_ln813_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2739 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2713 = add i13 %sext_ln813_1158, i13 %add_ln813_2705"   --->   Operation 2739 'add' 'add_ln813_2713' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2740 [1/1] (0.72ns)   --->   "%add_ln813_2716 = add i11 %zext_ln17_32, i11 %zext_ln17_46"   --->   Operation 2740 'add' 'add_ln813_2716' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i11 %add_ln813_2716"   --->   Operation 2741 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2742 [1/1] (0.72ns)   --->   "%add_ln813_2717 = add i11 %zext_ln17_109, i11 %zext_ln17_127"   --->   Operation 2742 'add' 'add_ln813_2717' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i11 %add_ln813_2717"   --->   Operation 2743 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2744 [1/1] (0.73ns)   --->   "%add_ln813_2718 = add i12 %zext_ln813_27, i12 %zext_ln813_26"   --->   Operation 2744 'add' 'add_ln813_2718' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i12 %add_ln813_2718"   --->   Operation 2745 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2746 [1/1] (0.72ns)   --->   "%add_ln813_2719 = add i11 %zext_ln17_143, i11 %zext_ln17_254"   --->   Operation 2746 'add' 'add_ln813_2719' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i11 %add_ln813_2719"   --->   Operation 2747 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i10 %add_ln813_2720"   --->   Operation 2748 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2749 [1/1] (0.73ns)   --->   "%add_ln813_2721 = add i12 %zext_ln813_30, i12 %zext_ln813_29"   --->   Operation 2749 'add' 'add_ln813_2721' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i12 %add_ln813_2721"   --->   Operation 2750 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2722 = add i13 %zext_ln813_31, i13 %zext_ln813_28"   --->   Operation 2751 'add' 'add_ln813_2722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i10 %add_ln813_2723"   --->   Operation 2752 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i10 %add_ln813_2724"   --->   Operation 2753 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2754 [1/1] (0.72ns)   --->   "%add_ln813_2725 = add i11 %zext_ln813_33, i11 %zext_ln813_32"   --->   Operation 2754 'add' 'add_ln813_2725' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i11 %add_ln813_2725"   --->   Operation 2755 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i10 %add_ln813_2726"   --->   Operation 2756 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i10 %add_ln813_2727"   --->   Operation 2757 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.72ns)   --->   "%add_ln813_2728 = add i11 %zext_ln813_36, i11 %zext_ln813_35"   --->   Operation 2758 'add' 'add_ln813_2728' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i11 %add_ln813_2728"   --->   Operation 2759 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2760 [1/1] (0.73ns)   --->   "%add_ln813_2729 = add i12 %zext_ln813_37, i12 %zext_ln813_34"   --->   Operation 2760 'add' 'add_ln813_2729' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i12 %add_ln813_2729"   --->   Operation 2761 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2762 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2730 = add i13 %zext_ln813_38, i13 %add_ln813_2722"   --->   Operation 2762 'add' 'add_ln813_2730' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i10 %add_ln813_2731"   --->   Operation 2763 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i10 %add_ln813_2732"   --->   Operation 2764 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2765 [1/1] (0.72ns)   --->   "%add_ln813_2733 = add i11 %zext_ln813_41, i11 %zext_ln813_40"   --->   Operation 2765 'add' 'add_ln813_2733' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln813_42 = zext i11 %add_ln813_2733"   --->   Operation 2766 'zext' 'zext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2767 [1/1] (0.00ns)   --->   "%zext_ln813_43 = zext i10 %add_ln813_2734"   --->   Operation 2767 'zext' 'zext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln813_44 = zext i9 %add_ln813_2735"   --->   Operation 2768 'zext' 'zext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2769 [1/1] (0.72ns)   --->   "%add_ln813_2736 = add i11 %zext_ln813_44, i11 %zext_ln813_43"   --->   Operation 2769 'add' 'add_ln813_2736' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln813_45 = zext i11 %add_ln813_2736"   --->   Operation 2770 'zext' 'zext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2771 [1/1] (0.73ns)   --->   "%add_ln813_2737 = add i12 %zext_ln813_45, i12 %zext_ln813_42"   --->   Operation 2771 'add' 'add_ln813_2737' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln813_46 = zext i12 %add_ln813_2737"   --->   Operation 2772 'zext' 'zext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2773 [1/1] (0.00ns)   --->   "%zext_ln813_47 = zext i9 %add_ln813_2738"   --->   Operation 2773 'zext' 'zext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2774 [1/1] (0.73ns)   --->   "%add_ln813_2739 = add i12 %sext_ln17_1218, i12 %sext_ln17_1405"   --->   Operation 2774 'add' 'add_ln813_2739' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln813_1161 = sext i12 %add_ln813_2739"   --->   Operation 2775 'sext' 'sext_ln813_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2740 = add i13 %sext_ln813_1161, i13 %zext_ln813_47"   --->   Operation 2776 'add' 'add_ln813_2740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2741 = add i12 %sext_ln17_1421, i12 %zext_ln17_89"   --->   Operation 2777 'add' 'add_ln813_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln813_1162 = sext i11 %add_ln813_2742"   --->   Operation 2778 'sext' 'sext_ln813_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2779 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2743 = add i12 %sext_ln813_1162, i12 %add_ln813_2741"   --->   Operation 2779 'add' 'add_ln813_2743' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln813_1163 = sext i12 %add_ln813_2743"   --->   Operation 2780 'sext' 'sext_ln813_1163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2744 = add i13 %sext_ln813_1163, i13 %add_ln813_2740"   --->   Operation 2781 'add' 'add_ln813_2744' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln813_1164 = sext i13 %add_ln813_2744"   --->   Operation 2782 'sext' 'sext_ln813_1164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2783 [1/1] (0.75ns)   --->   "%add_ln813_2745 = add i14 %sext_ln813_1164, i14 %zext_ln813_46"   --->   Operation 2783 'add' 'add_ln813_2745' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln813_1167 = sext i11 %add_ln813_2747"   --->   Operation 2784 'sext' 'sext_ln813_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln813_1168 = sext i11 %add_ln813_2748"   --->   Operation 2785 'sext' 'sext_ln813_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2786 [1/1] (0.73ns)   --->   "%add_ln813_2749 = add i12 %sext_ln813_1168, i12 %sext_ln813_1167"   --->   Operation 2786 'add' 'add_ln813_2749' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln813_1169 = sext i12 %add_ln813_2749"   --->   Operation 2787 'sext' 'sext_ln813_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln813_1170 = sext i11 %add_ln813_2750"   --->   Operation 2788 'sext' 'sext_ln813_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln813_1171 = sext i11 %add_ln813_2751"   --->   Operation 2789 'sext' 'sext_ln813_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2790 [1/1] (0.73ns)   --->   "%add_ln813_2752 = add i12 %sext_ln813_1171, i12 %sext_ln813_1170"   --->   Operation 2790 'add' 'add_ln813_2752' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln813_1172 = sext i12 %add_ln813_2752"   --->   Operation 2791 'sext' 'sext_ln813_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.74ns)   --->   "%add_ln813_2753 = add i13 %sext_ln813_1172, i13 %sext_ln813_1169"   --->   Operation 2792 'add' 'add_ln813_2753' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln813_1173 = sext i13 %add_ln813_2753"   --->   Operation 2793 'sext' 'sext_ln813_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln813_1174 = sext i11 %add_ln813_2754"   --->   Operation 2794 'sext' 'sext_ln813_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln813_1175 = sext i11 %add_ln813_2755"   --->   Operation 2795 'sext' 'sext_ln813_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.73ns)   --->   "%add_ln813_2756 = add i12 %sext_ln813_1175, i12 %sext_ln813_1174"   --->   Operation 2796 'add' 'add_ln813_2756' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln813_1176 = sext i12 %add_ln813_2756"   --->   Operation 2797 'sext' 'sext_ln813_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln813_1177 = sext i11 %add_ln813_2757"   --->   Operation 2798 'sext' 'sext_ln813_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln813_1178 = sext i11 %add_ln813_2758"   --->   Operation 2799 'sext' 'sext_ln813_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2800 [1/1] (0.73ns)   --->   "%add_ln813_2759 = add i12 %sext_ln813_1178, i12 %sext_ln813_1177"   --->   Operation 2800 'add' 'add_ln813_2759' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln813_1179 = sext i12 %add_ln813_2759"   --->   Operation 2801 'sext' 'sext_ln813_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2802 [1/1] (0.74ns)   --->   "%add_ln813_2760 = add i13 %sext_ln813_1179, i13 %sext_ln813_1176"   --->   Operation 2802 'add' 'add_ln813_2760' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln813_1180 = sext i13 %add_ln813_2760"   --->   Operation 2803 'sext' 'sext_ln813_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2804 [1/1] (0.75ns)   --->   "%add_ln813_2761 = add i14 %sext_ln813_1180, i14 %sext_ln813_1173"   --->   Operation 2804 'add' 'add_ln813_2761' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln813_1182 = sext i11 %add_ln813_2762"   --->   Operation 2805 'sext' 'sext_ln813_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln813_1183 = sext i10 %add_ln813_2763"   --->   Operation 2806 'sext' 'sext_ln813_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2807 [1/1] (0.73ns)   --->   "%add_ln813_2764 = add i12 %sext_ln813_1183, i12 %sext_ln813_1182"   --->   Operation 2807 'add' 'add_ln813_2764' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln813_1185 = sext i10 %add_ln813_2765"   --->   Operation 2808 'sext' 'sext_ln813_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln813_48 = zext i4 %add_ln813_2766"   --->   Operation 2809 'zext' 'zext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2810 [1/1] (0.72ns)   --->   "%add_ln813_2767 = add i11 %zext_ln813_48, i11 %sext_ln813_1185"   --->   Operation 2810 'add' 'add_ln813_2767' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln813_1187 = sext i9 %add_ln813_2769"   --->   Operation 2811 'sext' 'sext_ln813_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln813_1188 = sext i9 %add_ln813_2770"   --->   Operation 2812 'sext' 'sext_ln813_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2813 [1/1] (0.71ns)   --->   "%add_ln813_2771 = add i10 %sext_ln813_1188, i10 %sext_ln813_1187"   --->   Operation 2813 'add' 'add_ln813_2771' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln813_1189 = sext i10 %add_ln813_2771"   --->   Operation 2814 'sext' 'sext_ln813_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2815 [1/1] (0.70ns)   --->   "%add_ln813_2772 = add i9 %sext_ln17_1435, i9 74"   --->   Operation 2815 'add' 'add_ln813_2772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln813_1190 = sext i9 %add_ln813_2772"   --->   Operation 2816 'sext' 'sext_ln813_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln813_1191 = sext i8 %add_ln813_2773"   --->   Operation 2817 'sext' 'sext_ln813_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2818 [1/1] (0.70ns)   --->   "%add_ln813_2774 = add i9 %sext_ln813_1191, i9 %sext_ln17_1223"   --->   Operation 2818 'add' 'add_ln813_2774' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln813_1192 = sext i9 %add_ln813_2774"   --->   Operation 2819 'sext' 'sext_ln813_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2820 [1/1] (0.71ns)   --->   "%add_ln813_2775 = add i10 %sext_ln813_1192, i10 %sext_ln813_1190"   --->   Operation 2820 'add' 'add_ln813_2775' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln813_1193 = sext i10 %add_ln813_2775"   --->   Operation 2821 'sext' 'sext_ln813_1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2822 [1/1] (0.72ns)   --->   "%add_ln813_2776 = add i11 %sext_ln813_1193, i11 %sext_ln813_1189"   --->   Operation 2822 'add' 'add_ln813_2776' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i9 %add_ln813_2780"   --->   Operation 2823 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2824 [1/1] (0.71ns)   --->   "%add_ln813_2781 = add i10 %zext_ln813, i10 %zext_ln17"   --->   Operation 2824 'add' 'add_ln813_2781' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln813_49 = zext i10 %add_ln813_2781"   --->   Operation 2825 'zext' 'zext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2782 = add i11 %zext_ln17_156, i11 %zext_ln17_199"   --->   Operation 2826 'add' 'add_ln813_2782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2827 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2783 = add i11 %add_ln813_2782, i11 %zext_ln17_77"   --->   Operation 2827 'add' 'add_ln813_2783' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln813_50 = zext i11 %add_ln813_2783"   --->   Operation 2828 'zext' 'zext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2829 [1/1] (0.72ns)   --->   "%add_ln813_2784 = add i11 %zext_ln17_226, i11 %zext_ln17_231"   --->   Operation 2829 'add' 'add_ln813_2784' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln813_51 = zext i11 %add_ln813_2784"   --->   Operation 2830 'zext' 'zext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2831 [1/1] (0.72ns)   --->   "%add_ln813_2785 = add i11 %zext_ln17_242, i11 %zext_ln17_19"   --->   Operation 2831 'add' 'add_ln813_2785' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln813_52 = zext i11 %add_ln813_2785"   --->   Operation 2832 'zext' 'zext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2833 [1/1] (0.73ns)   --->   "%add_ln813_2786 = add i12 %zext_ln813_52, i12 %zext_ln813_51"   --->   Operation 2833 'add' 'add_ln813_2786' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln813_53 = zext i12 %add_ln813_2786"   --->   Operation 2834 'zext' 'zext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2787 = add i13 %zext_ln813_53, i13 %zext_ln813_50"   --->   Operation 2835 'add' 'add_ln813_2787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln813_54 = zext i10 %add_ln813_2788"   --->   Operation 2836 'zext' 'zext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln813_55 = zext i10 %add_ln813_2789"   --->   Operation 2837 'zext' 'zext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2838 [1/1] (0.72ns)   --->   "%add_ln813_2790 = add i11 %zext_ln813_55, i11 %zext_ln813_54"   --->   Operation 2838 'add' 'add_ln813_2790' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln813_56 = zext i11 %add_ln813_2790"   --->   Operation 2839 'zext' 'zext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln813_57 = zext i10 %add_ln813_2791"   --->   Operation 2840 'zext' 'zext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2841 [1/1] (0.00ns)   --->   "%zext_ln813_58 = zext i10 %add_ln813_2792"   --->   Operation 2841 'zext' 'zext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2842 [1/1] (0.72ns)   --->   "%add_ln813_2793 = add i11 %zext_ln813_58, i11 %zext_ln813_57"   --->   Operation 2842 'add' 'add_ln813_2793' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2843 [1/1] (0.00ns)   --->   "%zext_ln813_59 = zext i11 %add_ln813_2793"   --->   Operation 2843 'zext' 'zext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2844 [1/1] (0.73ns)   --->   "%add_ln813_2794 = add i12 %zext_ln813_59, i12 %zext_ln813_56"   --->   Operation 2844 'add' 'add_ln813_2794' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln813_60 = zext i12 %add_ln813_2794"   --->   Operation 2845 'zext' 'zext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2846 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2795 = add i13 %zext_ln813_60, i13 %add_ln813_2787"   --->   Operation 2846 'add' 'add_ln813_2795' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln813_62 = zext i10 %add_ln813_2796"   --->   Operation 2847 'zext' 'zext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln813_63 = zext i10 %add_ln813_2797"   --->   Operation 2848 'zext' 'zext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2849 [1/1] (0.72ns)   --->   "%add_ln813_2798 = add i11 %zext_ln813_63, i11 %zext_ln813_62"   --->   Operation 2849 'add' 'add_ln813_2798' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln813_64 = zext i11 %add_ln813_2798"   --->   Operation 2850 'zext' 'zext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln813_65 = zext i9 %add_ln813_2799"   --->   Operation 2851 'zext' 'zext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln813_66 = zext i8 %add_ln813_2800"   --->   Operation 2852 'zext' 'zext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2853 [1/1] (0.71ns)   --->   "%add_ln813_2801 = add i10 %zext_ln813_66, i10 %zext_ln813_65"   --->   Operation 2853 'add' 'add_ln813_2801' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2854 [1/1] (0.00ns)   --->   "%zext_ln813_67 = zext i10 %add_ln813_2801"   --->   Operation 2854 'zext' 'zext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2855 [1/1] (0.73ns)   --->   "%add_ln813_2802 = add i12 %zext_ln813_67, i12 %zext_ln813_64"   --->   Operation 2855 'add' 'add_ln813_2802' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln813_69 = zext i7 %add_ln813_2803"   --->   Operation 2856 'zext' 'zext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2857 [1/1] (0.73ns)   --->   "%add_ln813_2804 = add i12 %sext_ln17_1347, i12 %sext_ln17_1377"   --->   Operation 2857 'add' 'add_ln813_2804' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln813_1197 = sext i12 %add_ln813_2804"   --->   Operation 2858 'sext' 'sext_ln813_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2859 [1/1] (0.74ns)   --->   "%add_ln813_2805 = add i13 %sext_ln813_1197, i13 %zext_ln813_69"   --->   Operation 2859 'add' 'add_ln813_2805' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln813_1198 = sext i13 %add_ln813_2805"   --->   Operation 2860 'sext' 'sext_ln813_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2861 [1/1] (0.73ns)   --->   "%add_ln813_2806 = add i12 %sext_ln17_1388, i12 %sext_ln17_1411"   --->   Operation 2861 'add' 'add_ln813_2806' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln813_1199 = sext i12 %add_ln813_2806"   --->   Operation 2862 'sext' 'sext_ln813_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2863 [1/1] (0.73ns)   --->   "%add_ln813_2807 = add i12 %sext_ln17_1431, i12 %sext_ln17_1441"   --->   Operation 2863 'add' 'add_ln813_2807' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln813_1200 = sext i12 %add_ln813_2807"   --->   Operation 2864 'sext' 'sext_ln813_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2865 [1/1] (0.74ns)   --->   "%add_ln813_2808 = add i13 %sext_ln813_1200, i13 %sext_ln813_1199"   --->   Operation 2865 'add' 'add_ln813_2808' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln813_1201 = sext i13 %add_ln813_2808"   --->   Operation 2866 'sext' 'sext_ln813_1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2867 [1/1] (0.75ns)   --->   "%add_ln813_2809 = add i14 %sext_ln813_1201, i14 %sext_ln813_1198"   --->   Operation 2867 'add' 'add_ln813_2809' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2868 [1/1] (0.73ns)   --->   "%add_ln813_2812 = add i12 %sext_ln17_1568, i12 %zext_ln17_205"   --->   Operation 2868 'add' 'add_ln813_2812' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln813_1204 = sext i12 %add_ln813_2812"   --->   Operation 2869 'sext' 'sext_ln813_1204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln813_1205 = sext i11 %add_ln813_2813"   --->   Operation 2870 'sext' 'sext_ln813_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2871 [1/1] (0.74ns)   --->   "%add_ln813_2814 = add i13 %sext_ln813_1205, i13 %sext_ln813_1204"   --->   Operation 2871 'add' 'add_ln813_2814' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln813_1206 = sext i13 %add_ln813_2814"   --->   Operation 2872 'sext' 'sext_ln813_1206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln813_1207 = sext i11 %add_ln813_2815"   --->   Operation 2873 'sext' 'sext_ln813_1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln813_1208 = sext i11 %add_ln813_2816"   --->   Operation 2874 'sext' 'sext_ln813_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2875 [1/1] (0.73ns)   --->   "%add_ln813_2817 = add i12 %sext_ln813_1208, i12 %sext_ln813_1207"   --->   Operation 2875 'add' 'add_ln813_2817' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln813_1209 = sext i12 %add_ln813_2817"   --->   Operation 2876 'sext' 'sext_ln813_1209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2877 [1/1] (0.75ns)   --->   "%add_ln813_2818 = add i14 %sext_ln813_1209, i14 %sext_ln813_1206"   --->   Operation 2877 'add' 'add_ln813_2818' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln813_1211 = sext i11 %add_ln813_2819"   --->   Operation 2878 'sext' 'sext_ln813_1211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln813_1212 = sext i11 %add_ln813_2820"   --->   Operation 2879 'sext' 'sext_ln813_1212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2880 [1/1] (0.73ns)   --->   "%add_ln813_2821 = add i12 %sext_ln813_1212, i12 %sext_ln813_1211"   --->   Operation 2880 'add' 'add_ln813_2821' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln813_1213 = sext i12 %add_ln813_2821"   --->   Operation 2881 'sext' 'sext_ln813_1213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln813_1214 = sext i11 %add_ln813_2822"   --->   Operation 2882 'sext' 'sext_ln813_1214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln813_1215 = sext i11 %add_ln813_2823"   --->   Operation 2883 'sext' 'sext_ln813_1215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2884 [1/1] (0.73ns)   --->   "%add_ln813_2824 = add i12 %sext_ln813_1215, i12 %sext_ln813_1214"   --->   Operation 2884 'add' 'add_ln813_2824' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln813_1216 = sext i12 %add_ln813_2824"   --->   Operation 2885 'sext' 'sext_ln813_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2886 [1/1] (0.74ns)   --->   "%add_ln813_2825 = add i13 %sext_ln813_1216, i13 %sext_ln813_1213"   --->   Operation 2886 'add' 'add_ln813_2825' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2827 = add i12 %zext_ln813_49, i12 %sext_ln17_1224"   --->   Operation 2887 'add' 'add_ln813_2827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln813_1218 = sext i10 %add_ln813_2828"   --->   Operation 2888 'sext' 'sext_ln813_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2889 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2829 = add i12 %sext_ln813_1218, i12 %add_ln813_2827"   --->   Operation 2889 'add' 'add_ln813_2829' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln813_1219 = sext i12 %add_ln813_2829"   --->   Operation 2890 'sext' 'sext_ln813_1219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln813_1220 = sext i10 %add_ln813_2830"   --->   Operation 2891 'sext' 'sext_ln813_1220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln813_1221 = sext i10 %add_ln813_2831"   --->   Operation 2892 'sext' 'sext_ln813_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.72ns)   --->   "%add_ln813_2832 = add i11 %sext_ln813_1221, i11 %sext_ln813_1220"   --->   Operation 2893 'add' 'add_ln813_2832' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln813_1222 = sext i11 %add_ln813_2832"   --->   Operation 2894 'sext' 'sext_ln813_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2833 = add i13 %sext_ln813_1222, i13 %sext_ln813_1219"   --->   Operation 2895 'add' 'add_ln813_2833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln813_1223 = sext i10 %add_ln813_2834"   --->   Operation 2896 'sext' 'sext_ln813_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln813_1224 = sext i9 %add_ln813_2835"   --->   Operation 2897 'sext' 'sext_ln813_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2836 = add i11 %sext_ln813_1224, i11 %sext_ln813_1223"   --->   Operation 2898 'add' 'add_ln813_2836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2837 = add i8 %sext_ln17_1436, i8 %sext_ln17_1260"   --->   Operation 2899 'add' 'add_ln813_2837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln813_1225 = sext i6 %add_ln813_2838"   --->   Operation 2900 'sext' 'sext_ln813_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2901 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_2839 = add i8 %sext_ln813_1225, i8 %add_ln813_2837"   --->   Operation 2901 'add' 'add_ln813_2839' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln813_1226 = sext i8 %add_ln813_2839"   --->   Operation 2902 'sext' 'sext_ln813_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2903 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2840 = add i11 %sext_ln813_1226, i11 %add_ln813_2836"   --->   Operation 2903 'add' 'add_ln813_2840' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln813_1227 = sext i11 %add_ln813_2840"   --->   Operation 2904 'sext' 'sext_ln813_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2905 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2841 = add i13 %sext_ln813_1227, i13 %add_ln813_2833"   --->   Operation 2905 'add' 'add_ln813_2841' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln813_1230 = sext i7 %add_ln813_2845"   --->   Operation 2906 'sext' 'sext_ln813_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln813_70 = zext i10 %add_ln813_2846"   --->   Operation 2907 'zext' 'zext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2908 [1/1] (0.72ns)   --->   "%add_ln813_2847 = add i11 %zext_ln813_70, i11 %zext_ln17_25"   --->   Operation 2908 'add' 'add_ln813_2847' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln813_71 = zext i11 %add_ln813_2847"   --->   Operation 2909 'zext' 'zext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln813_72 = zext i10 %add_ln813_2848"   --->   Operation 2910 'zext' 'zext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln813_73 = zext i10 %add_ln813_2849"   --->   Operation 2911 'zext' 'zext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2912 [1/1] (0.72ns)   --->   "%add_ln813_2850 = add i11 %zext_ln813_73, i11 %zext_ln813_72"   --->   Operation 2912 'add' 'add_ln813_2850' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln813_74 = zext i11 %add_ln813_2850"   --->   Operation 2913 'zext' 'zext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2914 [1/1] (0.73ns)   --->   "%add_ln813_2851 = add i12 %zext_ln813_74, i12 %zext_ln813_71"   --->   Operation 2914 'add' 'add_ln813_2851' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln813_75 = zext i12 %add_ln813_2851"   --->   Operation 2915 'zext' 'zext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln813_76 = zext i10 %add_ln813_2852"   --->   Operation 2916 'zext' 'zext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln813_77 = zext i10 %add_ln813_2853"   --->   Operation 2917 'zext' 'zext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2918 [1/1] (0.72ns)   --->   "%add_ln813_2854 = add i11 %zext_ln813_77, i11 %zext_ln813_76"   --->   Operation 2918 'add' 'add_ln813_2854' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln813_78 = zext i11 %add_ln813_2854"   --->   Operation 2919 'zext' 'zext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln813_79 = zext i10 %add_ln813_2855"   --->   Operation 2920 'zext' 'zext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln813_80 = zext i10 %add_ln813_2856"   --->   Operation 2921 'zext' 'zext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2922 [1/1] (0.72ns)   --->   "%add_ln813_2857 = add i11 %zext_ln813_80, i11 %zext_ln813_79"   --->   Operation 2922 'add' 'add_ln813_2857' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln813_81 = zext i11 %add_ln813_2857"   --->   Operation 2923 'zext' 'zext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2924 [1/1] (0.73ns)   --->   "%add_ln813_2858 = add i12 %zext_ln813_81, i12 %zext_ln813_78"   --->   Operation 2924 'add' 'add_ln813_2858' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln813_82 = zext i12 %add_ln813_2858"   --->   Operation 2925 'zext' 'zext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2926 [1/1] (0.74ns)   --->   "%add_ln813_2859 = add i13 %zext_ln813_82, i13 %zext_ln813_75"   --->   Operation 2926 'add' 'add_ln813_2859' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln813_84 = zext i10 %add_ln813_2860"   --->   Operation 2927 'zext' 'zext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln813_85 = zext i10 %add_ln813_2861"   --->   Operation 2928 'zext' 'zext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.72ns)   --->   "%add_ln813_2862 = add i11 %zext_ln813_85, i11 %zext_ln813_84"   --->   Operation 2929 'add' 'add_ln813_2862' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln813_86 = zext i11 %add_ln813_2862"   --->   Operation 2930 'zext' 'zext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln813_87 = zext i10 %add_ln813_2863"   --->   Operation 2931 'zext' 'zext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln813_88 = zext i10 %add_ln813_2864"   --->   Operation 2932 'zext' 'zext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.72ns)   --->   "%add_ln813_2865 = add i11 %zext_ln813_88, i11 %zext_ln813_87"   --->   Operation 2933 'add' 'add_ln813_2865' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln813_89 = zext i11 %add_ln813_2865"   --->   Operation 2934 'zext' 'zext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2935 [1/1] (0.73ns)   --->   "%add_ln813_2866 = add i12 %zext_ln813_89, i12 %zext_ln813_86"   --->   Operation 2935 'add' 'add_ln813_2866' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln813_90 = zext i12 %add_ln813_2866"   --->   Operation 2936 'zext' 'zext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln813_91 = zext i9 %add_ln813_2867"   --->   Operation 2937 'zext' 'zext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln813_92 = zext i9 %add_ln813_2868"   --->   Operation 2938 'zext' 'zext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2939 [1/1] (0.71ns)   --->   "%add_ln813_2869 = add i10 %zext_ln813_92, i10 %zext_ln813_91"   --->   Operation 2939 'add' 'add_ln813_2869' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln813_93 = zext i10 %add_ln813_2869"   --->   Operation 2940 'zext' 'zext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln813_94 = zext i8 %add_ln813_2870"   --->   Operation 2941 'zext' 'zext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2942 [1/1] (0.73ns)   --->   "%add_ln813_2871 = add i12 %sext_ln17_1342, i12 %sext_ln17_1373"   --->   Operation 2942 'add' 'add_ln813_2871' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln813_1231 = sext i12 %add_ln813_2871"   --->   Operation 2943 'sext' 'sext_ln813_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2872 = add i13 %sext_ln813_1231, i13 %zext_ln813_94"   --->   Operation 2944 'add' 'add_ln813_2872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2945 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2873 = add i13 %add_ln813_2872, i13 %zext_ln813_93"   --->   Operation 2945 'add' 'add_ln813_2873' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln813_1232 = sext i13 %add_ln813_2873"   --->   Operation 2946 'sext' 'sext_ln813_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2947 [1/1] (0.75ns)   --->   "%add_ln813_2874 = add i14 %sext_ln813_1232, i14 %zext_ln813_90"   --->   Operation 2947 'add' 'add_ln813_2874' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.73ns)   --->   "%add_ln813_2876 = add i12 %sext_ln17_1389, i12 %sext_ln17_1399"   --->   Operation 2948 'add' 'add_ln813_2876' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln813_1235 = sext i12 %add_ln813_2876"   --->   Operation 2949 'sext' 'sext_ln813_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2950 [1/1] (0.73ns)   --->   "%add_ln813_2877 = add i12 %sext_ln17_1471, i12 %sext_ln17_1487"   --->   Operation 2950 'add' 'add_ln813_2877' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln813_1236 = sext i12 %add_ln813_2877"   --->   Operation 2951 'sext' 'sext_ln813_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2952 [1/1] (0.74ns)   --->   "%add_ln813_2878 = add i13 %sext_ln813_1236, i13 %sext_ln813_1235"   --->   Operation 2952 'add' 'add_ln813_2878' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln813_1237 = sext i13 %add_ln813_2878"   --->   Operation 2953 'sext' 'sext_ln813_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2954 [1/1] (0.73ns)   --->   "%add_ln813_2879 = add i12 %sext_ln17_1512, i12 %sext_ln17_1557"   --->   Operation 2954 'add' 'add_ln813_2879' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln813_1238 = sext i12 %add_ln813_2879"   --->   Operation 2955 'sext' 'sext_ln813_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2956 [1/1] (0.73ns)   --->   "%add_ln813_2880 = add i12 %sext_ln17_1569, i12 %zext_ln17_27"   --->   Operation 2956 'add' 'add_ln813_2880' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln813_1239 = sext i12 %add_ln813_2880"   --->   Operation 2957 'sext' 'sext_ln813_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2958 [1/1] (0.74ns)   --->   "%add_ln813_2881 = add i13 %sext_ln813_1239, i13 %sext_ln813_1238"   --->   Operation 2958 'add' 'add_ln813_2881' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln813_1240 = sext i13 %add_ln813_2881"   --->   Operation 2959 'sext' 'sext_ln813_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2960 [1/1] (0.75ns)   --->   "%add_ln813_2882 = add i14 %sext_ln813_1240, i14 %sext_ln813_1237"   --->   Operation 2960 'add' 'add_ln813_2882' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln813_1242 = sext i11 %add_ln813_2883"   --->   Operation 2961 'sext' 'sext_ln813_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln813_1243 = sext i11 %add_ln813_2884"   --->   Operation 2962 'sext' 'sext_ln813_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2963 [1/1] (0.73ns)   --->   "%add_ln813_2885 = add i12 %sext_ln813_1243, i12 %sext_ln813_1242"   --->   Operation 2963 'add' 'add_ln813_2885' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln813_1244 = sext i12 %add_ln813_2885"   --->   Operation 2964 'sext' 'sext_ln813_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln813_1245 = sext i11 %add_ln813_2886"   --->   Operation 2965 'sext' 'sext_ln813_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln813_1246 = sext i11 %add_ln813_2887"   --->   Operation 2966 'sext' 'sext_ln813_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2967 [1/1] (0.73ns)   --->   "%add_ln813_2888 = add i12 %sext_ln813_1246, i12 %sext_ln813_1245"   --->   Operation 2967 'add' 'add_ln813_2888' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln813_1247 = sext i12 %add_ln813_2888"   --->   Operation 2968 'sext' 'sext_ln813_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2969 [1/1] (0.74ns)   --->   "%add_ln813_2889 = add i13 %sext_ln813_1247, i13 %sext_ln813_1244"   --->   Operation 2969 'add' 'add_ln813_2889' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln813_1249 = sext i11 %add_ln813_2891"   --->   Operation 2970 'sext' 'sext_ln813_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln813_1250 = sext i12 %add_ln813_2892"   --->   Operation 2971 'sext' 'sext_ln813_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2893 = add i13 %sext_ln813_1250, i13 %sext_ln813_1249"   --->   Operation 2972 'add' 'add_ln813_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln813_1251 = sext i10 %add_ln813_2894"   --->   Operation 2973 'sext' 'sext_ln813_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln813_1252 = sext i10 %add_ln813_2895"   --->   Operation 2974 'sext' 'sext_ln813_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2975 [1/1] (0.72ns)   --->   "%add_ln813_2896 = add i11 %sext_ln813_1252, i11 %sext_ln813_1251"   --->   Operation 2975 'add' 'add_ln813_2896' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln813_1253 = sext i11 %add_ln813_2896"   --->   Operation 2976 'sext' 'sext_ln813_1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2977 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2897 = add i13 %sext_ln813_1253, i13 %add_ln813_2893"   --->   Operation 2977 'add' 'add_ln813_2897' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln813_1254 = sext i13 %add_ln813_2897"   --->   Operation 2978 'sext' 'sext_ln813_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln813_1255 = sext i10 %add_ln813_2898"   --->   Operation 2979 'sext' 'sext_ln813_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2980 [1/1] (0.70ns)   --->   "%add_ln813_2899 = add i9 %sext_ln17_1451, i9 %sext_ln813_1230"   --->   Operation 2980 'add' 'add_ln813_2899' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln813_1256 = sext i9 %add_ln813_2899"   --->   Operation 2981 'sext' 'sext_ln813_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2900 = add i11 %sext_ln813_1256, i11 %sext_ln813_1255"   --->   Operation 2982 'add' 'add_ln813_2900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln813_1257 = sext i8 %add_ln813_2901"   --->   Operation 2983 'sext' 'sext_ln813_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln813_1258 = sext i9 %add_ln813_2902"   --->   Operation 2984 'sext' 'sext_ln813_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2985 [1/1] (0.71ns)   --->   "%add_ln813_2903 = add i10 %sext_ln813_1258, i10 %sext_ln813_1257"   --->   Operation 2985 'add' 'add_ln813_2903' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln813_1259 = sext i10 %add_ln813_2903"   --->   Operation 2986 'sext' 'sext_ln813_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2987 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2904 = add i11 %sext_ln813_1259, i11 %add_ln813_2900"   --->   Operation 2987 'add' 'add_ln813_2904' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln813_1260 = sext i11 %add_ln813_2904"   --->   Operation 2988 'sext' 'sext_ln813_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2989 [1/1] (0.75ns)   --->   "%add_ln813_2905 = add i14 %sext_ln813_1260, i14 %sext_ln813_1254"   --->   Operation 2989 'add' 'add_ln813_2905' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i10 %add_ln813_2908"   --->   Operation 2990 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2991 [1/1] (0.72ns)   --->   "%add_ln813_2909 = add i11 %sext_ln813_20, i11 %zext_ln17_8"   --->   Operation 2991 'add' 'add_ln813_2909' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln813_1263 = sext i11 %add_ln813_2909"   --->   Operation 2992 'sext' 'sext_ln813_1263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2910 = add i11 %zext_ln17_49, i11 %zext_ln17_52"   --->   Operation 2993 'add' 'add_ln813_2910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2994 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2911 = add i11 %add_ln813_2910, i11 %zext_ln17_28"   --->   Operation 2994 'add' 'add_ln813_2911' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2995 [1/1] (0.72ns)   --->   "%add_ln813_2912 = add i11 %zext_ln17_72, i11 %zext_ln17_90"   --->   Operation 2995 'add' 'add_ln813_2912' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln813_96 = zext i11 %add_ln813_2912"   --->   Operation 2996 'zext' 'zext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2997 [1/1] (0.72ns)   --->   "%add_ln813_2913 = add i11 %zext_ln17_118, i11 %zext_ln17_202"   --->   Operation 2997 'add' 'add_ln813_2913' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln813_97 = zext i11 %add_ln813_2913"   --->   Operation 2998 'zext' 'zext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2999 [1/1] (0.73ns)   --->   "%add_ln813_2914 = add i12 %zext_ln813_97, i12 %zext_ln813_96"   --->   Operation 2999 'add' 'add_ln813_2914' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3000 [1/1] (0.72ns)   --->   "%add_ln813_2916 = add i10 %trunc_ln17_253, i10 %zext_ln17_13"   --->   Operation 3000 'add' 'add_ln813_2916' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln813_99 = zext i10 %add_ln813_2916"   --->   Operation 3001 'zext' 'zext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln813_100 = zext i10 %add_ln813_2917"   --->   Operation 3002 'zext' 'zext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3003 [1/1] (0.72ns)   --->   "%add_ln813_2918 = add i11 %zext_ln813_100, i11 %zext_ln813_99"   --->   Operation 3003 'add' 'add_ln813_2918' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.00ns)   --->   "%zext_ln813_101 = zext i11 %add_ln813_2918"   --->   Operation 3004 'zext' 'zext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3005 [1/1] (0.00ns)   --->   "%zext_ln813_102 = zext i10 %add_ln813_2919"   --->   Operation 3005 'zext' 'zext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln813_103 = zext i10 %add_ln813_2920"   --->   Operation 3006 'zext' 'zext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3007 [1/1] (0.72ns)   --->   "%add_ln813_2921 = add i11 %zext_ln813_103, i11 %zext_ln813_102"   --->   Operation 3007 'add' 'add_ln813_2921' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln813_104 = zext i11 %add_ln813_2921"   --->   Operation 3008 'zext' 'zext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3009 [1/1] (0.73ns)   --->   "%add_ln813_2922 = add i12 %zext_ln813_104, i12 %zext_ln813_101"   --->   Operation 3009 'add' 'add_ln813_2922' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln813_107 = zext i10 %add_ln813_2924"   --->   Operation 3010 'zext' 'zext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln813_108 = zext i10 %add_ln813_2925"   --->   Operation 3011 'zext' 'zext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.72ns)   --->   "%add_ln813_2926 = add i11 %zext_ln813_108, i11 %zext_ln813_107"   --->   Operation 3012 'add' 'add_ln813_2926' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln813_109 = zext i11 %add_ln813_2926"   --->   Operation 3013 'zext' 'zext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln813_110 = zext i9 %add_ln813_2927"   --->   Operation 3014 'zext' 'zext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln813_111 = zext i9 %add_ln813_2928"   --->   Operation 3015 'zext' 'zext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3016 [1/1] (0.71ns)   --->   "%add_ln813_2929 = add i10 %zext_ln813_111, i10 %zext_ln813_110"   --->   Operation 3016 'add' 'add_ln813_2929' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln813_112 = zext i10 %add_ln813_2929"   --->   Operation 3017 'zext' 'zext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3018 [1/1] (0.73ns)   --->   "%add_ln813_2930 = add i12 %zext_ln813_112, i12 %zext_ln813_109"   --->   Operation 3018 'add' 'add_ln813_2930' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln813_114 = zext i8 %add_ln813_2931"   --->   Operation 3019 'zext' 'zext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln813_115 = zext i7 %add_ln813_2932"   --->   Operation 3020 'zext' 'zext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3021 [1/1] (0.70ns)   --->   "%add_ln813_2933 = add i9 %zext_ln813_115, i9 %zext_ln813_114"   --->   Operation 3021 'add' 'add_ln813_2933' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3022 [1/1] (0.73ns)   --->   "%add_ln813_2934 = add i12 %sext_ln813_1263, i12 %sext_ln17_1275"   --->   Operation 3022 'add' 'add_ln813_2934' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln813_1264 = sext i12 %add_ln813_2934"   --->   Operation 3023 'sext' 'sext_ln813_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3024 [1/1] (0.73ns)   --->   "%add_ln813_2935 = add i12 %sext_ln17_1304, i12 %sext_ln17_1337"   --->   Operation 3024 'add' 'add_ln813_2935' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln813_1265 = sext i12 %add_ln813_2935"   --->   Operation 3025 'sext' 'sext_ln813_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3026 [1/1] (0.74ns)   --->   "%add_ln813_2936 = add i13 %sext_ln813_1265, i13 %sext_ln813_1264"   --->   Operation 3026 'add' 'add_ln813_2936' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3027 [1/1] (0.73ns)   --->   "%add_ln813_2940 = add i12 %sext_ln17_1359, i12 %sext_ln17_1363"   --->   Operation 3027 'add' 'add_ln813_2940' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln813_1269 = sext i12 %add_ln813_2940"   --->   Operation 3028 'sext' 'sext_ln813_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3029 [1/1] (0.73ns)   --->   "%add_ln813_2941 = add i12 %sext_ln17_1367, i12 %sext_ln17_1412"   --->   Operation 3029 'add' 'add_ln813_2941' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln813_1270 = sext i12 %add_ln813_2941"   --->   Operation 3030 'sext' 'sext_ln813_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3031 [1/1] (0.74ns)   --->   "%add_ln813_2942 = add i13 %sext_ln813_1270, i13 %sext_ln813_1269"   --->   Operation 3031 'add' 'add_ln813_2942' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln813_1271 = sext i13 %add_ln813_2942"   --->   Operation 3032 'sext' 'sext_ln813_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3033 [1/1] (0.73ns)   --->   "%add_ln813_2943 = add i12 %sext_ln17_1543, i12 %sext_ln17_1216"   --->   Operation 3033 'add' 'add_ln813_2943' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln813_1272 = sext i12 %add_ln813_2943"   --->   Operation 3034 'sext' 'sext_ln813_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln813_1273 = sext i11 %add_ln813_2944"   --->   Operation 3035 'sext' 'sext_ln813_1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3036 [1/1] (0.74ns)   --->   "%add_ln813_2945 = add i13 %sext_ln813_1273, i13 %sext_ln813_1272"   --->   Operation 3036 'add' 'add_ln813_2945' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln813_1274 = sext i13 %add_ln813_2945"   --->   Operation 3037 'sext' 'sext_ln813_1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3038 [1/1] (0.75ns)   --->   "%add_ln813_2946 = add i14 %sext_ln813_1274, i14 %sext_ln813_1271"   --->   Operation 3038 'add' 'add_ln813_2946' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln813_1276 = sext i11 %add_ln813_2947"   --->   Operation 3039 'sext' 'sext_ln813_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln813_1277 = sext i11 %add_ln813_2948"   --->   Operation 3040 'sext' 'sext_ln813_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3041 [1/1] (0.73ns)   --->   "%add_ln813_2949 = add i12 %sext_ln813_1277, i12 %sext_ln813_1276"   --->   Operation 3041 'add' 'add_ln813_2949' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln813_1278 = sext i12 %add_ln813_2949"   --->   Operation 3042 'sext' 'sext_ln813_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln813_1279 = sext i11 %add_ln813_2950"   --->   Operation 3043 'sext' 'sext_ln813_1279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln813_1280 = sext i11 %add_ln813_2951"   --->   Operation 3044 'sext' 'sext_ln813_1280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3045 [1/1] (0.73ns)   --->   "%add_ln813_2952 = add i12 %sext_ln813_1280, i12 %sext_ln813_1279"   --->   Operation 3045 'add' 'add_ln813_2952' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_1281 = sext i12 %add_ln813_2952"   --->   Operation 3046 'sext' 'sext_ln813_1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3047 [1/1] (0.74ns)   --->   "%add_ln813_2953 = add i13 %sext_ln813_1281, i13 %sext_ln813_1278"   --->   Operation 3047 'add' 'add_ln813_2953' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln813_1284 = sext i11 %add_ln813_2955"   --->   Operation 3048 'sext' 'sext_ln813_1284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln813_1285 = sext i11 %add_ln813_2956"   --->   Operation 3049 'sext' 'sext_ln813_1285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3050 [1/1] (0.73ns)   --->   "%add_ln813_2957 = add i12 %sext_ln813_1285, i12 %sext_ln813_1284"   --->   Operation 3050 'add' 'add_ln813_2957' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln813_1286 = sext i12 %add_ln813_2957"   --->   Operation 3051 'sext' 'sext_ln813_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln813_1287 = sext i11 %add_ln813_2958"   --->   Operation 3052 'sext' 'sext_ln813_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln813_117 = zext i11 %add_ln813_2959"   --->   Operation 3053 'zext' 'zext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3054 [1/1] (0.73ns)   --->   "%add_ln813_2960 = add i13 %zext_ln813_117, i13 %sext_ln813_1287"   --->   Operation 3054 'add' 'add_ln813_2960' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln813_1288 = sext i13 %add_ln813_2960"   --->   Operation 3055 'sext' 'sext_ln813_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2961 = add i14 %sext_ln813_1288, i14 %sext_ln813_1286"   --->   Operation 3056 'add' 'add_ln813_2961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln813_1289 = sext i10 %add_ln813_2962"   --->   Operation 3057 'sext' 'sext_ln813_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln813_1290 = sext i10 %add_ln813_2963"   --->   Operation 3058 'sext' 'sext_ln813_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3059 [1/1] (0.72ns)   --->   "%add_ln813_2964 = add i11 %sext_ln813_1290, i11 %sext_ln813_1289"   --->   Operation 3059 'add' 'add_ln813_2964' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln813_1291 = sext i11 %add_ln813_2964"   --->   Operation 3060 'sext' 'sext_ln813_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln813_1292 = sext i9 %add_ln813_2965"   --->   Operation 3061 'sext' 'sext_ln813_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln813_1293 = sext i8 %add_ln813_2966"   --->   Operation 3062 'sext' 'sext_ln813_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3063 [1/1] (0.71ns)   --->   "%add_ln813_2967 = add i10 %sext_ln813_1293, i10 %sext_ln813_1292"   --->   Operation 3063 'add' 'add_ln813_2967' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln813_1294 = sext i10 %add_ln813_2967"   --->   Operation 3064 'sext' 'sext_ln813_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3065 [1/1] (0.73ns)   --->   "%add_ln813_2968 = add i12 %sext_ln813_1294, i12 %sext_ln813_1291"   --->   Operation 3065 'add' 'add_ln813_2968' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln813_1295 = sext i12 %add_ln813_2968"   --->   Operation 3066 'sext' 'sext_ln813_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3067 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2969 = add i14 %sext_ln813_1295, i14 %add_ln813_2961"   --->   Operation 3067 'add' 'add_ln813_2969' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln813_1297 = sext i10 %add_ln813_2972"   --->   Operation 3068 'sext' 'sext_ln813_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3069 [1/1] (0.72ns)   --->   "%add_ln813_2973 = add i11 %zext_ln17_29, i11 %zext_ln17_86"   --->   Operation 3069 'add' 'add_ln813_2973' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln813_118 = zext i11 %add_ln813_2973"   --->   Operation 3070 'zext' 'zext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3071 [1/1] (0.72ns)   --->   "%add_ln813_2974 = add i11 %zext_ln17_116, i11 %zext_ln17_119"   --->   Operation 3071 'add' 'add_ln813_2974' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln813_119 = zext i11 %add_ln813_2974"   --->   Operation 3072 'zext' 'zext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3073 [1/1] (0.73ns)   --->   "%add_ln813_2975 = add i12 %zext_ln813_119, i12 %zext_ln813_118"   --->   Operation 3073 'add' 'add_ln813_2975' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln813_120 = zext i12 %add_ln813_2975"   --->   Operation 3074 'zext' 'zext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2976 = add i11 %zext_ln17_152, i11 %zext_ln17_158"   --->   Operation 3075 'add' 'add_ln813_2976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3076 [1/1] (0.72ns)   --->   "%add_ln813_2977 = add i10 %trunc_ln17_155, i10 %zext_ln17_14"   --->   Operation 3076 'add' 'add_ln813_2977' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln813_121 = zext i10 %add_ln813_2977"   --->   Operation 3077 'zext' 'zext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3078 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2978 = add i11 %zext_ln813_121, i11 %add_ln813_2976"   --->   Operation 3078 'add' 'add_ln813_2978' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln813_122 = zext i11 %add_ln813_2978"   --->   Operation 3079 'zext' 'zext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2979 = add i13 %zext_ln813_122, i13 %zext_ln813_120"   --->   Operation 3080 'add' 'add_ln813_2979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln813_123 = zext i10 %add_ln813_2980"   --->   Operation 3081 'zext' 'zext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln813_124 = zext i10 %add_ln813_2981"   --->   Operation 3082 'zext' 'zext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3083 [1/1] (0.72ns)   --->   "%add_ln813_2982 = add i11 %zext_ln813_124, i11 %zext_ln813_123"   --->   Operation 3083 'add' 'add_ln813_2982' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln813_125 = zext i11 %add_ln813_2982"   --->   Operation 3084 'zext' 'zext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln813_126 = zext i10 %add_ln813_2983"   --->   Operation 3085 'zext' 'zext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln813_127 = zext i10 %add_ln813_2984"   --->   Operation 3086 'zext' 'zext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3087 [1/1] (0.72ns)   --->   "%add_ln813_2985 = add i11 %zext_ln813_127, i11 %zext_ln813_126"   --->   Operation 3087 'add' 'add_ln813_2985' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln813_128 = zext i11 %add_ln813_2985"   --->   Operation 3088 'zext' 'zext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3089 [1/1] (0.73ns)   --->   "%add_ln813_2986 = add i12 %zext_ln813_128, i12 %zext_ln813_125"   --->   Operation 3089 'add' 'add_ln813_2986' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln813_129 = zext i12 %add_ln813_2986"   --->   Operation 3090 'zext' 'zext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3091 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2987 = add i13 %zext_ln813_129, i13 %add_ln813_2979"   --->   Operation 3091 'add' 'add_ln813_2987' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2988 = add i10 %zext_ln17_256, i10 %zext_ln17_65"   --->   Operation 3092 'add' 'add_ln813_2988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln813_131 = zext i9 %add_ln813_2989"   --->   Operation 3093 'zext' 'zext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3094 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2990 = add i10 %zext_ln813_131, i10 %add_ln813_2988"   --->   Operation 3094 'add' 'add_ln813_2990' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln813_132 = zext i10 %add_ln813_2990"   --->   Operation 3095 'zext' 'zext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln813_133 = zext i9 %add_ln813_2991"   --->   Operation 3096 'zext' 'zext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln813_134 = zext i9 %add_ln813_2992"   --->   Operation 3097 'zext' 'zext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3098 [1/1] (0.71ns)   --->   "%add_ln813_2993 = add i10 %zext_ln813_134, i10 %zext_ln813_133"   --->   Operation 3098 'add' 'add_ln813_2993' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln813_135 = zext i10 %add_ln813_2993"   --->   Operation 3099 'zext' 'zext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3100 [1/1] (0.72ns)   --->   "%add_ln813_2994 = add i11 %zext_ln813_135, i11 %zext_ln813_132"   --->   Operation 3100 'add' 'add_ln813_2994' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln813_136 = zext i11 %add_ln813_2994"   --->   Operation 3101 'zext' 'zext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln813_137 = zext i7 %add_ln813_2995"   --->   Operation 3102 'zext' 'zext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2996 = add i12 %zext_ln818_55, i12 %sext_ln17_1219"   --->   Operation 3103 'add' 'add_ln813_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3104 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2997 = add i12 %add_ln813_2996, i12 %zext_ln813_137"   --->   Operation 3104 'add' 'add_ln813_2997' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln813_1298 = sext i12 %add_ln813_2997"   --->   Operation 3105 'sext' 'sext_ln813_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3106 [1/1] (0.73ns)   --->   "%add_ln813_2998 = add i12 %sext_ln17_1270, i12 %sext_ln17_1316"   --->   Operation 3106 'add' 'add_ln813_2998' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln813_1299 = sext i12 %add_ln813_2998"   --->   Operation 3107 'sext' 'sext_ln813_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3108 [1/1] (0.73ns)   --->   "%add_ln813_2999 = add i12 %sext_ln17_1360, i12 %sext_ln17_1401"   --->   Operation 3108 'add' 'add_ln813_2999' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln813_1300 = sext i12 %add_ln813_2999"   --->   Operation 3109 'sext' 'sext_ln813_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3110 [1/1] (0.74ns)   --->   "%add_ln813_3000 = add i13 %sext_ln813_1300, i13 %sext_ln813_1299"   --->   Operation 3110 'add' 'add_ln813_3000' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3111 [1/1] (0.00ns)   --->   "%sext_ln813_1301 = sext i13 %add_ln813_3000"   --->   Operation 3111 'sext' 'sext_ln813_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3001 = add i14 %sext_ln813_1301, i14 %sext_ln813_1298"   --->   Operation 3112 'add' 'add_ln813_3001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3113 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3002 = add i14 %add_ln813_3001, i14 %zext_ln813_136"   --->   Operation 3113 'add' 'add_ln813_3002' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3114 [1/1] (0.73ns)   --->   "%add_ln813_3004 = add i12 %sext_ln17_1432, i12 %sext_ln17_1437"   --->   Operation 3114 'add' 'add_ln813_3004' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln813_1304 = sext i12 %add_ln813_3004"   --->   Operation 3115 'sext' 'sext_ln813_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3116 [1/1] (0.73ns)   --->   "%add_ln813_3005 = add i12 %sext_ln17_1537, i12 %sext_ln17_1552"   --->   Operation 3116 'add' 'add_ln813_3005' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln813_1305 = sext i12 %add_ln813_3005"   --->   Operation 3117 'sext' 'sext_ln813_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3118 [1/1] (0.74ns)   --->   "%add_ln813_3006 = add i13 %sext_ln813_1305, i13 %sext_ln813_1304"   --->   Operation 3118 'add' 'add_ln813_3006' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln813_1306 = sext i13 %add_ln813_3006"   --->   Operation 3119 'sext' 'sext_ln813_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3120 [1/1] (0.72ns)   --->   "%add_ln813_3007 = add i11 %sext_ln813_1297, i11 %sext_ln17_1225"   --->   Operation 3120 'add' 'add_ln813_3007' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln813_1307 = sext i11 %add_ln813_3007"   --->   Operation 3121 'sext' 'sext_ln813_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln813_1308 = sext i11 %add_ln813_3008"   --->   Operation 3122 'sext' 'sext_ln813_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3123 [1/1] (0.73ns)   --->   "%add_ln813_3009 = add i12 %sext_ln813_1308, i12 %sext_ln813_1307"   --->   Operation 3123 'add' 'add_ln813_3009' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln813_1309 = sext i12 %add_ln813_3009"   --->   Operation 3124 'sext' 'sext_ln813_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3125 [1/1] (0.75ns)   --->   "%add_ln813_3010 = add i14 %sext_ln813_1309, i14 %sext_ln813_1306"   --->   Operation 3125 'add' 'add_ln813_3010' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln813_1311 = sext i11 %add_ln813_3011"   --->   Operation 3126 'sext' 'sext_ln813_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln813_1312 = sext i11 %add_ln813_3012"   --->   Operation 3127 'sext' 'sext_ln813_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3128 [1/1] (0.73ns)   --->   "%add_ln813_3013 = add i12 %sext_ln813_1312, i12 %sext_ln813_1311"   --->   Operation 3128 'add' 'add_ln813_3013' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln813_1313 = sext i12 %add_ln813_3013"   --->   Operation 3129 'sext' 'sext_ln813_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln813_1314 = sext i11 %add_ln813_3014"   --->   Operation 3130 'sext' 'sext_ln813_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln813_1315 = sext i11 %add_ln813_3015"   --->   Operation 3131 'sext' 'sext_ln813_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3132 [1/1] (0.73ns)   --->   "%add_ln813_3016 = add i12 %sext_ln813_1315, i12 %sext_ln813_1314"   --->   Operation 3132 'add' 'add_ln813_3016' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln813_1316 = sext i12 %add_ln813_3016"   --->   Operation 3133 'sext' 'sext_ln813_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3134 [1/1] (0.74ns)   --->   "%add_ln813_3017 = add i13 %sext_ln813_1316, i13 %sext_ln813_1313"   --->   Operation 3134 'add' 'add_ln813_3017' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln813_1318 = sext i11 %add_ln813_3019"   --->   Operation 3135 'sext' 'sext_ln813_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln813_1319 = sext i12 %add_ln813_3020"   --->   Operation 3136 'sext' 'sext_ln813_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3137 [1/1] (0.74ns)   --->   "%add_ln813_3021 = add i13 %sext_ln813_1319, i13 %sext_ln813_1318"   --->   Operation 3137 'add' 'add_ln813_3021' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln813_1320 = sext i10 %add_ln813_3022"   --->   Operation 3138 'sext' 'sext_ln813_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln813_1321 = sext i9 %add_ln813_3023"   --->   Operation 3139 'sext' 'sext_ln813_1321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3140 [1/1] (0.72ns)   --->   "%add_ln813_3024 = add i11 %sext_ln813_1321, i11 %sext_ln813_1320"   --->   Operation 3140 'add' 'add_ln813_3024' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln813_1322 = sext i11 %add_ln813_3024"   --->   Operation 3141 'sext' 'sext_ln813_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3025 = add i13 %sext_ln813_1322, i13 %add_ln813_3021"   --->   Operation 3142 'add' 'add_ln813_3025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln813_1323 = sext i9 %add_ln813_3026"   --->   Operation 3143 'sext' 'sext_ln813_1323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln813_1324 = sext i9 %add_ln813_3027"   --->   Operation 3144 'sext' 'sext_ln813_1324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3145 [1/1] (0.71ns)   --->   "%add_ln813_3028 = add i10 %sext_ln813_1324, i10 %sext_ln813_1323"   --->   Operation 3145 'add' 'add_ln813_3028' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln813_1325 = sext i10 %add_ln813_3028"   --->   Operation 3146 'sext' 'sext_ln813_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln813_1326 = sext i8 %add_ln813_3029"   --->   Operation 3147 'sext' 'sext_ln813_1326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln813_1327 = sext i8 %add_ln813_3030"   --->   Operation 3148 'sext' 'sext_ln813_1327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3149 [1/1] (0.70ns)   --->   "%add_ln813_3031 = add i9 %sext_ln813_1327, i9 %sext_ln813_1326"   --->   Operation 3149 'add' 'add_ln813_3031' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln813_1328 = sext i9 %add_ln813_3031"   --->   Operation 3150 'sext' 'sext_ln813_1328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3151 [1/1] (0.72ns)   --->   "%add_ln813_3032 = add i11 %sext_ln813_1328, i11 %sext_ln813_1325"   --->   Operation 3151 'add' 'add_ln813_3032' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln813_1329 = sext i11 %add_ln813_3032"   --->   Operation 3152 'sext' 'sext_ln813_1329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3153 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3033 = add i13 %sext_ln813_1329, i13 %add_ln813_3025"   --->   Operation 3153 'add' 'add_ln813_3033' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i9 %add_ln813_3036"   --->   Operation 3154 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3155 [1/1] (0.71ns)   --->   "%add_ln813_3037 = add i10 %zext_ln813_3, i10 %zext_ln17_2"   --->   Operation 3155 'add' 'add_ln813_3037' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln813_138 = zext i10 %add_ln813_3037"   --->   Operation 3156 'zext' 'zext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3038 = add i11 %zext_ln17_110, i11 %zext_ln17_120"   --->   Operation 3157 'add' 'add_ln813_3038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3158 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3039 = add i11 %add_ln813_3038, i11 %zext_ln17_99"   --->   Operation 3158 'add' 'add_ln813_3039' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln813_139 = zext i11 %add_ln813_3039"   --->   Operation 3159 'zext' 'zext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3160 [1/1] (0.72ns)   --->   "%add_ln813_3040 = add i11 %zext_ln17_134, i11 %zext_ln17_144"   --->   Operation 3160 'add' 'add_ln813_3040' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln813_140 = zext i11 %add_ln813_3040"   --->   Operation 3161 'zext' 'zext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3162 [1/1] (0.72ns)   --->   "%add_ln813_3041 = add i11 %zext_ln17_153, i11 %zext_ln17_190"   --->   Operation 3162 'add' 'add_ln813_3041' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln813_141 = zext i11 %add_ln813_3041"   --->   Operation 3163 'zext' 'zext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3164 [1/1] (0.73ns)   --->   "%add_ln813_3042 = add i12 %zext_ln813_141, i12 %zext_ln813_140"   --->   Operation 3164 'add' 'add_ln813_3042' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln813_142 = zext i12 %add_ln813_3042"   --->   Operation 3165 'zext' 'zext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3166 [1/1] (0.74ns)   --->   "%add_ln813_3043 = add i13 %zext_ln813_142, i13 %zext_ln813_139"   --->   Operation 3166 'add' 'add_ln813_3043' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3167 [1/1] (0.72ns)   --->   "%add_ln813_3044 = add i11 %zext_ln17_192, i11 %zext_ln17_240"   --->   Operation 3167 'add' 'add_ln813_3044' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln813_144 = zext i11 %add_ln813_3044"   --->   Operation 3168 'zext' 'zext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3169 [1/1] (0.72ns)   --->   "%add_ln813_3045 = add i11 %zext_ln17_270, i11 %zext_ln17_92"   --->   Operation 3169 'add' 'add_ln813_3045' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln813_145 = zext i11 %add_ln813_3045"   --->   Operation 3170 'zext' 'zext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3046 = add i12 %zext_ln813_145, i12 %zext_ln813_144"   --->   Operation 3171 'add' 'add_ln813_3046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln813_146 = zext i10 %add_ln813_3047"   --->   Operation 3172 'zext' 'zext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln813_147 = zext i10 %add_ln813_3048"   --->   Operation 3173 'zext' 'zext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3174 [1/1] (0.72ns)   --->   "%add_ln813_3049 = add i11 %zext_ln813_147, i11 %zext_ln813_146"   --->   Operation 3174 'add' 'add_ln813_3049' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln813_148 = zext i11 %add_ln813_3049"   --->   Operation 3175 'zext' 'zext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3176 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3050 = add i12 %zext_ln813_148, i12 %add_ln813_3046"   --->   Operation 3176 'add' 'add_ln813_3050' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln813_151 = zext i9 %add_ln813_3052"   --->   Operation 3177 'zext' 'zext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln813_152 = zext i9 %add_ln813_3053"   --->   Operation 3178 'zext' 'zext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3179 [1/1] (0.71ns)   --->   "%add_ln813_3054 = add i10 %zext_ln813_152, i10 %zext_ln813_151"   --->   Operation 3179 'add' 'add_ln813_3054' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln813_153 = zext i10 %add_ln813_3054"   --->   Operation 3180 'zext' 'zext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3055 = add i9 %zext_ln17_167, i9 %zext_ln17_263"   --->   Operation 3181 'add' 'add_ln813_3055' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln813_154 = zext i7 %add_ln813_3056"   --->   Operation 3182 'zext' 'zext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3183 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_3057 = add i9 %zext_ln813_154, i9 %add_ln813_3055"   --->   Operation 3183 'add' 'add_ln813_3057' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3184 [1/1] (0.00ns)   --->   "%zext_ln813_155 = zext i9 %add_ln813_3057"   --->   Operation 3184 'zext' 'zext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3185 [1/1] (0.72ns)   --->   "%add_ln813_3058 = add i11 %zext_ln813_155, i11 %zext_ln813_153"   --->   Operation 3185 'add' 'add_ln813_3058' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3186 [1/1] (0.73ns)   --->   "%add_ln813_3059 = add i12 %sext_ln17_1231, i12 %sext_ln17_1257"   --->   Operation 3186 'add' 'add_ln813_3059' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln813_1332 = sext i12 %add_ln813_3059"   --->   Operation 3187 'sext' 'sext_ln813_1332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3188 [1/1] (0.73ns)   --->   "%add_ln813_3060 = add i12 %sext_ln17_1276, i12 %sext_ln17_1438"   --->   Operation 3188 'add' 'add_ln813_3060' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln813_1333 = sext i12 %add_ln813_3060"   --->   Operation 3189 'sext' 'sext_ln813_1333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3190 [1/1] (0.74ns)   --->   "%add_ln813_3061 = add i13 %sext_ln813_1333, i13 %sext_ln813_1332"   --->   Operation 3190 'add' 'add_ln813_3061' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln813_1334 = sext i13 %add_ln813_3061"   --->   Operation 3191 'sext' 'sext_ln813_1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3192 [1/1] (0.73ns)   --->   "%add_ln813_3062 = add i12 %sext_ln17_1465, i12 %sext_ln17_1496"   --->   Operation 3192 'add' 'add_ln813_3062' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln813_1335 = sext i12 %add_ln813_3062"   --->   Operation 3193 'sext' 'sext_ln813_1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln813_1336 = sext i11 %add_ln813_3063"   --->   Operation 3194 'sext' 'sext_ln813_1336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3195 [1/1] (0.74ns)   --->   "%add_ln813_3064 = add i13 %sext_ln813_1336, i13 %sext_ln813_1335"   --->   Operation 3195 'add' 'add_ln813_3064' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln813_1337 = sext i13 %add_ln813_3064"   --->   Operation 3196 'sext' 'sext_ln813_1337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3197 [1/1] (0.75ns)   --->   "%add_ln813_3065 = add i14 %sext_ln813_1337, i14 %sext_ln813_1334"   --->   Operation 3197 'add' 'add_ln813_3065' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln813_1340 = sext i11 %add_ln813_3068"   --->   Operation 3198 'sext' 'sext_ln813_1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln813_1341 = sext i11 %add_ln813_3069"   --->   Operation 3199 'sext' 'sext_ln813_1341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3200 [1/1] (0.73ns)   --->   "%add_ln813_3070 = add i12 %sext_ln813_1341, i12 %sext_ln813_1340"   --->   Operation 3200 'add' 'add_ln813_3070' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln813_1342 = sext i12 %add_ln813_3070"   --->   Operation 3201 'sext' 'sext_ln813_1342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln813_1343 = sext i11 %add_ln813_3071"   --->   Operation 3202 'sext' 'sext_ln813_1343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln813_1344 = sext i11 %add_ln813_3072"   --->   Operation 3203 'sext' 'sext_ln813_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3204 [1/1] (0.73ns)   --->   "%add_ln813_3073 = add i12 %sext_ln813_1344, i12 %sext_ln813_1343"   --->   Operation 3204 'add' 'add_ln813_3073' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln813_1345 = sext i12 %add_ln813_3073"   --->   Operation 3205 'sext' 'sext_ln813_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3206 [1/1] (0.74ns)   --->   "%add_ln813_3074 = add i13 %sext_ln813_1345, i13 %sext_ln813_1342"   --->   Operation 3206 'add' 'add_ln813_3074' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln813_1347 = sext i11 %add_ln813_3075"   --->   Operation 3207 'sext' 'sext_ln813_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln813_1348 = sext i11 %add_ln813_3076"   --->   Operation 3208 'sext' 'sext_ln813_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3209 [1/1] (0.73ns)   --->   "%add_ln813_3077 = add i12 %sext_ln813_1348, i12 %sext_ln813_1347"   --->   Operation 3209 'add' 'add_ln813_3077' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln813_1350 = sext i11 %add_ln813_3078"   --->   Operation 3210 'sext' 'sext_ln813_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3211 [1/1] (0.72ns)   --->   "%add_ln813_3079 = add i12 %zext_ln813_138, i12 %sext_ln17_1226"   --->   Operation 3211 'add' 'add_ln813_3079' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln813_1351 = sext i12 %add_ln813_3079"   --->   Operation 3212 'sext' 'sext_ln813_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3213 [1/1] (0.74ns)   --->   "%add_ln813_3080 = add i13 %sext_ln813_1351, i13 %sext_ln813_1350"   --->   Operation 3213 'add' 'add_ln813_3080' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln813_1354 = sext i10 %add_ln813_3083"   --->   Operation 3214 'sext' 'sext_ln813_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln813_1355 = sext i10 %add_ln813_3084"   --->   Operation 3215 'sext' 'sext_ln813_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3216 [1/1] (0.72ns)   --->   "%add_ln813_3085 = add i11 %sext_ln813_1355, i11 %sext_ln813_1354"   --->   Operation 3216 'add' 'add_ln813_3085' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln813_1356 = sext i11 %add_ln813_3085"   --->   Operation 3217 'sext' 'sext_ln813_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln813_1357 = sext i10 %add_ln813_3086"   --->   Operation 3218 'sext' 'sext_ln813_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln813_1358 = sext i10 %add_ln813_3087"   --->   Operation 3219 'sext' 'sext_ln813_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3220 [1/1] (0.72ns)   --->   "%add_ln813_3088 = add i11 %sext_ln813_1358, i11 %sext_ln813_1357"   --->   Operation 3220 'add' 'add_ln813_3088' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln813_1359 = sext i11 %add_ln813_3088"   --->   Operation 3221 'sext' 'sext_ln813_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3222 [1/1] (0.73ns)   --->   "%add_ln813_3089 = add i12 %sext_ln813_1359, i12 %sext_ln813_1356"   --->   Operation 3222 'add' 'add_ln813_3089' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln813_1360 = sext i12 %add_ln813_3089"   --->   Operation 3223 'sext' 'sext_ln813_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln813_1361 = sext i10 %add_ln813_3090"   --->   Operation 3224 'sext' 'sext_ln813_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln813_1362 = sext i10 %add_ln813_3091"   --->   Operation 3225 'sext' 'sext_ln813_1362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3226 [1/1] (0.72ns)   --->   "%add_ln813_3092 = add i11 %sext_ln813_1362, i11 %sext_ln813_1361"   --->   Operation 3226 'add' 'add_ln813_3092' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln813_1363 = sext i11 %add_ln813_3092"   --->   Operation 3227 'sext' 'sext_ln813_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln813_1364 = sext i10 %add_ln813_3093"   --->   Operation 3228 'sext' 'sext_ln813_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln813_1365 = sext i9 %add_ln813_3094"   --->   Operation 3229 'sext' 'sext_ln813_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3230 [1/1] (0.72ns)   --->   "%add_ln813_3095 = add i11 %sext_ln813_1365, i11 %sext_ln813_1364"   --->   Operation 3230 'add' 'add_ln813_3095' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln813_1366 = sext i11 %add_ln813_3095"   --->   Operation 3231 'sext' 'sext_ln813_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3232 [1/1] (0.73ns)   --->   "%add_ln813_3096 = add i12 %sext_ln813_1366, i12 %sext_ln813_1363"   --->   Operation 3232 'add' 'add_ln813_3096' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln813_1367 = sext i12 %add_ln813_3096"   --->   Operation 3233 'sext' 'sext_ln813_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3234 [1/1] (0.74ns)   --->   "%add_ln813_3097 = add i13 %sext_ln813_1367, i13 %sext_ln813_1360"   --->   Operation 3234 'add' 'add_ln813_3097' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3235 [1/1] (0.72ns)   --->   "%add_ln813_3100 = add i11 %zext_ln17_3, i11 1930"   --->   Operation 3235 'add' 'add_ln813_3100' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3236 [1/1] (0.72ns)   --->   "%add_ln813_3101 = add i11 %zext_ln17_36, i11 %zext_ln17_41"   --->   Operation 3236 'add' 'add_ln813_3101' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln813_157 = zext i11 %add_ln813_3101"   --->   Operation 3237 'zext' 'zext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3238 [1/1] (0.72ns)   --->   "%add_ln813_3102 = add i11 %zext_ln17_74, i11 %zext_ln17_125"   --->   Operation 3238 'add' 'add_ln813_3102' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln813_158 = zext i11 %add_ln813_3102"   --->   Operation 3239 'zext' 'zext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3240 [1/1] (0.73ns)   --->   "%add_ln813_3103 = add i12 %zext_ln813_158, i12 %zext_ln813_157"   --->   Operation 3240 'add' 'add_ln813_3103' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln813_159 = zext i12 %add_ln813_3103"   --->   Operation 3241 'zext' 'zext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3242 [1/1] (0.72ns)   --->   "%add_ln813_3104 = add i11 %zext_ln17_159, i11 %zext_ln17_223"   --->   Operation 3242 'add' 'add_ln813_3104' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln813_160 = zext i11 %add_ln813_3104"   --->   Operation 3243 'zext' 'zext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3244 [1/1] (0.72ns)   --->   "%add_ln813_3105 = add i10 %trunc_ln17_262, i10 %zext_ln17_17"   --->   Operation 3244 'add' 'add_ln813_3105' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln813_161 = zext i10 %add_ln813_3105"   --->   Operation 3245 'zext' 'zext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3246 [1/1] (0.73ns)   --->   "%add_ln813_3106 = add i12 %zext_ln813_161, i12 %zext_ln813_160"   --->   Operation 3246 'add' 'add_ln813_3106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln813_162 = zext i12 %add_ln813_3106"   --->   Operation 3247 'zext' 'zext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3107 = add i13 %zext_ln813_162, i13 %zext_ln813_159"   --->   Operation 3248 'add' 'add_ln813_3107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln813_163 = zext i10 %add_ln813_3108"   --->   Operation 3249 'zext' 'zext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln813_164 = zext i10 %add_ln813_3109"   --->   Operation 3250 'zext' 'zext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3251 [1/1] (0.72ns)   --->   "%add_ln813_3110 = add i11 %zext_ln813_164, i11 %zext_ln813_163"   --->   Operation 3251 'add' 'add_ln813_3110' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3252 [1/1] (0.00ns)   --->   "%zext_ln813_165 = zext i11 %add_ln813_3110"   --->   Operation 3252 'zext' 'zext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln813_166 = zext i10 %add_ln813_3111"   --->   Operation 3253 'zext' 'zext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln813_167 = zext i10 %add_ln813_3112"   --->   Operation 3254 'zext' 'zext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3255 [1/1] (0.72ns)   --->   "%add_ln813_3113 = add i11 %zext_ln813_167, i11 %zext_ln813_166"   --->   Operation 3255 'add' 'add_ln813_3113' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln813_168 = zext i11 %add_ln813_3113"   --->   Operation 3256 'zext' 'zext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3257 [1/1] (0.73ns)   --->   "%add_ln813_3114 = add i12 %zext_ln813_168, i12 %zext_ln813_165"   --->   Operation 3257 'add' 'add_ln813_3114' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln813_169 = zext i12 %add_ln813_3114"   --->   Operation 3258 'zext' 'zext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3115 = add i13 %zext_ln813_169, i13 %add_ln813_3107"   --->   Operation 3259 'add' 'add_ln813_3115' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln813_171 = zext i10 %add_ln813_3116"   --->   Operation 3260 'zext' 'zext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln813_172 = zext i10 %add_ln813_3117"   --->   Operation 3261 'zext' 'zext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3118 = add i11 %zext_ln813_172, i11 %zext_ln813_171"   --->   Operation 3262 'add' 'add_ln813_3118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln813_173 = zext i9 %add_ln813_3119"   --->   Operation 3263 'zext' 'zext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3264 [1/1] (0.00ns)   --->   "%zext_ln813_174 = zext i9 %add_ln813_3120"   --->   Operation 3264 'zext' 'zext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3265 [1/1] (0.71ns)   --->   "%add_ln813_3121 = add i10 %zext_ln813_174, i10 %zext_ln813_173"   --->   Operation 3265 'add' 'add_ln813_3121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln813_175 = zext i10 %add_ln813_3121"   --->   Operation 3266 'zext' 'zext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3267 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3122 = add i11 %zext_ln813_175, i11 %add_ln813_3118"   --->   Operation 3267 'add' 'add_ln813_3122' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln813_176 = zext i11 %add_ln813_3122"   --->   Operation 3268 'zext' 'zext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3269 [1/1] (0.00ns)   --->   "%zext_ln813_177 = zext i8 %add_ln813_3123"   --->   Operation 3269 'zext' 'zext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3124 = add i11 %zext_ln17_201, i11 %add_ln813_3100"   --->   Operation 3270 'add' 'add_ln813_3124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3271 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3125 = add i11 %add_ln813_3124, i11 %zext_ln813_177"   --->   Operation 3271 'add' 'add_ln813_3125' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln813_1370 = sext i11 %add_ln813_3125"   --->   Operation 3272 'sext' 'sext_ln813_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3273 [1/1] (0.73ns)   --->   "%add_ln813_3126 = add i12 %sext_ln17_1244, i12 %sext_ln17_1305"   --->   Operation 3273 'add' 'add_ln813_3126' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln813_1371 = sext i12 %add_ln813_3126"   --->   Operation 3274 'sext' 'sext_ln813_1371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3275 [1/1] (0.73ns)   --->   "%add_ln813_3127 = add i12 %sext_ln17_1328, i12 %sext_ln17_1368"   --->   Operation 3275 'add' 'add_ln813_3127' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln813_1372 = sext i12 %add_ln813_3127"   --->   Operation 3276 'sext' 'sext_ln813_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3277 [1/1] (0.74ns)   --->   "%add_ln813_3128 = add i13 %sext_ln813_1372, i13 %sext_ln813_1371"   --->   Operation 3277 'add' 'add_ln813_3128' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln813_1373 = sext i13 %add_ln813_3128"   --->   Operation 3278 'sext' 'sext_ln813_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3129 = add i14 %sext_ln813_1373, i14 %sext_ln813_1370"   --->   Operation 3279 'add' 'add_ln813_3129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3280 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3130 = add i14 %add_ln813_3129, i14 %zext_ln813_176"   --->   Operation 3280 'add' 'add_ln813_3130' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3281 [1/1] (0.73ns)   --->   "%add_ln813_3132 = add i12 %sext_ln17_1374, i12 %sext_ln17_1392"   --->   Operation 3281 'add' 'add_ln813_3132' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln813_1376 = sext i12 %add_ln813_3132"   --->   Operation 3282 'sext' 'sext_ln813_1376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3283 [1/1] (0.73ns)   --->   "%add_ln813_3133 = add i12 %sext_ln17_1413, i12 %sext_ln17_1424"   --->   Operation 3283 'add' 'add_ln813_3133' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln813_1377 = sext i12 %add_ln813_3133"   --->   Operation 3284 'sext' 'sext_ln813_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3285 [1/1] (0.74ns)   --->   "%add_ln813_3134 = add i13 %sext_ln813_1377, i13 %sext_ln813_1376"   --->   Operation 3285 'add' 'add_ln813_3134' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln813_1378 = sext i13 %add_ln813_3134"   --->   Operation 3286 'sext' 'sext_ln813_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3287 [1/1] (0.73ns)   --->   "%add_ln813_3135 = add i12 %sext_ln17_1460, i12 %sext_ln17_1486"   --->   Operation 3287 'add' 'add_ln813_3135' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln813_1379 = sext i12 %add_ln813_3135"   --->   Operation 3288 'sext' 'sext_ln813_1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3289 [1/1] (0.73ns)   --->   "%add_ln813_3136 = add i12 %sext_ln17_1490, i12 %sext_ln17_1544"   --->   Operation 3289 'add' 'add_ln813_3136' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln813_1380 = sext i12 %add_ln813_3136"   --->   Operation 3290 'sext' 'sext_ln813_1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3291 [1/1] (0.74ns)   --->   "%add_ln813_3137 = add i13 %sext_ln813_1380, i13 %sext_ln813_1379"   --->   Operation 3291 'add' 'add_ln813_3137' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln813_1381 = sext i13 %add_ln813_3137"   --->   Operation 3292 'sext' 'sext_ln813_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3293 [1/1] (0.75ns)   --->   "%add_ln813_3138 = add i14 %sext_ln813_1381, i14 %sext_ln813_1378"   --->   Operation 3293 'add' 'add_ln813_3138' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln813_1383 = sext i11 %add_ln813_3139"   --->   Operation 3294 'sext' 'sext_ln813_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln813_1384 = sext i11 %add_ln813_3140"   --->   Operation 3295 'sext' 'sext_ln813_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3296 [1/1] (0.73ns)   --->   "%add_ln813_3141 = add i12 %sext_ln813_1384, i12 %sext_ln813_1383"   --->   Operation 3296 'add' 'add_ln813_3141' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln813_1385 = sext i12 %add_ln813_3141"   --->   Operation 3297 'sext' 'sext_ln813_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln813_1386 = sext i11 %add_ln813_3142"   --->   Operation 3298 'sext' 'sext_ln813_1386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln813_1387 = sext i11 %add_ln813_3143"   --->   Operation 3299 'sext' 'sext_ln813_1387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3300 [1/1] (0.73ns)   --->   "%add_ln813_3144 = add i12 %sext_ln813_1387, i12 %sext_ln813_1386"   --->   Operation 3300 'add' 'add_ln813_3144' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln813_1388 = sext i12 %add_ln813_3144"   --->   Operation 3301 'sext' 'sext_ln813_1388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3302 [1/1] (0.74ns)   --->   "%add_ln813_3145 = add i13 %sext_ln813_1388, i13 %sext_ln813_1385"   --->   Operation 3302 'add' 'add_ln813_3145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln813_1391 = sext i11 %add_ln813_3147"   --->   Operation 3303 'sext' 'sext_ln813_1391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln813_1392 = sext i11 %add_ln813_3148"   --->   Operation 3304 'sext' 'sext_ln813_1392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.73ns)   --->   "%add_ln813_3149 = add i12 %sext_ln813_1392, i12 %sext_ln813_1391"   --->   Operation 3305 'add' 'add_ln813_3149' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln813_1393 = sext i12 %add_ln813_3149"   --->   Operation 3306 'sext' 'sext_ln813_1393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln813_1394 = sext i12 %add_ln813_3150"   --->   Operation 3307 'sext' 'sext_ln813_1394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln813_1395 = sext i12 %add_ln813_3151"   --->   Operation 3308 'sext' 'sext_ln813_1395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3309 [1/1] (0.74ns)   --->   "%add_ln813_3152 = add i13 %sext_ln813_1395, i13 %sext_ln813_1394"   --->   Operation 3309 'add' 'add_ln813_3152' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln813_1396 = sext i13 %add_ln813_3152"   --->   Operation 3310 'sext' 'sext_ln813_1396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3153 = add i14 %sext_ln813_1396, i14 %sext_ln813_1393"   --->   Operation 3311 'add' 'add_ln813_3153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln813_1397 = sext i10 %add_ln813_3154"   --->   Operation 3312 'sext' 'sext_ln813_1397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln813_1398 = sext i10 %add_ln813_3155"   --->   Operation 3313 'sext' 'sext_ln813_1398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3314 [1/1] (0.72ns)   --->   "%add_ln813_3156 = add i11 %sext_ln813_1398, i11 %sext_ln813_1397"   --->   Operation 3314 'add' 'add_ln813_3156' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln813_1399 = sext i11 %add_ln813_3156"   --->   Operation 3315 'sext' 'sext_ln813_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln813_1400 = sext i10 %add_ln813_3157"   --->   Operation 3316 'sext' 'sext_ln813_1400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln813_1401 = sext i8 %add_ln813_3158"   --->   Operation 3317 'sext' 'sext_ln813_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3318 [1/1] (0.72ns)   --->   "%add_ln813_3159 = add i11 %sext_ln813_1401, i11 %sext_ln813_1400"   --->   Operation 3318 'add' 'add_ln813_3159' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln813_1402 = sext i11 %add_ln813_3159"   --->   Operation 3319 'sext' 'sext_ln813_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3320 [1/1] (0.73ns)   --->   "%add_ln813_3160 = add i12 %sext_ln813_1402, i12 %sext_ln813_1399"   --->   Operation 3320 'add' 'add_ln813_3160' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln813_1403 = sext i12 %add_ln813_3160"   --->   Operation 3321 'sext' 'sext_ln813_1403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3322 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3161 = add i14 %sext_ln813_1403, i14 %add_ln813_3153"   --->   Operation 3322 'add' 'add_ln813_3161' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3323 [1/1] (0.00ns)   --->   "%zext_ln813_178 = zext i9 %add_ln813_3164"   --->   Operation 3323 'zext' 'zext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3324 [1/1] (0.71ns)   --->   "%add_ln813_3165 = add i10 %zext_ln813_178, i10 %zext_ln17_6"   --->   Operation 3324 'add' 'add_ln813_3165' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3325 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i10 %add_ln813_3165"   --->   Operation 3325 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3326 [1/1] (0.72ns)   --->   "%add_ln813_3166 = add i11 %zext_ln813_5, i11 %zext_ln17_9"   --->   Operation 3326 'add' 'add_ln813_3166' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3327 [1/1] (0.00ns)   --->   "%zext_ln813_179 = zext i11 %add_ln813_3166"   --->   Operation 3327 'zext' 'zext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3167 = add i11 %zext_ln17_62, i11 %zext_ln17_101"   --->   Operation 3328 'add' 'add_ln813_3167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3329 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3168 = add i11 %add_ln813_3167, i11 %zext_ln17_37"   --->   Operation 3329 'add' 'add_ln813_3168' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln813_180 = zext i11 %add_ln813_3168"   --->   Operation 3330 'zext' 'zext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3331 [1/1] (0.72ns)   --->   "%add_ln813_3169 = add i11 %zext_ln17_141, i11 %zext_ln17_162"   --->   Operation 3331 'add' 'add_ln813_3169' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3332 [1/1] (0.00ns)   --->   "%zext_ln813_181 = zext i11 %add_ln813_3169"   --->   Operation 3332 'zext' 'zext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3333 [1/1] (0.72ns)   --->   "%add_ln813_3170 = add i11 %zext_ln17_168, i11 %zext_ln17_178"   --->   Operation 3333 'add' 'add_ln813_3170' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3334 [1/1] (0.00ns)   --->   "%zext_ln813_182 = zext i11 %add_ln813_3170"   --->   Operation 3334 'zext' 'zext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3171 = add i12 %zext_ln813_182, i12 %zext_ln813_181"   --->   Operation 3335 'add' 'add_ln813_3171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3336 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3172 = add i12 %add_ln813_3171, i12 %zext_ln813_180"   --->   Operation 3336 'add' 'add_ln813_3172' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln813_183 = zext i12 %add_ln813_3172"   --->   Operation 3337 'zext' 'zext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3173 = add i11 %zext_ln17_211, i11 %zext_ln17_252"   --->   Operation 3338 'add' 'add_ln813_3173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln813_184 = zext i10 %add_ln813_3174"   --->   Operation 3339 'zext' 'zext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3340 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3175 = add i11 %zext_ln813_184, i11 %add_ln813_3173"   --->   Operation 3340 'add' 'add_ln813_3175' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln813_185 = zext i11 %add_ln813_3175"   --->   Operation 3341 'zext' 'zext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln813_186 = zext i10 %add_ln813_3176"   --->   Operation 3342 'zext' 'zext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln813_187 = zext i10 %add_ln813_3177"   --->   Operation 3343 'zext' 'zext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3344 [1/1] (0.72ns)   --->   "%add_ln813_3178 = add i11 %zext_ln813_187, i11 %zext_ln813_186"   --->   Operation 3344 'add' 'add_ln813_3178' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln813_188 = zext i11 %add_ln813_3178"   --->   Operation 3345 'zext' 'zext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3346 [1/1] (0.73ns)   --->   "%add_ln813_3179 = add i12 %zext_ln813_188, i12 %zext_ln813_185"   --->   Operation 3346 'add' 'add_ln813_3179' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln813_189 = zext i12 %add_ln813_3179"   --->   Operation 3347 'zext' 'zext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3348 [1/1] (0.74ns)   --->   "%add_ln813_3180 = add i13 %zext_ln813_189, i13 %zext_ln813_183"   --->   Operation 3348 'add' 'add_ln813_3180' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3349 [1/1] (0.00ns)   --->   "%zext_ln813_191 = zext i10 %add_ln813_3181"   --->   Operation 3349 'zext' 'zext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3350 [1/1] (0.00ns)   --->   "%zext_ln813_192 = zext i10 %add_ln813_3182"   --->   Operation 3350 'zext' 'zext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3351 [1/1] (0.72ns)   --->   "%add_ln813_3183 = add i11 %zext_ln813_192, i11 %zext_ln813_191"   --->   Operation 3351 'add' 'add_ln813_3183' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln813_193 = zext i11 %add_ln813_3183"   --->   Operation 3352 'zext' 'zext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln813_194 = zext i9 %add_ln813_3184"   --->   Operation 3353 'zext' 'zext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3185 = add i12 %zext_ln17_53, i12 %sext_ln17_1240"   --->   Operation 3354 'add' 'add_ln813_3185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3355 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3186 = add i12 %add_ln813_3185, i12 %zext_ln813_194"   --->   Operation 3355 'add' 'add_ln813_3186' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln813_1405 = sext i12 %add_ln813_3186"   --->   Operation 3356 'sext' 'sext_ln813_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3357 [1/1] (0.74ns)   --->   "%add_ln813_3187 = add i13 %sext_ln813_1405, i13 %zext_ln813_193"   --->   Operation 3357 'add' 'add_ln813_3187' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3358 [1/1] (0.73ns)   --->   "%add_ln813_3188 = add i12 %sext_ln17_1277, i12 %sext_ln17_1344"   --->   Operation 3358 'add' 'add_ln813_3188' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln813_1407 = sext i12 %add_ln813_3188"   --->   Operation 3359 'sext' 'sext_ln813_1407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3360 [1/1] (0.73ns)   --->   "%add_ln813_3189 = add i12 %sext_ln17_1380, i12 %sext_ln17_1385"   --->   Operation 3360 'add' 'add_ln813_3189' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln813_1408 = sext i12 %add_ln813_3189"   --->   Operation 3361 'sext' 'sext_ln813_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3362 [1/1] (0.74ns)   --->   "%add_ln813_3190 = add i13 %sext_ln813_1408, i13 %sext_ln813_1407"   --->   Operation 3362 'add' 'add_ln813_3190' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln813_1409 = sext i13 %add_ln813_3190"   --->   Operation 3363 'sext' 'sext_ln813_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3364 [1/1] (0.73ns)   --->   "%add_ln813_3191 = add i12 %sext_ln17_1454, i12 %sext_ln17_1505"   --->   Operation 3364 'add' 'add_ln813_3191' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln813_1410 = sext i12 %add_ln813_3191"   --->   Operation 3365 'sext' 'sext_ln813_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3366 [1/1] (0.73ns)   --->   "%add_ln813_3192 = add i12 %sext_ln17_1510, i12 %sext_ln17_1521"   --->   Operation 3366 'add' 'add_ln813_3192' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln813_1411 = sext i12 %add_ln813_3192"   --->   Operation 3367 'sext' 'sext_ln813_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3368 [1/1] (0.74ns)   --->   "%add_ln813_3193 = add i13 %sext_ln813_1411, i13 %sext_ln813_1410"   --->   Operation 3368 'add' 'add_ln813_3193' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln813_1412 = sext i13 %add_ln813_3193"   --->   Operation 3369 'sext' 'sext_ln813_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3370 [1/1] (0.75ns)   --->   "%add_ln813_3194 = add i14 %sext_ln813_1412, i14 %sext_ln813_1409"   --->   Operation 3370 'add' 'add_ln813_3194' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3371 [1/1] (0.73ns)   --->   "%add_ln813_3197 = add i12 %sext_ln17_1549, i12 %sext_ln17_1555"   --->   Operation 3371 'add' 'add_ln813_3197' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln813_1415 = sext i12 %add_ln813_3197"   --->   Operation 3372 'sext' 'sext_ln813_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3373 [1/1] (0.74ns)   --->   "%add_ln813_3198 = add i13 %sext_ln813_1415, i13 %sext_ln17_1534"   --->   Operation 3373 'add' 'add_ln813_3198' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3374 [1/1] (0.73ns)   --->   "%add_ln813_3199 = add i12 %zext_ln813_179, i12 %sext_ln17_1245"   --->   Operation 3374 'add' 'add_ln813_3199' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln813_1421 = sext i11 %add_ln813_3203"   --->   Operation 3375 'sext' 'sext_ln813_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln813_1422 = sext i11 %add_ln813_3204"   --->   Operation 3376 'sext' 'sext_ln813_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3377 [1/1] (0.73ns)   --->   "%add_ln813_3205 = add i12 %sext_ln813_1422, i12 %sext_ln813_1421"   --->   Operation 3377 'add' 'add_ln813_3205' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln813_1423 = sext i12 %add_ln813_3205"   --->   Operation 3378 'sext' 'sext_ln813_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln813_1424 = sext i11 %add_ln813_3206"   --->   Operation 3379 'sext' 'sext_ln813_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln813_1425 = sext i11 %add_ln813_3207"   --->   Operation 3380 'sext' 'sext_ln813_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3381 [1/1] (0.73ns)   --->   "%add_ln813_3208 = add i12 %sext_ln813_1425, i12 %sext_ln813_1424"   --->   Operation 3381 'add' 'add_ln813_3208' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln813_1426 = sext i12 %add_ln813_3208"   --->   Operation 3382 'sext' 'sext_ln813_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3383 [1/1] (0.74ns)   --->   "%add_ln813_3209 = add i13 %sext_ln813_1426, i13 %sext_ln813_1423"   --->   Operation 3383 'add' 'add_ln813_3209' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln813_1428 = sext i10 %add_ln813_3211"   --->   Operation 3384 'sext' 'sext_ln813_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln813_1429 = sext i10 %add_ln813_3212"   --->   Operation 3385 'sext' 'sext_ln813_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3386 [1/1] (0.72ns)   --->   "%add_ln813_3213 = add i11 %sext_ln813_1429, i11 %sext_ln813_1428"   --->   Operation 3386 'add' 'add_ln813_3213' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln813_1430 = sext i11 %add_ln813_3213"   --->   Operation 3387 'sext' 'sext_ln813_1430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln813_1431 = sext i10 %add_ln813_3214"   --->   Operation 3388 'sext' 'sext_ln813_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln813_1432 = sext i10 %add_ln813_3215"   --->   Operation 3389 'sext' 'sext_ln813_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3390 [1/1] (0.72ns)   --->   "%add_ln813_3216 = add i11 %sext_ln813_1432, i11 %sext_ln813_1431"   --->   Operation 3390 'add' 'add_ln813_3216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln813_1433 = sext i11 %add_ln813_3216"   --->   Operation 3391 'sext' 'sext_ln813_1433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3392 [1/1] (0.73ns)   --->   "%add_ln813_3217 = add i12 %sext_ln813_1433, i12 %sext_ln813_1430"   --->   Operation 3392 'add' 'add_ln813_3217' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln813_1434 = sext i12 %add_ln813_3217"   --->   Operation 3393 'sext' 'sext_ln813_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln813_1435 = sext i10 %add_ln813_3218"   --->   Operation 3394 'sext' 'sext_ln813_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln813_1436 = sext i9 %add_ln813_3219"   --->   Operation 3395 'sext' 'sext_ln813_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3220 = add i11 %sext_ln813_1436, i11 %sext_ln813_1435"   --->   Operation 3396 'add' 'add_ln813_3220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3221 = add i9 %sext_ln17_1515, i9 %sext_ln17_1266"   --->   Operation 3397 'add' 'add_ln813_3221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln813_1437 = sext i7 %add_ln813_3222"   --->   Operation 3398 'sext' 'sext_ln813_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3399 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_3223 = add i9 %sext_ln813_1437, i9 %add_ln813_3221"   --->   Operation 3399 'add' 'add_ln813_3223' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln813_1438 = sext i9 %add_ln813_3223"   --->   Operation 3400 'sext' 'sext_ln813_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3401 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3224 = add i11 %sext_ln813_1438, i11 %add_ln813_3220"   --->   Operation 3401 'add' 'add_ln813_3224' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln813_1439 = sext i11 %add_ln813_3224"   --->   Operation 3402 'sext' 'sext_ln813_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3403 [1/1] (0.74ns)   --->   "%add_ln813_3225 = add i13 %sext_ln813_1439, i13 %sext_ln813_1434"   --->   Operation 3403 'add' 'add_ln813_3225' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3404 [1/1] (0.72ns)   --->   "%add_ln813_3228 = add i11 %zext_ln17_30, i11 %zext_ln17_42"   --->   Operation 3404 'add' 'add_ln813_3228' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3405 [1/1] (0.00ns)   --->   "%zext_ln813_195 = zext i11 %add_ln813_3228"   --->   Operation 3405 'zext' 'zext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3406 [1/1] (0.72ns)   --->   "%add_ln813_3229 = add i11 %zext_ln17_58, i11 %zext_ln17_70"   --->   Operation 3406 'add' 'add_ln813_3229' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln813_196 = zext i11 %add_ln813_3229"   --->   Operation 3407 'zext' 'zext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3408 [1/1] (0.73ns)   --->   "%add_ln813_3230 = add i12 %zext_ln813_196, i12 %zext_ln813_195"   --->   Operation 3408 'add' 'add_ln813_3230' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3409 [1/1] (0.72ns)   --->   "%add_ln813_3231 = add i11 %zext_ln17_78, i11 %zext_ln17_93"   --->   Operation 3409 'add' 'add_ln813_3231' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln813_198 = zext i11 %add_ln813_3231"   --->   Operation 3410 'zext' 'zext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3411 [1/1] (0.72ns)   --->   "%add_ln813_3232 = add i11 %zext_ln17_96, i11 %zext_ln17_155"   --->   Operation 3411 'add' 'add_ln813_3232' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3412 [1/1] (0.00ns)   --->   "%zext_ln813_199 = zext i11 %add_ln813_3232"   --->   Operation 3412 'zext' 'zext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3413 [1/1] (0.73ns)   --->   "%add_ln813_3233 = add i12 %zext_ln813_199, i12 %zext_ln813_198"   --->   Operation 3413 'add' 'add_ln813_3233' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3235 = add i11 %zext_ln17_224, i11 %zext_ln17_253"   --->   Operation 3414 'add' 'add_ln813_3235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3415 [1/1] (0.72ns)   --->   "%add_ln813_3236 = add i10 %trunc_ln17_259, i10 %zext_ln17_10"   --->   Operation 3415 'add' 'add_ln813_3236' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln813_201 = zext i10 %add_ln813_3236"   --->   Operation 3416 'zext' 'zext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3417 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3237 = add i11 %zext_ln813_201, i11 %add_ln813_3235"   --->   Operation 3417 'add' 'add_ln813_3237' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln813_202 = zext i11 %add_ln813_3237"   --->   Operation 3418 'zext' 'zext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln813_203 = zext i10 %add_ln813_3238"   --->   Operation 3419 'zext' 'zext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3420 [1/1] (0.00ns)   --->   "%zext_ln813_204 = zext i10 %add_ln813_3239"   --->   Operation 3420 'zext' 'zext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3421 [1/1] (0.72ns)   --->   "%add_ln813_3240 = add i11 %zext_ln813_204, i11 %zext_ln813_203"   --->   Operation 3421 'add' 'add_ln813_3240' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln813_205 = zext i11 %add_ln813_3240"   --->   Operation 3422 'zext' 'zext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3423 [1/1] (0.73ns)   --->   "%add_ln813_3241 = add i12 %zext_ln813_205, i12 %zext_ln813_202"   --->   Operation 3423 'add' 'add_ln813_3241' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln813_208 = zext i10 %add_ln813_3243"   --->   Operation 3424 'zext' 'zext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln813_209 = zext i10 %add_ln813_3244"   --->   Operation 3425 'zext' 'zext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3426 [1/1] (0.72ns)   --->   "%add_ln813_3245 = add i11 %zext_ln813_209, i11 %zext_ln813_208"   --->   Operation 3426 'add' 'add_ln813_3245' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln813_210 = zext i11 %add_ln813_3245"   --->   Operation 3427 'zext' 'zext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln813_211 = zext i10 %add_ln813_3246"   --->   Operation 3428 'zext' 'zext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3247 = add i12 %zext_ln17_107, i12 %sext_ln17_1221"   --->   Operation 3429 'add' 'add_ln813_3247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3430 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3248 = add i12 %add_ln813_3247, i12 %zext_ln813_211"   --->   Operation 3430 'add' 'add_ln813_3248' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln813_1442 = sext i12 %add_ln813_3248"   --->   Operation 3431 'sext' 'sext_ln813_1442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3432 [1/1] (0.74ns)   --->   "%add_ln813_3249 = add i13 %sext_ln813_1442, i13 %zext_ln813_210"   --->   Operation 3432 'add' 'add_ln813_3249' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3433 [1/1] (0.73ns)   --->   "%add_ln813_3250 = add i12 %sext_ln17_1306, i12 %sext_ln17_1323"   --->   Operation 3433 'add' 'add_ln813_3250' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln813_1444 = sext i12 %add_ln813_3250"   --->   Operation 3434 'sext' 'sext_ln813_1444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3435 [1/1] (0.73ns)   --->   "%add_ln813_3251 = add i12 %sext_ln17_1335, i12 %sext_ln17_1357"   --->   Operation 3435 'add' 'add_ln813_3251' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln813_1445 = sext i12 %add_ln813_3251"   --->   Operation 3436 'sext' 'sext_ln813_1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3437 [1/1] (0.74ns)   --->   "%add_ln813_3252 = add i13 %sext_ln813_1445, i13 %sext_ln813_1444"   --->   Operation 3437 'add' 'add_ln813_3252' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln813_1446 = sext i13 %add_ln813_3252"   --->   Operation 3438 'sext' 'sext_ln813_1446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3439 [1/1] (0.73ns)   --->   "%add_ln813_3253 = add i12 %sext_ln17_1365, i12 %sext_ln17_1375"   --->   Operation 3439 'add' 'add_ln813_3253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln813_1447 = sext i12 %add_ln813_3253"   --->   Operation 3440 'sext' 'sext_ln813_1447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3441 [1/1] (0.73ns)   --->   "%add_ln813_3254 = add i12 %sext_ln17_1448, i12 %sext_ln17_1528"   --->   Operation 3441 'add' 'add_ln813_3254' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln813_1448 = sext i12 %add_ln813_3254"   --->   Operation 3442 'sext' 'sext_ln813_1448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3443 [1/1] (0.74ns)   --->   "%add_ln813_3255 = add i13 %sext_ln813_1448, i13 %sext_ln813_1447"   --->   Operation 3443 'add' 'add_ln813_3255' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln813_1449 = sext i13 %add_ln813_3255"   --->   Operation 3444 'sext' 'sext_ln813_1449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3445 [1/1] (0.75ns)   --->   "%add_ln813_3256 = add i14 %sext_ln813_1449, i14 %sext_ln813_1446"   --->   Operation 3445 'add' 'add_ln813_3256' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3446 [1/1] (0.73ns)   --->   "%add_ln813_3259 = add i12 %sext_ln17_1535, i12 %sext_ln17_1539"   --->   Operation 3446 'add' 'add_ln813_3259' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln813_1452 = sext i12 %add_ln813_3259"   --->   Operation 3447 'sext' 'sext_ln813_1452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3448 [1/1] (0.73ns)   --->   "%add_ln813_3260 = add i12 %sext_ln17_1550, i12 %sext_ln17_1217"   --->   Operation 3448 'add' 'add_ln813_3260' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln813_1453 = sext i12 %add_ln813_3260"   --->   Operation 3449 'sext' 'sext_ln813_1453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3450 [1/1] (0.74ns)   --->   "%add_ln813_3261 = add i13 %sext_ln813_1453, i13 %sext_ln813_1452"   --->   Operation 3450 'add' 'add_ln813_3261' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln813_1454 = sext i13 %add_ln813_3261"   --->   Operation 3451 'sext' 'sext_ln813_1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln813_1455 = sext i11 %add_ln813_3262"   --->   Operation 3452 'sext' 'sext_ln813_1455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln813_1456 = sext i11 %add_ln813_3263"   --->   Operation 3453 'sext' 'sext_ln813_1456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3454 [1/1] (0.73ns)   --->   "%add_ln813_3264 = add i12 %sext_ln813_1456, i12 %sext_ln813_1455"   --->   Operation 3454 'add' 'add_ln813_3264' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln813_1457 = sext i12 %add_ln813_3264"   --->   Operation 3455 'sext' 'sext_ln813_1457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3456 [1/1] (0.75ns)   --->   "%add_ln813_3265 = add i14 %sext_ln813_1457, i14 %sext_ln813_1454"   --->   Operation 3456 'add' 'add_ln813_3265' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln813_1459 = sext i11 %add_ln813_3266"   --->   Operation 3457 'sext' 'sext_ln813_1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln813_1460 = sext i11 %add_ln813_3267"   --->   Operation 3458 'sext' 'sext_ln813_1460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3459 [1/1] (0.73ns)   --->   "%add_ln813_3268 = add i12 %sext_ln813_1460, i12 %sext_ln813_1459"   --->   Operation 3459 'add' 'add_ln813_3268' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln813_1461 = sext i12 %add_ln813_3268"   --->   Operation 3460 'sext' 'sext_ln813_1461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln813_1462 = sext i11 %add_ln813_3269"   --->   Operation 3461 'sext' 'sext_ln813_1462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln813_1463 = sext i11 %add_ln813_3270"   --->   Operation 3462 'sext' 'sext_ln813_1463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3463 [1/1] (0.73ns)   --->   "%add_ln813_3271 = add i12 %sext_ln813_1463, i12 %sext_ln813_1462"   --->   Operation 3463 'add' 'add_ln813_3271' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln813_1464 = sext i12 %add_ln813_3271"   --->   Operation 3464 'sext' 'sext_ln813_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3465 [1/1] (0.74ns)   --->   "%add_ln813_3272 = add i13 %sext_ln813_1464, i13 %sext_ln813_1461"   --->   Operation 3465 'add' 'add_ln813_3272' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln813_1466 = sext i10 %add_ln813_3274"   --->   Operation 3466 'sext' 'sext_ln813_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln813_1467 = sext i10 %add_ln813_3275"   --->   Operation 3467 'sext' 'sext_ln813_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3468 [1/1] (0.72ns)   --->   "%add_ln813_3276 = add i11 %sext_ln813_1467, i11 %sext_ln813_1466"   --->   Operation 3468 'add' 'add_ln813_3276' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln813_1468 = sext i11 %add_ln813_3276"   --->   Operation 3469 'sext' 'sext_ln813_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln813_1469 = sext i10 %add_ln813_3277"   --->   Operation 3470 'sext' 'sext_ln813_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln813_1470 = sext i10 %add_ln813_3278"   --->   Operation 3471 'sext' 'sext_ln813_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3472 [1/1] (0.72ns)   --->   "%add_ln813_3279 = add i11 %sext_ln813_1470, i11 %sext_ln813_1469"   --->   Operation 3472 'add' 'add_ln813_3279' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln813_1471 = sext i11 %add_ln813_3279"   --->   Operation 3473 'sext' 'sext_ln813_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3474 [1/1] (0.73ns)   --->   "%add_ln813_3280 = add i12 %sext_ln813_1471, i12 %sext_ln813_1468"   --->   Operation 3474 'add' 'add_ln813_3280' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln813_1472 = sext i12 %add_ln813_3280"   --->   Operation 3475 'sext' 'sext_ln813_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln813_1473 = sext i9 %add_ln813_3281"   --->   Operation 3476 'sext' 'sext_ln813_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln813_1474 = sext i9 %add_ln813_3282"   --->   Operation 3477 'sext' 'sext_ln813_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3478 [1/1] (0.71ns)   --->   "%add_ln813_3283 = add i10 %sext_ln813_1474, i10 %sext_ln813_1473"   --->   Operation 3478 'add' 'add_ln813_3283' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln813_1475 = sext i10 %add_ln813_3283"   --->   Operation 3479 'sext' 'sext_ln813_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln813_1476 = sext i8 %add_ln813_3284"   --->   Operation 3480 'sext' 'sext_ln813_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln813_1478 = sext i8 %add_ln813_3286"   --->   Operation 3481 'sext' 'sext_ln813_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.70ns)   --->   "%add_ln813_3287 = add i9 %sext_ln813_1478, i9 %sext_ln813_1476"   --->   Operation 3482 'add' 'add_ln813_3287' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln813_1479 = sext i9 %add_ln813_3287"   --->   Operation 3483 'sext' 'sext_ln813_1479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3484 [1/1] (0.72ns)   --->   "%add_ln813_3288 = add i11 %sext_ln813_1479, i11 %sext_ln813_1475"   --->   Operation 3484 'add' 'add_ln813_3288' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln813_1480 = sext i11 %add_ln813_3288"   --->   Operation 3485 'sext' 'sext_ln813_1480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3486 [1/1] (0.74ns)   --->   "%add_ln813_3289 = add i13 %sext_ln813_1480, i13 %sext_ln813_1472"   --->   Operation 3486 'add' 'add_ln813_3289' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 3487 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i13 %add_ln813_2659"   --->   Operation 3487 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i12 %add_ln813_2666"   --->   Operation 3488 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3489 [1/1] (0.75ns)   --->   "%add_ln813_2667 = add i14 %zext_ln813_16, i14 %zext_ln813_10"   --->   Operation 3489 'add' 'add_ln813_2667' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i14 %add_ln813_2667"   --->   Operation 3490 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3491 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i11 %add_ln813_2674"   --->   Operation 3491 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln813_1133 = sext i14 %add_ln813_2681"   --->   Operation 3492 'sext' 'sext_ln813_1133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3493 [1/1] (0.76ns)   --->   "%add_ln813_2682 = add i15 %sext_ln813_1133, i15 %zext_ln813_24"   --->   Operation 3493 'add' 'add_ln813_2682' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln813_1134 = sext i15 %add_ln813_2682"   --->   Operation 3494 'sext' 'sext_ln813_1134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2683 = add i16 %sext_ln813_1134, i16 %zext_ln813_17"   --->   Operation 3495 'add' 'add_ln813_2683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln813_1141 = sext i14 %add_ln813_2690"   --->   Operation 3496 'sext' 'sext_ln813_1141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln813_1148 = sext i13 %add_ln813_2697"   --->   Operation 3497 'sext' 'sext_ln813_1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2698 = add i15 %sext_ln813_1148, i15 %sext_ln813_1141"   --->   Operation 3498 'add' 'add_ln813_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln813_1159 = sext i13 %add_ln813_2713"   --->   Operation 3499 'sext' 'sext_ln813_1159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3500 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2714 = add i15 %sext_ln813_1159, i15 %add_ln813_2698"   --->   Operation 3500 'add' 'add_ln813_2714' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln813_1160 = sext i15 %add_ln813_2714"   --->   Operation 3501 'sext' 'sext_ln813_1160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3502 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V = add i16 %sext_ln813_1160, i16 %add_ln813_2683"   --->   Operation 3502 'add' 'res_V' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln813_39 = zext i13 %add_ln813_2730"   --->   Operation 3503 'zext' 'zext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln813_1165 = sext i14 %add_ln813_2745"   --->   Operation 3504 'sext' 'sext_ln813_1165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3505 [1/1] (0.76ns)   --->   "%add_ln813_2746 = add i15 %sext_ln813_1165, i15 %zext_ln813_39"   --->   Operation 3505 'add' 'add_ln813_2746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3506 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i15 %add_ln813_2746"   --->   Operation 3506 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln813_1166 = sext i15 %add_ln813_2746"   --->   Operation 3507 'sext' 'sext_ln813_1166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln813_1181 = sext i14 %add_ln813_2761"   --->   Operation 3508 'sext' 'sext_ln813_1181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln813_1184 = sext i12 %add_ln813_2764"   --->   Operation 3509 'sext' 'sext_ln813_1184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln813_1186 = sext i11 %add_ln813_2767"   --->   Operation 3510 'sext' 'sext_ln813_1186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2768 = add i13 %sext_ln813_1186, i13 %sext_ln813_1184"   --->   Operation 3511 'add' 'add_ln813_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln813_1194 = sext i11 %add_ln813_2776"   --->   Operation 3512 'sext' 'sext_ln813_1194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3513 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2777 = add i13 %sext_ln813_1194, i13 %add_ln813_2768"   --->   Operation 3513 'add' 'add_ln813_2777' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln813_1195 = sext i13 %add_ln813_2777"   --->   Operation 3514 'sext' 'sext_ln813_1195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3515 [1/1] (0.76ns)   --->   "%add_ln813_2778 = add i15 %sext_ln813_1195, i15 %sext_ln813_1181"   --->   Operation 3515 'add' 'add_ln813_2778' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = trunc i15 %add_ln813_2778"   --->   Operation 3516 'trunc' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln813_1196 = sext i15 %add_ln813_2778"   --->   Operation 3517 'sext' 'sext_ln813_1196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3518 [1/1] (0.12ns)   --->   "%xor_ln813 = xor i1 %trunc_ln813_1, i1 %trunc_ln813"   --->   Operation 3518 'xor' 'xor_ln813' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3519 [1/1] (0.77ns)   --->   "%res_V_1 = add i16 %sext_ln813_1196, i16 %sext_ln813_1166"   --->   Operation 3519 'add' 'res_V_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln813_61 = zext i13 %add_ln813_2795"   --->   Operation 3520 'zext' 'zext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3521 [1/1] (0.00ns)   --->   "%zext_ln813_68 = zext i12 %add_ln813_2802"   --->   Operation 3521 'zext' 'zext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_1202 = sext i14 %add_ln813_2809"   --->   Operation 3522 'sext' 'sext_ln813_1202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2810 = add i15 %sext_ln813_1202, i15 %zext_ln813_68"   --->   Operation 3523 'add' 'add_ln813_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3524 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2811 = add i15 %add_ln813_2810, i15 %zext_ln813_61"   --->   Operation 3524 'add' 'add_ln813_2811' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln813_1203 = sext i15 %add_ln813_2811"   --->   Operation 3525 'sext' 'sext_ln813_1203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln813_1210 = sext i14 %add_ln813_2818"   --->   Operation 3526 'sext' 'sext_ln813_1210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln813_1217 = sext i13 %add_ln813_2825"   --->   Operation 3527 'sext' 'sext_ln813_1217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2826 = add i15 %sext_ln813_1217, i15 %sext_ln813_1210"   --->   Operation 3528 'add' 'add_ln813_2826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln813_1228 = sext i13 %add_ln813_2841"   --->   Operation 3529 'sext' 'sext_ln813_1228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3530 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2842 = add i15 %sext_ln813_1228, i15 %add_ln813_2826"   --->   Operation 3530 'add' 'add_ln813_2842' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_1229 = sext i15 %add_ln813_2842"   --->   Operation 3531 'sext' 'sext_ln813_1229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3532 [1/1] (0.77ns)   --->   "%res_V_2 = add i16 %sext_ln813_1229, i16 %sext_ln813_1203"   --->   Operation 3532 'add' 'res_V_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln813_83 = zext i13 %add_ln813_2859"   --->   Operation 3533 'zext' 'zext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln813_1233 = sext i14 %add_ln813_2874"   --->   Operation 3534 'sext' 'sext_ln813_1233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3535 [1/1] (0.76ns)   --->   "%add_ln813_2875 = add i15 %sext_ln813_1233, i15 %zext_ln813_83"   --->   Operation 3535 'add' 'add_ln813_2875' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln813_1234 = sext i15 %add_ln813_2875"   --->   Operation 3536 'sext' 'sext_ln813_1234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln813_1241 = sext i14 %add_ln813_2882"   --->   Operation 3537 'sext' 'sext_ln813_1241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln813_1248 = sext i13 %add_ln813_2889"   --->   Operation 3538 'sext' 'sext_ln813_1248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2890 = add i15 %sext_ln813_1248, i15 %sext_ln813_1241"   --->   Operation 3539 'add' 'add_ln813_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln813_1261 = sext i14 %add_ln813_2905"   --->   Operation 3540 'sext' 'sext_ln813_1261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3541 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2906 = add i15 %sext_ln813_1261, i15 %add_ln813_2890"   --->   Operation 3541 'add' 'add_ln813_2906' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln813_1262 = sext i15 %add_ln813_2906"   --->   Operation 3542 'sext' 'sext_ln813_1262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3543 [1/1] (0.77ns)   --->   "%res_V_3 = add i16 %sext_ln813_1262, i16 %sext_ln813_1234"   --->   Operation 3543 'add' 'res_V_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln813_95 = zext i11 %add_ln813_2911"   --->   Operation 3544 'zext' 'zext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln813_98 = zext i12 %add_ln813_2914"   --->   Operation 3545 'zext' 'zext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2915 = add i13 %zext_ln813_98, i13 %zext_ln813_95"   --->   Operation 3546 'add' 'add_ln813_2915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln813_105 = zext i12 %add_ln813_2922"   --->   Operation 3547 'zext' 'zext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3548 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2923 = add i13 %zext_ln813_105, i13 %add_ln813_2915"   --->   Operation 3548 'add' 'add_ln813_2923' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln813_106 = zext i13 %add_ln813_2923"   --->   Operation 3549 'zext' 'zext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3550 [1/1] (0.00ns)   --->   "%zext_ln813_113 = zext i12 %add_ln813_2930"   --->   Operation 3550 'zext' 'zext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln813_116 = zext i9 %add_ln813_2933"   --->   Operation 3551 'zext' 'zext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln813_1266 = sext i13 %add_ln813_2936"   --->   Operation 3552 'sext' 'sext_ln813_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2937 = add i14 %sext_ln813_1266, i14 %zext_ln813_116"   --->   Operation 3553 'add' 'add_ln813_2937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3554 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2938 = add i14 %add_ln813_2937, i14 %zext_ln813_113"   --->   Operation 3554 'add' 'add_ln813_2938' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln813_1267 = sext i14 %add_ln813_2938"   --->   Operation 3555 'sext' 'sext_ln813_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3556 [1/1] (0.76ns)   --->   "%add_ln813_2939 = add i15 %sext_ln813_1267, i15 %zext_ln813_106"   --->   Operation 3556 'add' 'add_ln813_2939' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln813_1268 = sext i15 %add_ln813_2939"   --->   Operation 3557 'sext' 'sext_ln813_1268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln813_1275 = sext i14 %add_ln813_2946"   --->   Operation 3558 'sext' 'sext_ln813_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln813_1282 = sext i13 %add_ln813_2953"   --->   Operation 3559 'sext' 'sext_ln813_1282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3560 [1/1] (0.76ns)   --->   "%add_ln813_2954 = add i15 %sext_ln813_1282, i15 %sext_ln813_1275"   --->   Operation 3560 'add' 'add_ln813_2954' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln813_1283 = sext i15 %add_ln813_2954"   --->   Operation 3561 'sext' 'sext_ln813_1283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln813_1296 = sext i14 %add_ln813_2969"   --->   Operation 3562 'sext' 'sext_ln813_1296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2970 = add i16 %sext_ln813_1296, i16 %sext_ln813_1283"   --->   Operation 3563 'add' 'add_ln813_2970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_4 = add i16 %add_ln813_2970, i16 %sext_ln813_1268"   --->   Operation 3564 'add' 'res_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3565 [1/1] (0.00ns)   --->   "%zext_ln813_130 = zext i13 %add_ln813_2987"   --->   Operation 3565 'zext' 'zext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln813_1302 = sext i14 %add_ln813_3002"   --->   Operation 3566 'sext' 'sext_ln813_1302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3567 [1/1] (0.76ns)   --->   "%add_ln813_3003 = add i15 %sext_ln813_1302, i15 %zext_ln813_130"   --->   Operation 3567 'add' 'add_ln813_3003' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = trunc i15 %add_ln813_3003"   --->   Operation 3568 'trunc' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln813_1303 = sext i15 %add_ln813_3003"   --->   Operation 3569 'sext' 'sext_ln813_1303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln813_1310 = sext i14 %add_ln813_3010"   --->   Operation 3570 'sext' 'sext_ln813_1310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln813_1317 = sext i13 %add_ln813_3017"   --->   Operation 3571 'sext' 'sext_ln813_1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3018 = add i15 %sext_ln813_1317, i15 %sext_ln813_1310"   --->   Operation 3572 'add' 'add_ln813_3018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln813_1330 = sext i13 %add_ln813_3033"   --->   Operation 3573 'sext' 'sext_ln813_1330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3574 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3034 = add i15 %sext_ln813_1330, i15 %add_ln813_3018"   --->   Operation 3574 'add' 'add_ln813_3034' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3575 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i15 %add_ln813_3034"   --->   Operation 3575 'trunc' 'trunc_ln813_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln813_1331 = sext i15 %add_ln813_3034"   --->   Operation 3576 'sext' 'sext_ln813_1331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3577 [1/1] (0.12ns)   --->   "%xor_ln813_1 = xor i1 %trunc_ln813_3, i1 %trunc_ln813_2"   --->   Operation 3577 'xor' 'xor_ln813_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3578 [1/1] (0.77ns)   --->   "%res_V_5 = add i16 %sext_ln813_1331, i16 %sext_ln813_1303"   --->   Operation 3578 'add' 'res_V_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln813_143 = zext i13 %add_ln813_3043"   --->   Operation 3579 'zext' 'zext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln813_149 = zext i12 %add_ln813_3050"   --->   Operation 3580 'zext' 'zext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3581 [1/1] (0.75ns)   --->   "%add_ln813_3051 = add i14 %zext_ln813_149, i14 %zext_ln813_143"   --->   Operation 3581 'add' 'add_ln813_3051' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln813_150 = zext i14 %add_ln813_3051"   --->   Operation 3582 'zext' 'zext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln813_156 = zext i11 %add_ln813_3058"   --->   Operation 3583 'zext' 'zext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln813_1338 = sext i14 %add_ln813_3065"   --->   Operation 3584 'sext' 'sext_ln813_1338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3585 [1/1] (0.76ns)   --->   "%add_ln813_3066 = add i15 %sext_ln813_1338, i15 %zext_ln813_156"   --->   Operation 3585 'add' 'add_ln813_3066' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln813_1339 = sext i15 %add_ln813_3066"   --->   Operation 3586 'sext' 'sext_ln813_1339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3067 = add i16 %sext_ln813_1339, i16 %zext_ln813_150"   --->   Operation 3587 'add' 'add_ln813_3067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln813_1346 = sext i13 %add_ln813_3074"   --->   Operation 3588 'sext' 'sext_ln813_1346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln813_1349 = sext i12 %add_ln813_3077"   --->   Operation 3589 'sext' 'sext_ln813_1349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln813_1352 = sext i13 %add_ln813_3080"   --->   Operation 3590 'sext' 'sext_ln813_1352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3591 [1/1] (0.75ns)   --->   "%add_ln813_3081 = add i14 %sext_ln813_1352, i14 %sext_ln813_1349"   --->   Operation 3591 'add' 'add_ln813_3081' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln813_1353 = sext i14 %add_ln813_3081"   --->   Operation 3592 'sext' 'sext_ln813_1353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3082 = add i15 %sext_ln813_1353, i15 %sext_ln813_1346"   --->   Operation 3593 'add' 'add_ln813_3082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln813_1368 = sext i13 %add_ln813_3097"   --->   Operation 3594 'sext' 'sext_ln813_1368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3595 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3098 = add i15 %sext_ln813_1368, i15 %add_ln813_3082"   --->   Operation 3595 'add' 'add_ln813_3098' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln813_1369 = sext i15 %add_ln813_3098"   --->   Operation 3596 'sext' 'sext_ln813_1369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3597 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_6 = add i16 %sext_ln813_1369, i16 %add_ln813_3067"   --->   Operation 3597 'add' 'res_V_6' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln813_170 = zext i13 %add_ln813_3115"   --->   Operation 3598 'zext' 'zext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln813_1374 = sext i14 %add_ln813_3130"   --->   Operation 3599 'sext' 'sext_ln813_1374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3600 [1/1] (0.76ns)   --->   "%add_ln813_3131 = add i15 %sext_ln813_1374, i15 %zext_ln813_170"   --->   Operation 3600 'add' 'add_ln813_3131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln813_1375 = sext i15 %add_ln813_3131"   --->   Operation 3601 'sext' 'sext_ln813_1375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln813_1382 = sext i14 %add_ln813_3138"   --->   Operation 3602 'sext' 'sext_ln813_1382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln813_1389 = sext i13 %add_ln813_3145"   --->   Operation 3603 'sext' 'sext_ln813_1389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3604 [1/1] (0.76ns)   --->   "%add_ln813_3146 = add i15 %sext_ln813_1389, i15 %sext_ln813_1382"   --->   Operation 3604 'add' 'add_ln813_3146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln813_1390 = sext i15 %add_ln813_3146"   --->   Operation 3605 'sext' 'sext_ln813_1390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln813_1404 = sext i14 %add_ln813_3161"   --->   Operation 3606 'sext' 'sext_ln813_1404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3162 = add i16 %sext_ln813_1404, i16 %sext_ln813_1390"   --->   Operation 3607 'add' 'add_ln813_3162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3608 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_7 = add i16 %add_ln813_3162, i16 %sext_ln813_1375"   --->   Operation 3608 'add' 'res_V_7' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln813_1406 = sext i13 %add_ln813_3187"   --->   Operation 3609 'sext' 'sext_ln813_1406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln813_1413 = sext i14 %add_ln813_3194"   --->   Operation 3610 'sext' 'sext_ln813_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3611 [1/1] (0.76ns)   --->   "%add_ln813_3195 = add i15 %sext_ln813_1413, i15 %sext_ln813_1406"   --->   Operation 3611 'add' 'add_ln813_3195' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln813_1416 = sext i13 %add_ln813_3198"   --->   Operation 3612 'sext' 'sext_ln813_1416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln813_1417 = sext i12 %add_ln813_3199"   --->   Operation 3613 'sext' 'sext_ln813_1417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln813_1418 = sext i11 %add_ln813_3200"   --->   Operation 3614 'sext' 'sext_ln813_1418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3615 [1/1] (0.74ns)   --->   "%add_ln813_3201 = add i13 %sext_ln813_1418, i13 %sext_ln813_1417"   --->   Operation 3615 'add' 'add_ln813_3201' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln813_1419 = sext i13 %add_ln813_3201"   --->   Operation 3616 'sext' 'sext_ln813_1419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3617 [1/1] (0.75ns)   --->   "%add_ln813_3202 = add i14 %sext_ln813_1419, i14 %sext_ln813_1416"   --->   Operation 3617 'add' 'add_ln813_3202' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln813_1420 = sext i14 %add_ln813_3202"   --->   Operation 3618 'sext' 'sext_ln813_1420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln813_1427 = sext i13 %add_ln813_3209"   --->   Operation 3619 'sext' 'sext_ln813_1427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3210 = add i15 %sext_ln813_1427, i15 %sext_ln813_1420"   --->   Operation 3620 'add' 'add_ln813_3210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln813_1440 = sext i13 %add_ln813_3225"   --->   Operation 3621 'sext' 'sext_ln813_1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3622 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3226 = add i15 %sext_ln813_1440, i15 %add_ln813_3210"   --->   Operation 3622 'add' 'add_ln813_3226' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln813_197 = zext i12 %add_ln813_3230"   --->   Operation 3623 'zext' 'zext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3624 [1/1] (0.00ns)   --->   "%zext_ln813_200 = zext i12 %add_ln813_3233"   --->   Operation 3624 'zext' 'zext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3234 = add i13 %zext_ln813_200, i13 %zext_ln813_197"   --->   Operation 3625 'add' 'add_ln813_3234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3626 [1/1] (0.00ns)   --->   "%zext_ln813_206 = zext i12 %add_ln813_3241"   --->   Operation 3626 'zext' 'zext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3627 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3242 = add i13 %zext_ln813_206, i13 %add_ln813_3234"   --->   Operation 3627 'add' 'add_ln813_3242' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3628 [1/1] (0.00ns)   --->   "%zext_ln813_207 = zext i13 %add_ln813_3242"   --->   Operation 3628 'zext' 'zext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln813_1443 = sext i13 %add_ln813_3249"   --->   Operation 3629 'sext' 'sext_ln813_1443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln813_1450 = sext i14 %add_ln813_3256"   --->   Operation 3630 'sext' 'sext_ln813_1450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3631 [1/1] (0.76ns)   --->   "%add_ln813_3257 = add i15 %sext_ln813_1450, i15 %sext_ln813_1443"   --->   Operation 3631 'add' 'add_ln813_3257' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln813_1451 = sext i15 %add_ln813_3257"   --->   Operation 3632 'sext' 'sext_ln813_1451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3258 = add i16 %sext_ln813_1451, i16 %zext_ln813_207"   --->   Operation 3633 'add' 'add_ln813_3258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln813_1458 = sext i14 %add_ln813_3265"   --->   Operation 3634 'sext' 'sext_ln813_1458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln813_1465 = sext i13 %add_ln813_3272"   --->   Operation 3635 'sext' 'sext_ln813_1465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3273 = add i15 %sext_ln813_1465, i15 %sext_ln813_1458"   --->   Operation 3636 'add' 'add_ln813_3273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln813_1481 = sext i13 %add_ln813_3289"   --->   Operation 3637 'sext' 'sext_ln813_1481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3638 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3290 = add i15 %sext_ln813_1481, i15 %add_ln813_3273"   --->   Operation 3638 'add' 'add_ln813_3290' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln813_1482 = sext i15 %add_ln813_3290"   --->   Operation 3639 'sext' 'sext_ln813_1482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3640 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_9 = add i16 %sext_ln813_1482, i16 %add_ln813_3258"   --->   Operation 3640 'add' 'res_V_9' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3641 [1/1] (0.00ns)   --->   "%tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %res_V_1, i32 1, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 3641 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3642 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %res_V_5, i32 1, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 3642 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 3643 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer23_out, void @empty_29, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3643 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3644 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer22_out, void @empty_29, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3644 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3645 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 640, void @empty_12, void @empty, void @empty, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3645 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln813_190 = zext i13 %add_ln813_3180"   --->   Operation 3646 'zext' 'zext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln813_1414 = sext i15 %add_ln813_3195"   --->   Operation 3647 'sext' 'sext_ln813_1414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3196 = add i16 %sext_ln813_1414, i16 %zext_ln813_190"   --->   Operation 3648 'add' 'add_ln813_3196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln813_1441 = sext i15 %add_ln813_3226"   --->   Operation 3649 'sext' 'sext_ln813_1441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3650 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_8 = add i16 %sext_ln813_1441, i16 %add_ln813_3196"   --->   Operation 3650 'add' 'res_V_8' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3651 [1/1] (0.00ns)   --->   "%p_015 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i16.i16.i16.i16.i15.i1.i16.i16.i16.i15.i1.i16, i16 %res_V_9, i16 %res_V_8, i16 %res_V_7, i16 %res_V_6, i15 %tmp_310, i1 %xor_ln813_1, i16 %res_V_4, i16 %res_V_3, i16 %res_V_2, i15 %tmp_s, i1 %xor_ln813, i16 %res_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 3651 'bitconcatenate' 'p_015' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3652 [1/1] (1.21ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer23_out, i160 %p_015" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 3652 'write' 'write_ln77' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>
ST_5 : Operation 3653 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 3653 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	fifo read operation ('layer22_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) on port 'layer22_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) [5]  (1.22 ns)
	'sub' operation ('sub_ln1273_1221') [1726]  (0.725 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'mul' operation ('r.V') [1969]  (1.7 ns)
	'add' operation ('add_ln813_2688') [2500]  (0.725 ns)

 <State 3>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_2837') [2784]  (0 ns)
	'add' operation ('add_ln813_2839') [2787]  (0.838 ns)
	'add' operation ('add_ln813_2840') [2789]  (0.777 ns)
	'add' operation ('add_ln813_2841') [2791]  (0.736 ns)

 <State 4>: 2.28ns
The critical path consists of the following:
	'add' operation ('add_ln813_2768') [2653]  (0 ns)
	'add' operation ('add_ln813_2777') [2670]  (0.736 ns)
	'add' operation ('add_ln813_2778') [2672]  (0.765 ns)
	'add' operation ('res.V') [2676]  (0.775 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'add' operation ('add_ln813_3196') [3465]  (0 ns)
	'add' operation ('res.V') [3523]  (0.675 ns)
	fifo write operation ('write_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) on port 'layer23_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [3649]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
