;redcode
;assert 1
	SPL 0, <6
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	MOV 230, 0
	SUB #12, @10
	SUB @121, 106
	SUB #12, @10
	SPL 0, <402
	MOV -1, <-20
	SUB @121, 106
	SUB 1, <3
	SUB #12, @0
	DJN 21, 0
	DJN 21, 0
	SPL 0, <402
	SUB @121, 103
	SPL <121, 103
	MOV -1, <-20
	SPL @600, <402
	SPL 82, #10
	SPL 0, <402
	MOV -1, <-20
	MOV 230, 9
	SPL @600, <402
	SUB 12, @10
	SPL <20, <402
	SUB #12, @0
	SPL <20, <402
	SLT 30, 9
	SPL 82, #10
	CMP #12, @0
	CMP #12, <206
	SPL @600, <402
	CMP #12, @0
	ADD 30, 9
	SLT #12, @10
	SLT 30, <59
	SUB #12, @291
	CMP -207, <-120
	SUB 12, @10
	SUB 0, 402
	SPL @600, <402
	SUB 12, @10
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
